<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64Subtarget.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64Subtarget.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PBQPRegAlloc_8h_source.html">AArch64PBQPRegAlloc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallLowering_8h_source.html">GISel/AArch64CallLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64LegalizerInfo_8h_source.html">GISel/AArch64LegalizerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterBankInfo_8h_source.html">GISel/AArch64RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelect_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetParser_8h_source.html">llvm/Support/TargetParser.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenSubtargetInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64Subtarget.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64Subtarget_8cpp__incl.svg" width="3319" height="827"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64Subtarget_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-subtarget&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e319f7bba8b140ee2d876cc3f8308b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">GET_SUBTARGETINFO_CTOR</a></td></tr>
<tr class="separator:aa7e319f7bba8b140ee2d876cc3f8308b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edcf2eb5fb8161f71f0b6540ad9cf95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">GET_SUBTARGETINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a9edcf2eb5fb8161f71f0b6540ad9cf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad49f9c48d97d001ec106c9706bc417c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#ad49f9c48d97d001ec106c9706bc417c0">EnableEarlyIfConvert</a> (&quot;aarch64-early-ifcvt&quot;, cl::desc(&quot;Enable the early <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> &quot; &quot;converter <a class="el" href="MVEVPTOptimisationsPass_8cpp.html#ab4d8299a2b3af40c489e74faee59e162">pass</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden)</td></tr>
<tr class="separator:ad49f9c48d97d001ec106c9706bc417c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab254eb9078fc9e8ae774ec553e40a836"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#ab254eb9078fc9e8ae774ec553e40a836">UseAddressTopByteIgnored</a> (&quot;aarch64-<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a>-tbi&quot;, cl::desc(&quot;Assume that top byte of &quot; &quot;an address is ignored&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td></tr>
<tr class="separator:ab254eb9078fc9e8ae774ec553e40a836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50839eb63832671315458378c76691a3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#a50839eb63832671315458378c76691a3">UseNonLazyBind</a> (&quot;aarch64-enable-nonlazybind&quot;, cl::desc(&quot;Call nonlazybind <a class="el" href="PartiallyInlineLibCalls_8cpp.html#a952d70e13d585a301a5db855e6c309d1">functions</a> via direct GOT load&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td></tr>
<tr class="separator:a50839eb63832671315458378c76691a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad137eca2c9b78a77d8a66a643ca0d689"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#ad137eca2c9b78a77d8a66a643ca0d689">SVEVectorBitsMax</a> (&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-max&quot;, cl::desc(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;), cl::init(0), cl::Hidden)</td></tr>
<tr class="separator:ad137eca2c9b78a77d8a66a643ca0d689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6acb646c75e26837498c7d76e08d2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64Subtarget_8cpp.html#a0f6acb646c75e26837498c7d76e08d2b">SVEVectorBitsMin</a> (&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-min&quot;, cl::desc(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;), cl::init(0), cl::Hidden)</td></tr>
<tr class="separator:a0f6acb646c75e26837498c7d76e08d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-subtarget&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64Subtarget_8cpp_source.html#l00030">30</a> of file <a class="el" href="AArch64Subtarget_8cpp_source.html">AArch64Subtarget.cpp</a>.</p>

</div>
</div>
<a id="aa7e319f7bba8b140ee2d876cc3f8308b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e319f7bba8b140ee2d876cc3f8308b">&#9670;&nbsp;</a></span>GET_SUBTARGETINFO_CTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_CTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64Subtarget_8cpp_source.html#l00032">32</a> of file <a class="el" href="AArch64Subtarget_8cpp_source.html">AArch64Subtarget.cpp</a>.</p>

</div>
</div>
<a id="a9edcf2eb5fb8161f71f0b6540ad9cf95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edcf2eb5fb8161f71f0b6540ad9cf95">&#9670;&nbsp;</a></span>GET_SUBTARGETINFO_TARGET_DESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64Subtarget_8cpp_source.html#l00033">33</a> of file <a class="el" href="AArch64Subtarget_8cpp_source.html">AArch64Subtarget.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ad49f9c48d97d001ec106c9706bc417c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49f9c48d97d001ec106c9706bc417c0">&#9670;&nbsp;</a></span>EnableEarlyIfConvert</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableEarlyIfConvert(&quot;aarch64-early-ifcvt&quot;, cl::desc(&quot;Enable the early <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> &quot; &quot;converter <a class="el" href="MVEVPTOptimisationsPass_8cpp.html#ab4d8299a2b3af40c489e74faee59e162">pass</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-early-ifcvt&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the early <a class="el" href="InferAddressSpaces_8cpp.html#a8661b002723afb1e2e851f523c05cbd5">if</a> &quot; &quot;converter <a class="el" href="MVEVPTOptimisationsPass_8cpp.html#ab4d8299a2b3af40c489e74faee59e162">pass</a>&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00325">llvm::AArch64Subtarget::enableEarlyIfConversion()</a>.</p>

</div>
</div>
<a id="ad137eca2c9b78a77d8a66a643ca0d689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad137eca2c9b78a77d8a66a643ca0d689">&#9670;&nbsp;</a></span>SVEVectorBitsMax</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SVEVectorBitsMax(&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-max&quot;, cl::desc(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;), cl::init(0), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-max&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(0)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00357">llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits()</a>, and <a class="el" href="AArch64Subtarget_8cpp_source.html#l00368">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>.</p>

</div>
</div>
<a id="a0f6acb646c75e26837498c7d76e08d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6acb646c75e26837498c7d76e08d2b">&#9670;&nbsp;</a></span>SVEVectorBitsMin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SVEVectorBitsMin(&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-min&quot;, cl::desc(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;), cl::init(0), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-sve-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a>-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>-min&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume SVE <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a> is assumed.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(0)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00357">llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits()</a>, and <a class="el" href="AArch64Subtarget_8cpp_source.html#l00368">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>.</p>

</div>
</div>
<a id="ab254eb9078fc9e8ae774ec553e40a836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab254eb9078fc9e8ae774ec553e40a836">&#9670;&nbsp;</a></span>UseAddressTopByteIgnored</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; UseAddressTopByteIgnored(&quot;aarch64-<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a>-tbi&quot;, cl::desc(&quot;Assume that top byte of &quot; &quot;an address is ignored&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a>-tbi&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume that top byte of &quot; &quot;an address is ignored&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00329">llvm::AArch64Subtarget::supportsAddressTopByteIgnored()</a>.</p>

</div>
</div>
<a id="a50839eb63832671315458378c76691a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50839eb63832671315458378c76691a3">&#9670;&nbsp;</a></span>UseNonLazyBind</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; UseNonLazyBind(&quot;aarch64-enable-nonlazybind&quot;, cl::desc(&quot;Call nonlazybind <a class="el" href="PartiallyInlineLibCalls_8cpp.html#a952d70e13d585a301a5db855e6c309d1">functions</a> via direct GOT load&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-nonlazybind&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Call nonlazybind <a class="el" href="PartiallyInlineLibCalls_8cpp.html#a952d70e13d585a301a5db855e6c309d1">functions</a> via direct GOT load&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00292">llvm::AArch64Subtarget::classifyGlobalFunctionReference()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:04:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
