

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 21:43:54 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dft
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |          Modules          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |          & Loops          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ dft                      |     -|  0.02|     2851|  9.522e+03|         -|     2852|     -|        no|  48 (17%)|  48 (21%)|  48767 (45%)|  39054 (73%)|    -|
    | + dft_Pipeline_All_Loop   |     -|  0.09|     1026|  3.427e+03|         -|     1026|     -|        no|         -|         -|     99 (~0%)|     97 (~0%)|    -|
    |  o All_Loop               |     -|  3.34|     1024|  3.420e+03|         2|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop   |     -|  0.09|      165|    551.100|         -|      165|     -|        no|         -|         -|    2284 (2%)|    399 (~0%)|    -|
    |  o DFT_Loop               |     -|  3.34|      163|    544.420|        37|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop1  |     -|  0.09|      167|    557.780|         -|      167|     -|        no|         -|         -|    2728 (2%)|     720 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      165|    551.100|        39|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop2  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3128 (2%)|     766 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop3  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3342 (3%)|     597 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop4  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3344 (3%)|     600 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop5  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3346 (3%)|     603 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop6  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3348 (3%)|     606 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop7  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3350 (3%)|     609 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop8  |     -|  0.09|      168|    561.120|         -|      168|     -|        no|         -|         -|    3352 (3%)|     612 (1%)|    -|
    |  o DFT_Loop               |     -|  3.34|      166|    554.440|        40|        1|   128|       yes|         -|         -|            -|            -|    -|
    | + dft_Pipeline_DFT_Loop9  |     -|  0.02|      295|    985.300|         -|      295|     -|        no|         -|         -|    2364 (2%)|    1023 (1%)|    -|
    |  o DFT_Loop               |    II|  3.34|      293|    978.620|        40|        2|   128|       yes|         -|         -|            -|            -|    -|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 12            | 1024   | 0        | BRAM=4            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| X_I       | both          | 32    | 1      | 1      |
| X_R       | both          | 32    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| OUT_I_1_address0 | 8        |
| OUT_I_1_address1 | 8        |
| OUT_I_1_d0       | 32       |
| OUT_I_1_d1       | 32       |
| OUT_I_2_address0 | 8        |
| OUT_I_2_address1 | 8        |
| OUT_I_2_d0       | 32       |
| OUT_I_2_d1       | 32       |
| OUT_I_3_address0 | 8        |
| OUT_I_3_address1 | 8        |
| OUT_I_3_d0       | 32       |
| OUT_I_3_d1       | 32       |
| OUT_R_1_address0 | 8        |
| OUT_R_1_address1 | 8        |
| OUT_R_1_d0       | 32       |
| OUT_R_1_d1       | 32       |
| OUT_R_2_address0 | 8        |
| OUT_R_2_address1 | 8        |
| OUT_R_2_d0       | 32       |
| OUT_R_2_d1       | 32       |
| OUT_R_3_address0 | 8        |
| OUT_R_3_address1 | 8        |
| OUT_R_3_d0       | 32       |
| OUT_R_3_d1       | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+-----------+----------+
| Argument | HW Interface     | HW Type   | HW Usage |
+----------+------------------+-----------+----------+
| X_R      | X_R              | interface |          |
| X_I      | X_I              | interface |          |
| OUT_R    | s_axi_control    | interface |          |
| OUT_R    | OUT_R_1_address0 | port      | offset   |
| OUT_R    | OUT_R_1_ce0      | port      |          |
| OUT_R    | OUT_R_1_we0      | port      |          |
| OUT_R    | OUT_R_1_d0       | port      |          |
| OUT_R    | OUT_R_1_address1 | port      | offset   |
| OUT_R    | OUT_R_1_ce1      | port      |          |
| OUT_R    | OUT_R_1_we1      | port      |          |
| OUT_R    | OUT_R_1_d1       | port      |          |
| OUT_R    | OUT_R_2_address0 | port      | offset   |
| OUT_R    | OUT_R_2_ce0      | port      |          |
| OUT_R    | OUT_R_2_we0      | port      |          |
| OUT_R    | OUT_R_2_d0       | port      |          |
| OUT_R    | OUT_R_2_address1 | port      | offset   |
| OUT_R    | OUT_R_2_ce1      | port      |          |
| OUT_R    | OUT_R_2_we1      | port      |          |
| OUT_R    | OUT_R_2_d1       | port      |          |
| OUT_R    | OUT_R_3_address0 | port      | offset   |
| OUT_R    | OUT_R_3_ce0      | port      |          |
| OUT_R    | OUT_R_3_we0      | port      |          |
| OUT_R    | OUT_R_3_d0       | port      |          |
| OUT_R    | OUT_R_3_address1 | port      | offset   |
| OUT_R    | OUT_R_3_ce1      | port      |          |
| OUT_R    | OUT_R_3_we1      | port      |          |
| OUT_R    | OUT_R_3_d1       | port      |          |
| OUT_I    | s_axi_control    | interface |          |
| OUT_I    | OUT_I_1_address0 | port      | offset   |
| OUT_I    | OUT_I_1_ce0      | port      |          |
| OUT_I    | OUT_I_1_we0      | port      |          |
| OUT_I    | OUT_I_1_d0       | port      |          |
| OUT_I    | OUT_I_1_address1 | port      | offset   |
| OUT_I    | OUT_I_1_ce1      | port      |          |
| OUT_I    | OUT_I_1_we1      | port      |          |
| OUT_I    | OUT_I_1_d1       | port      |          |
| OUT_I    | OUT_I_2_address0 | port      | offset   |
| OUT_I    | OUT_I_2_ce0      | port      |          |
| OUT_I    | OUT_I_2_we0      | port      |          |
| OUT_I    | OUT_I_2_d0       | port      |          |
| OUT_I    | OUT_I_2_address1 | port      | offset   |
| OUT_I    | OUT_I_2_ce1      | port      |          |
| OUT_I    | OUT_I_2_we1      | port      |          |
| OUT_I    | OUT_I_2_d1       | port      |          |
| OUT_I    | OUT_I_3_address0 | port      | offset   |
| OUT_I    | OUT_I_3_ce0      | port      |          |
| OUT_I    | OUT_I_3_we0      | port      |          |
| OUT_I    | OUT_I_3_d0       | port      |          |
| OUT_I    | OUT_I_3_address1 | port      | offset   |
| OUT_I    | OUT_I_3_ce1      | port      |          |
| OUT_I    | OUT_I_3_we1      | port      |          |
| OUT_I    | OUT_I_3_d1       | port      |          |
+----------+------------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+-------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------+-----+--------+-------------+-----+--------+---------+
| + dft                     | 48  |        |             |     |        |         |
|  + dft_Pipeline_All_Loop  | 0   |        |             |     |        |         |
|    i_2_fu_210_p2          | -   |        | i_2         | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop  | 0   |        |             |     |        |         |
|    add_ln68_fu_652_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop1 | 0   |        |             |     |        |         |
|    add_ln74_fu_668_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln74_1_fu_728_p2   | -   |        | add_ln74_1  | add | fabric | 0       |
|    add_ln75_fu_755_p2     | -   |        | add_ln75    | add | fabric | 0       |
|    add_ln68_fu_744_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop2 | 0   |        |             |     |        |         |
|    add_ln74_2_fu_682_p2   | -   |        | add_ln74_2  | add | fabric | 0       |
|    add_ln75_1_fu_756_p2   | -   |        | add_ln75_1  | add | fabric | 0       |
|    add_ln74_3_fu_708_p2   | -   |        | add_ln74_3  | add | fabric | 0       |
|    add_ln75_2_fu_771_p2   | -   |        | add_ln75_2  | add | fabric | 0       |
|    add_ln74_4_fu_734_p2   | -   |        | add_ln74_4  | add | fabric | 0       |
|    add_ln75_3_fu_786_p2   | -   |        | add_ln75_3  | add | fabric | 0       |
|    add_ln68_fu_750_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop3 | 0   |        |             |     |        |         |
|    add_ln74_5_fu_802_p2   | -   |        | add_ln74_5  | add | fabric | 0       |
|    add_ln75_4_fu_902_p2   | -   |        | add_ln75_4  | add | fabric | 0       |
|    add_ln74_6_fu_828_p2   | -   |        | add_ln74_6  | add | fabric | 0       |
|    add_ln75_5_fu_917_p2   | -   |        | add_ln75_5  | add | fabric | 0       |
|    add_ln74_7_fu_854_p2   | -   |        | add_ln74_7  | add | fabric | 0       |
|    add_ln75_6_fu_932_p2   | -   |        | add_ln75_6  | add | fabric | 0       |
|    add_ln74_8_fu_880_p2   | -   |        | add_ln74_8  | add | fabric | 0       |
|    add_ln75_7_fu_947_p2   | -   |        | add_ln75_7  | add | fabric | 0       |
|    add_ln68_fu_896_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop4 | 0   |        |             |     |        |         |
|    add_ln74_9_fu_802_p2   | -   |        | add_ln74_9  | add | fabric | 0       |
|    add_ln75_8_fu_902_p2   | -   |        | add_ln75_8  | add | fabric | 0       |
|    add_ln74_10_fu_828_p2  | -   |        | add_ln74_10 | add | fabric | 0       |
|    add_ln75_9_fu_917_p2   | -   |        | add_ln75_9  | add | fabric | 0       |
|    add_ln74_11_fu_854_p2  | -   |        | add_ln74_11 | add | fabric | 0       |
|    add_ln75_10_fu_932_p2  | -   |        | add_ln75_10 | add | fabric | 0       |
|    add_ln74_12_fu_880_p2  | -   |        | add_ln74_12 | add | fabric | 0       |
|    add_ln75_11_fu_947_p2  | -   |        | add_ln75_11 | add | fabric | 0       |
|    add_ln68_fu_896_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop5 | 0   |        |             |     |        |         |
|    add_ln74_fu_802_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln75_fu_902_p2     | -   |        | add_ln75    | add | fabric | 0       |
|    add_ln74_10_fu_828_p2  | -   |        | add_ln74_10 | add | fabric | 0       |
|    add_ln75_10_fu_917_p2  | -   |        | add_ln75_10 | add | fabric | 0       |
|    add_ln74_11_fu_854_p2  | -   |        | add_ln74_11 | add | fabric | 0       |
|    add_ln75_11_fu_932_p2  | -   |        | add_ln75_11 | add | fabric | 0       |
|    add_ln74_12_fu_880_p2  | -   |        | add_ln74_12 | add | fabric | 0       |
|    add_ln75_12_fu_947_p2  | -   |        | add_ln75_12 | add | fabric | 0       |
|    add_ln68_fu_896_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop6 | 0   |        |             |     |        |         |
|    add_ln74_fu_802_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln75_fu_902_p2     | -   |        | add_ln75    | add | fabric | 0       |
|    add_ln74_7_fu_828_p2   | -   |        | add_ln74_7  | add | fabric | 0       |
|    add_ln75_7_fu_917_p2   | -   |        | add_ln75_7  | add | fabric | 0       |
|    add_ln74_8_fu_854_p2   | -   |        | add_ln74_8  | add | fabric | 0       |
|    add_ln75_8_fu_932_p2   | -   |        | add_ln75_8  | add | fabric | 0       |
|    add_ln74_9_fu_880_p2   | -   |        | add_ln74_9  | add | fabric | 0       |
|    add_ln75_9_fu_947_p2   | -   |        | add_ln75_9  | add | fabric | 0       |
|    add_ln68_fu_896_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop7 | 0   |        |             |     |        |         |
|    add_ln74_fu_802_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln75_fu_902_p2     | -   |        | add_ln75    | add | fabric | 0       |
|    add_ln74_4_fu_828_p2   | -   |        | add_ln74_4  | add | fabric | 0       |
|    add_ln75_4_fu_917_p2   | -   |        | add_ln75_4  | add | fabric | 0       |
|    add_ln74_5_fu_854_p2   | -   |        | add_ln74_5  | add | fabric | 0       |
|    add_ln75_5_fu_932_p2   | -   |        | add_ln75_5  | add | fabric | 0       |
|    add_ln74_6_fu_880_p2   | -   |        | add_ln74_6  | add | fabric | 0       |
|    add_ln75_6_fu_947_p2   | -   |        | add_ln75_6  | add | fabric | 0       |
|    add_ln68_fu_896_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop8 | 0   |        |             |     |        |         |
|    add_ln74_fu_798_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln75_fu_898_p2     | -   |        | add_ln75    | add | fabric | 0       |
|    add_ln74_1_fu_824_p2   | -   |        | add_ln74_1  | add | fabric | 0       |
|    add_ln75_1_fu_913_p2   | -   |        | add_ln75_1  | add | fabric | 0       |
|    add_ln74_2_fu_850_p2   | -   |        | add_ln74_2  | add | fabric | 0       |
|    add_ln75_2_fu_928_p2   | -   |        | add_ln75_2  | add | fabric | 0       |
|    add_ln74_3_fu_876_p2   | -   |        | add_ln74_3  | add | fabric | 0       |
|    add_ln75_3_fu_943_p2   | -   |        | add_ln75_3  | add | fabric | 0       |
|    add_ln68_fu_892_p2     | -   |        | add_ln68    | add | fabric | 0       |
|  + dft_Pipeline_DFT_Loop9 | 0   |        |             |     |        |         |
|    add_ln68_fu_771_p2     | -   |        | add_ln68    | add | fabric | 0       |
+---------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                 | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------------------------------+------+------+--------+----------+---------+------+---------+
| + dft                                | 48   | 0    |        |          |         |      |         |
|   fsub_32ns_32ns_32_13_no_dsp_1_U543 | 2    | -    |        | buf0_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U568 | 2    | -    |        | buf0_R_1 | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U544 | 2    | -    |        | buf0_R_2 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U568 | 2    | -    |        | buf0_R_3 | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U544 | 2    | -    |        | buf0_I   | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_13_no_dsp_1_U552 | 2    | -    |        | buf0_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U567 | 2    | -    |        | buf0_I_2 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_13_no_dsp_1_U552 | 2    | -    |        | buf0_I_3 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U568 | 2    | -    |        | buf1_R   | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U553 | 2    | -    |        | buf1_R_1 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_13_no_dsp_1_U551 | 2    | -    |        | buf1_R_2 | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U554 | 2    | -    |        | buf1_R_3 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_13_no_dsp_1_U552 | 2    | -    |        | buf1_I   | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U554 | 2    | -    |        | buf1_I_1 | ram_t2p | auto | 1       |
|   buf1_I_2_U                         | 2    | -    |        | buf1_I_2 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U567 | 2    | -    |        | buf1_I_3 | ram_t2p | auto | 1       |
|   W_real_U                           | 6    | -    |        | W_real   | rom_np  | auto | 1       |
|   W_imag_U                           | 6    | -    |        | W_imag   | rom_np  | auto | 1       |
+--------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------+--------------------------------+
| Type            | Options                                        | Location                       |
+-----------------+------------------------------------------------+--------------------------------+
| interface       | mode=axis register_mode=both port=X_R register | fft.cpp:19 in dft, X_R         |
| interface       | mode=axis register_mode=both port=X_I register | fft.cpp:20 in dft, X_I         |
| interface       | mode=ap_memory port=OUT_R                      | fft.cpp:23 in dft, OUT_R       |
| interface       | mode=ap_memory port=OUT_I                      | fft.cpp:24 in dft, OUT_I       |
| array_partition | variable=buf0_R type=cyclic factor=4           | fft.cpp:28 in dft, buf0_R      |
| array_partition | variable=buf0_I type=cyclic factor=4           | fft.cpp:29 in dft, buf0_I      |
| array_partition | variable=buf1_R type=cyclic factor=4           | fft.cpp:30 in dft, buf1_R      |
| array_partition | variable=buf1_I type=cyclic factor=4           | fft.cpp:31 in dft, buf1_I      |
| array_partition | variable=OUT_R type=cyclic factor=4            | fft.cpp:32 in dft, OUT_R       |
| array_partition | variable=OUT_I type=cyclic factor=4            | fft.cpp:33 in dft, OUT_I       |
| dependence      | dependent=false type=inter variable=X_I        | fft.cpp:49 in bit_reverse, X_I |
| dependence      | dependent=false type=inter variable=X_R        | fft.cpp:50 in bit_reverse, X_R |
| dependence      | dependent=false type=inter variable=OUT_R      | fft.cpp:63 in fft_stage, OUT_R |
| dependence      | dependent=false type=inter variable=OUT_I      | fft.cpp:64 in fft_stage, OUT_I |
| unroll          | factor=4                                       | fft.cpp:69 in fft_stage        |
| pipeline        |                                                | fft.cpp:70 in fft_stage        |
+-----------------+------------------------------------------------+--------------------------------+


