Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash --family="Arria 10" --part=10AX027H4F34E3SG
Info: generic_spi_flash: "Transforming system: generic_spi_flash"
Info: generic_spi_flash: "Naming system components in system: generic_spi_flash"
Info: generic_spi_flash: "Processing generation queue"
Info: generic_spi_flash: "Generating: generic_spi_flash"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_top_181_zqmrk7a"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_csr"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_xip_181_mdszy4q"
Info: avst_fifo: "Generating: avst_fifo"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_addr"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_demultiplexer_181_hnib7fa"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_multiplexer_181_x7wtypi"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_cmd"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_if_ctrl_181_kygc6zi"
Info: qspi_inf_mux: "Generating: qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "Generating: inf_sc_fifo_ser_data"
Info: generic_spi_flash: "Generating: altera_reset_controller"
Info: generic_spi_flash: "Generating: avst_fifo"
Info: generic_spi_flash: "Generating: qspi_inf_mux"
Info: generic_spi_flash: "Generating: inf_sc_fifo_ser_data"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_avalon_sc_fifo_181_hseo73i"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_multiplexer_181_bacy55i"
Info: generic_spi_flash: Done "generic_spi_flash" with 15 modules, 21 files
Info: Generating the following file(s) for MODELSIM simulator in F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash.ip --output-directory=F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/hk/Z8/3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1/src/op_ddr/generic_spi_flash/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash.ip --block-symbol-file --output-directory=F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash --family="Arria 10" --part=10AX027H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash.ip --synthesis=VHDL --output-directory=F:\hk\Z8\3IN1_20190219_2_ZM_ddrcmdC_dp4_0422_good1\src\op_ddr\generic_spi_flash --family="Arria 10" --part=10AX027H4F34E3SG
Info: generic_spi_flash: "Transforming system: generic_spi_flash"
Info: generic_spi_flash: "Naming system components in system: generic_spi_flash"
Info: generic_spi_flash: "Processing generation queue"
Info: generic_spi_flash: "Generating: generic_spi_flash"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_top_181_zqmrk7a"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_csr"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_xip_181_mdszy4q"
Info: avst_fifo: "Generating: avst_fifo"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_addr"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_demultiplexer_181_hnib7fa"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_multiplexer_181_x7wtypi"
Info: generic_spi_flash: "Generating: intel_generic_serial_flash_interface_cmd"
Info: generic_spi_flash: "Generating: generic_spi_flash_intel_generic_serial_flash_interface_if_ctrl_181_kygc6zi"
Info: qspi_inf_mux: "Generating: qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "Generating: inf_sc_fifo_ser_data"
Info: generic_spi_flash: "Generating: altera_reset_controller"
Info: generic_spi_flash: "Generating: avst_fifo"
Info: generic_spi_flash: "Generating: qspi_inf_mux"
Info: generic_spi_flash: "Generating: inf_sc_fifo_ser_data"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_avalon_sc_fifo_181_hseo73i"
Info: generic_spi_flash: "Generating: generic_spi_flash_altera_merlin_multiplexer_181_bacy55i"
Info: generic_spi_flash: Done "generic_spi_flash" with 15 modules, 20 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in generic_spi_flash. No files generated.
Info: Finished: Generate IP Core Documentation
