# compile vhdl design source files
vhdl xil_defaultlib  \
"E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/eight_bit_adder.vhd" \
"E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/four_to_one_MUX.vhd" \
"E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/two_to_one_MUX.vhd" \
"E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/Segment_Display.vhd" \

# Do not sort compile order
nosort
