{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559031315909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559031315909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:15:15 2019 " "Processing started: Tue May 28 16:15:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559031315909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559031315909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mq_clock -c mq_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off mq_clock -c mq_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559031315909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559031316325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mq_clock_top-FOUR " "Found design unit 1: mq_clock_top-FOUR" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mq_clock_top " "Found entity 1: mq_clock_top" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_paomadeng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_paomadeng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZOUMADENG-one " "Found design unit 1: ZOUMADENG-one" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZOUMADENG " "Found entity 1: ZOUMADENG" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_fenpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_fenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPIN-one " "Found design unit 1: FENPIN-one" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENPIN " "Found entity 1: FENPIN" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559031316773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-one " "Found design unit 1: LED-one" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq_clock_settime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mq_clock_settime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETTIME-one " "Found design unit 1: SETTIME-one" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETTIME " "Found entity 1: SETTIME" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559031316789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mq_clock_top " "Elaborating entity \"mq_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559031316811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPIN FENPIN:U1 " "Elaborating entity \"FENPIN\" for hierarchy \"FENPIN:U1\"" {  } { { "mq_clock_top.vhd" "U1" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031316827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA mq_clock_fenpin.vhd(25) " "VHDL Process Statement warning at mq_clock_fenpin.vhd(25): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|FENPIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P mq_clock_fenpin.vhd(38) " "VHDL Process Statement warning at mq_clock_fenpin.vhd(38): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|FENPIN:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETTIME SETTIME:U2 " "Elaborating entity \"SETTIME\" for hierarchy \"SETTIME:U2\"" {  } { { "mq_clock_top.vhd" "U2" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031316827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIN2 mq_clock_settime.vhd(65) " "VHDL Process Statement warning at mq_clock_settime.vhd(65): signal \"MIN2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIN1 mq_clock_settime.vhd(65) " "VHDL Process Statement warning at mq_clock_settime.vhd(65): signal \"MIN1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC2 mq_clock_settime.vhd(66) " "VHDL Process Statement warning at mq_clock_settime.vhd(66): signal \"SEC2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|SETTIME:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEC1 mq_clock_settime.vhd(66) " "VHDL Process Statement warning at mq_clock_settime.vhd(66): signal \"SEC1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|SETTIME:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:U3 " "Elaborating entity \"LED\" for hierarchy \"LED:U3\"" {  } { { "mq_clock_top.vhd" "U3" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031316827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDH2 mq_clock_led.vhd(11) " "VHDL Process Statement warning at mq_clock_led.vhd(11): inferring latch(es) for signal or variable \"LEDH2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDH1 mq_clock_led.vhd(19) " "VHDL Process Statement warning at mq_clock_led.vhd(19): inferring latch(es) for signal or variable \"LEDH1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDM2 mq_clock_led.vhd(34) " "VHDL Process Statement warning at mq_clock_led.vhd(34): inferring latch(es) for signal or variable \"LEDM2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDM1 mq_clock_led.vhd(45) " "VHDL Process Statement warning at mq_clock_led.vhd(45): inferring latch(es) for signal or variable \"LEDM1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS2 mq_clock_led.vhd(60) " "VHDL Process Statement warning at mq_clock_led.vhd(60): inferring latch(es) for signal or variable \"LEDS2\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS1 mq_clock_led.vhd(71) " "VHDL Process Statement warning at mq_clock_led.vhd(71): inferring latch(es) for signal or variable \"LEDS1\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[0\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[0\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[1\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[1\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[2\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[2\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[3\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[3\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[4\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[4\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[5\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[5\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS1\[6\] mq_clock_led.vhd(71) " "Inferred latch for \"LEDS1\[6\]\" at mq_clock_led.vhd(71)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[0\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[0\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[1\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[1\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[2\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[2\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[3\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[3\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[4\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[4\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[5\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[5\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS2\[6\] mq_clock_led.vhd(60) " "Inferred latch for \"LEDS2\[6\]\" at mq_clock_led.vhd(60)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[0\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[0\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[1\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[1\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[2\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[2\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[3\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[3\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[4\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[4\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[5\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[5\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM1\[6\] mq_clock_led.vhd(45) " "Inferred latch for \"LEDM1\[6\]\" at mq_clock_led.vhd(45)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[0\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[0\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[1\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[1\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[2\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[2\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[3\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[3\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[4\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[4\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[5\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[5\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDM2\[6\] mq_clock_led.vhd(34) " "Inferred latch for \"LEDM2\[6\]\" at mq_clock_led.vhd(34)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[0\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[0\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[1\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[1\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[2\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[2\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[3\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[3\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[4\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[4\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[5\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[5\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH1\[6\] mq_clock_led.vhd(19) " "Inferred latch for \"LEDH1\[6\]\" at mq_clock_led.vhd(19)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[0\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[0\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[1\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[1\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[2\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[2\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[3\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[3\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[4\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[4\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[5\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[5\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDH2\[6\] mq_clock_led.vhd(11) " "Inferred latch for \"LEDH2\[6\]\" at mq_clock_led.vhd(11)" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|LED:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZOUMADENG ZOUMADENG:U4 " "Elaborating entity \"ZOUMADENG\" for hierarchy \"ZOUMADENG:U4\"" {  } { { "mq_clock_top.vhd" "U4" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031316827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LIGHT mq_clock_paomadeng.vhd(10) " "VHDL Process Statement warning at mq_clock_paomadeng.vhd(10): inferring latch(es) for signal or variable \"LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "mq_clock_paomadeng.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_paomadeng.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559031316827 "|mq_clock_top|ZOUMADENG:U4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDH2\[4\] LED:U3\|LEDH2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDH2\[4\]\" merged with LATCH primitive \"LED:U3\|LEDH2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031317344 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDH2\[3\] LED:U3\|LEDH2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDH2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDH2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031317344 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDM2\[3\] LED:U3\|LEDM2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDM2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDM2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031317344 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED:U3\|LEDS2\[3\] LED:U3\|LEDS2\[0\] " "Duplicate LATCH primitive \"LED:U3\|LEDS2\[3\]\" merged with LATCH primitive \"LED:U3\|LEDS2\[0\]\"" {  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559031317344 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1559031317344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[0\] " "Latch LED:U3\|LEDH2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[0\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[0\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317344 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[2\] " "Latch LED:U3\|LEDH2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317344 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[5\] " "Latch LED:U3\|LEDH2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317344 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH2\[6\] " "Latch LED:U3\|LEDH2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[0\] " "Latch LED:U3\|LEDH1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[1\] " "Latch LED:U3\|LEDH1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[2\] " "Latch LED:U3\|LEDH1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[3\] " "Latch LED:U3\|LEDH1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[4\] " "Latch LED:U3\|LEDH1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[5\] " "Latch LED:U3\|LEDH1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDH1\[6\] " "Latch LED:U3\|LEDH1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|HOUR1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|HOUR1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[0\] " "Latch LED:U3\|LEDM2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[1\] " "Latch LED:U3\|LEDM2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[2\] " "Latch LED:U3\|LEDM2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[4\] " "Latch LED:U3\|LEDM2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[5\] " "Latch LED:U3\|LEDM2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM2\[6\] " "Latch LED:U3\|LEDM2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[0\] " "Latch LED:U3\|LEDM1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[1\] " "Latch LED:U3\|LEDM1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[2\] " "Latch LED:U3\|LEDM1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[3\] " "Latch LED:U3\|LEDM1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[4\] " "Latch LED:U3\|LEDM1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[5\] " "Latch LED:U3\|LEDM1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDM1\[6\] " "Latch LED:U3\|LEDM1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|MIN1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|MIN1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[0\] " "Latch LED:U3\|LEDS2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[1\] " "Latch LED:U3\|LEDS2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[2\] " "Latch LED:U3\|LEDS2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[4\] " "Latch LED:U3\|LEDS2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[5\] " "Latch LED:U3\|LEDS2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS2\[6\] " "Latch LED:U3\|LEDS2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC2\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[0\] " "Latch LED:U3\|LEDS1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[1\] " "Latch LED:U3\|LEDS1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[2\] " "Latch LED:U3\|LEDS1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[3\] " "Latch LED:U3\|LEDS1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[4\] " "Latch LED:U3\|LEDS1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[2\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[5\] " "Latch LED:U3\|LEDS1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED:U3\|LEDS1\[6\] " "Latch LED:U3\|LEDS1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SETTIME:U2\|SEC1\[1\] " "Ports D and ENA on the latch are fed by the same signal SETTIME:U2\|SEC1\[1\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559031317359 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559031317359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2H\[1\] GND " "Pin \"LED2H\[1\]\" is stuck at GND" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|LED2H[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[0\] VCC " "Pin \"led2z\[0\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[1\] VCC " "Pin \"led2z\[1\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[2\] VCC " "Pin \"led2z\[2\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[3\] VCC " "Pin \"led2z\[3\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[4\] VCC " "Pin \"led2z\[4\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[5\] VCC " "Pin \"led2z\[5\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2z\[6\] VCC " "Pin \"led2z\[6\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2z[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[0\] VCC " "Pin \"led2c\[0\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[1\] VCC " "Pin \"led2c\[1\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[2\] VCC " "Pin \"led2c\[2\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[3\] VCC " "Pin \"led2c\[3\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[4\] VCC " "Pin \"led2c\[4\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[5\] VCC " "Pin \"led2c\[5\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2c\[6\] VCC " "Pin \"led2c\[6\]\" is stuck at VCC" {  } { { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559031317491 "|mq_clock_top|led2c[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559031317491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559031317860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559031317860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559031317929 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559031317929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559031317929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559031317929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559031317976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:15:17 2019 " "Processing ended: Tue May 28 16:15:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559031317976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559031317976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559031317976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559031317976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559031319016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559031319032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:15:18 2019 " "Processing started: Tue May 28 16:15:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559031319032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559031319032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mq_clock -c mq_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mq_clock -c mq_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559031319032 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559031319094 ""}
{ "Info" "0" "" "Project  = mq_clock" {  } {  } 0 0 "Project  = mq_clock" 0 0 "Fitter" 0 0 1559031319094 ""}
{ "Info" "0" "" "Revision = mq_clock" {  } {  } 0 0 "Revision = mq_clock" 0 0 "Fitter" 0 0 1559031319094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1559031319179 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mq_clock EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mq_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559031319195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559031319232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559031319232 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559031319317 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559031319812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559031319812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559031319812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559031319818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559031319818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559031319818 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559031319818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559031320034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mq_clock.sdc " "Synopsys Design Constraints File file not found: 'mq_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559031320034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559031320034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559031320034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLKK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLKK } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKK" } } } } { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FENPIN:U1\|DATA  " "Automatically promoted node FENPIN:U1\|DATA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|SEC1\[2\] " "Destination node SETTIME:U2\|SEC1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|SEC1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|SEC1\[3\] " "Destination node SETTIME:U2\|SEC1\[3\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|SEC1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|SEC2\[2\] " "Destination node SETTIME:U2\|SEC2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|SEC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|SEC2\[3\] " "Destination node SETTIME:U2\|SEC2\[3\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|SEC2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|MIN1\[2\] " "Destination node SETTIME:U2\|MIN1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|MIN1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|MIN1\[3\] " "Destination node SETTIME:U2\|MIN1\[3\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|MIN1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|MIN2\[2\] " "Destination node SETTIME:U2\|MIN2\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|MIN2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|MIN2\[3\] " "Destination node SETTIME:U2\|MIN2\[3\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|MIN2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|HOUR1\[2\] " "Destination node SETTIME:U2\|HOUR1\[2\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|HOUR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETTIME:U2\|HOUR1\[3\] " "Destination node SETTIME:U2\|HOUR1\[3\]" {  } { { "mq_clock_settime.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_settime.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETTIME:U2|HOUR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559031320050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559031320050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559031320050 ""}  } { { "mq_clock_fenpin.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_fenpin.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FENPIN:U1|DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux23~0  " "Automatically promoted node LED:U3\|Mux23~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 46 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux23~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux39~0  " "Automatically promoted node LED:U3\|Mux39~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 20 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux39~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux7~0  " "Automatically promoted node LED:U3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 72 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux13~0  " "Automatically promoted node LED:U3\|Mux13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 61 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux29~0  " "Automatically promoted node LED:U3\|Mux29~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 35 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:U3\|Mux45~0  " "Automatically promoted node LED:U3\|Mux45~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "mq_clock_led.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_led.vhd" 12 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED:U3|Mux45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST1 (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node RST1 (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559031320066 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST1 } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST1" } } } } { "mq_clock_top.vhd" "" { Text "E:/quartus_project/mq_clock/mq_clock_top.vhd" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_project/mq_clock/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559031320066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559031320150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559031320150 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559031320150 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559031320181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559031321416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559031321616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559031321623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559031322587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559031322587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559031322656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "E:/quartus_project/mq_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559031323521 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559031323521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559031324129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559031324129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559031324129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559031324145 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559031324145 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[0\] 0 " "Pin \"LED2H\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[1\] 0 " "Pin \"LED2H\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[2\] 0 " "Pin \"LED2H\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[3\] 0 " "Pin \"LED2H\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[4\] 0 " "Pin \"LED2H\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[5\] 0 " "Pin \"LED2H\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2H\[6\] 0 " "Pin \"LED2H\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[0\] 0 " "Pin \"LED1H\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[1\] 0 " "Pin \"LED1H\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[2\] 0 " "Pin \"LED1H\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[3\] 0 " "Pin \"LED1H\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[4\] 0 " "Pin \"LED1H\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[5\] 0 " "Pin \"LED1H\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1H\[6\] 0 " "Pin \"LED1H\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[0\] 0 " "Pin \"LED2M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[1\] 0 " "Pin \"LED2M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[2\] 0 " "Pin \"LED2M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[3\] 0 " "Pin \"LED2M\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[4\] 0 " "Pin \"LED2M\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[5\] 0 " "Pin \"LED2M\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2M\[6\] 0 " "Pin \"LED2M\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[0\] 0 " "Pin \"LED1M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[1\] 0 " "Pin \"LED1M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[2\] 0 " "Pin \"LED1M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[3\] 0 " "Pin \"LED1M\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[4\] 0 " "Pin \"LED1M\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[5\] 0 " "Pin \"LED1M\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1M\[6\] 0 " "Pin \"LED1M\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[0\] 0 " "Pin \"LED2S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[1\] 0 " "Pin \"LED2S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[2\] 0 " "Pin \"LED2S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[3\] 0 " "Pin \"LED2S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[4\] 0 " "Pin \"LED2S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[5\] 0 " "Pin \"LED2S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2S\[6\] 0 " "Pin \"LED2S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[0\] 0 " "Pin \"LED1S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[1\] 0 " "Pin \"LED1S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[2\] 0 " "Pin \"LED1S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[3\] 0 " "Pin \"LED1S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[4\] 0 " "Pin \"LED1S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[5\] 0 " "Pin \"LED1S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1S\[6\] 0 " "Pin \"LED1S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[0\] 0 " "Pin \"led2z\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[1\] 0 " "Pin \"led2z\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[2\] 0 " "Pin \"led2z\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[3\] 0 " "Pin \"led2z\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[4\] 0 " "Pin \"led2z\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[5\] 0 " "Pin \"led2z\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2z\[6\] 0 " "Pin \"led2z\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[0\] 0 " "Pin \"led2c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[1\] 0 " "Pin \"led2c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[2\] 0 " "Pin \"led2c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[3\] 0 " "Pin \"led2c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[4\] 0 " "Pin \"led2c\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[5\] 0 " "Pin \"led2c\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2c\[6\] 0 " "Pin \"led2c\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[0\] 0 " "Pin \"LIGHT_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[1\] 0 " "Pin \"LIGHT_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[2\] 0 " "Pin \"LIGHT_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[3\] 0 " "Pin \"LIGHT_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[4\] 0 " "Pin \"LIGHT_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[5\] 0 " "Pin \"LIGHT_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[6\] 0 " "Pin \"LIGHT_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LIGHT_O\[7\] 0 " "Pin \"LIGHT_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559031324145 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559031324145 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559031324276 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559031324307 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559031324430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559031324731 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559031324831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_project/mq_clock/output_files/mq_clock.fit.smsg " "Generated suppressed messages file E:/quartus_project/mq_clock/output_files/mq_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559031324931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559031325125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:15:25 2019 " "Processing ended: Tue May 28 16:15:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559031325125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559031325125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559031325125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559031325125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559031326080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559031326080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:15:25 2019 " "Processing started: Tue May 28 16:15:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559031326080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559031326080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mq_clock -c mq_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mq_clock -c mq_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559031326080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559031327283 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559031327352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559031327869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:15:27 2019 " "Processing ended: Tue May 28 16:15:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559031327869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559031327869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559031327869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559031327869 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559031328482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559031328993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559031328993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:15:28 2019 " "Processing started: Tue May 28 16:15:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559031328993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559031328993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mq_clock -c mq_clock " "Command: quartus_sta mq_clock -c mq_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559031328993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559031329089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559031329258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559031329305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559031329305 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559031329393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mq_clock.sdc " "Synopsys Design Constraints File file not found: 'mq_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559031329424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKK CLKK " "create_clock -period 1.000 -name CLKK CLKK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FENPIN:U1\|DATA FENPIN:U1\|DATA " "create_clock -period 1.000 -name FENPIN:U1\|DATA FENPIN:U1\|DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|HOUR2\[0\] SETTIME:U2\|HOUR2\[0\] " "create_clock -period 1.000 -name SETTIME:U2\|HOUR2\[0\] SETTIME:U2\|HOUR2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|HOUR1\[1\] SETTIME:U2\|HOUR1\[1\] " "create_clock -period 1.000 -name SETTIME:U2\|HOUR1\[1\] SETTIME:U2\|HOUR1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|MIN2\[1\] SETTIME:U2\|MIN2\[1\] " "create_clock -period 1.000 -name SETTIME:U2\|MIN2\[1\] SETTIME:U2\|MIN2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|MIN1\[1\] SETTIME:U2\|MIN1\[1\] " "create_clock -period 1.000 -name SETTIME:U2\|MIN1\[1\] SETTIME:U2\|MIN1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|SEC2\[1\] SETTIME:U2\|SEC2\[1\] " "create_clock -period 1.000 -name SETTIME:U2\|SEC2\[1\] SETTIME:U2\|SEC2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTIME:U2\|SEC1\[1\] SETTIME:U2\|SEC1\[1\] " "create_clock -period 1.000 -name SETTIME:U2\|SEC1\[1\] SETTIME:U2\|SEC1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329424 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559031329443 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559031329443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559031329459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.899 " "Worst-case setup slack is -4.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899       -74.773 FENPIN:U1\|DATA  " "   -4.899       -74.773 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.833      -144.871 CLKK  " "   -4.833      -144.871 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040        -6.184 SETTIME:U2\|SEC1\[1\]  " "   -1.040        -6.184 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921        -3.674 SETTIME:U2\|MIN1\[1\]  " "   -0.921        -3.674 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821        -4.589 SETTIME:U2\|HOUR1\[1\]  " "   -0.821        -4.589 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523        -1.895 SETTIME:U2\|MIN2\[1\]  " "   -0.523        -1.895 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -0.953 SETTIME:U2\|SEC2\[1\]  " "   -0.203        -0.953 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837         0.000 SETTIME:U2\|HOUR2\[0\]  " "    0.837         0.000 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.091 " "Worst-case hold slack is -3.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091       -24.541 FENPIN:U1\|DATA  " "   -3.091       -24.541 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.858       -19.014 SETTIME:U2\|HOUR1\[1\]  " "   -2.858       -19.014 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.857       -18.556 SETTIME:U2\|MIN1\[1\]  " "   -2.857       -18.556 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824       -13.515 SETTIME:U2\|MIN2\[1\]  " "   -2.824       -13.515 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.672        -6.740 SETTIME:U2\|HOUR2\[0\]  " "   -2.672        -6.740 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.613       -17.577 SETTIME:U2\|SEC1\[1\]  " "   -2.613       -17.577 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536       -12.828 SETTIME:U2\|SEC2\[1\]  " "   -2.536       -12.828 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431        -1.431 CLKK  " "   -1.431        -1.431 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559031329506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559031329506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -54.380 CLKK  " "   -1.380       -54.380 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -24.000 FENPIN:U1\|DATA  " "   -0.500       -24.000 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|HOUR1\[1\]  " "    0.500         0.000 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|HOUR2\[0\]  " "    0.500         0.000 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|MIN1\[1\]  " "    0.500         0.000 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|MIN2\[1\]  " "    0.500         0.000 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|SEC1\[1\]  " "    0.500         0.000 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|SEC2\[1\]  " "    0.500         0.000 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329521 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559031329806 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559031329822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559031329838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.076 " "Worst-case setup slack is -2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076       -26.643 FENPIN:U1\|DATA  " "   -2.076       -26.643 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845       -42.338 CLKK  " "   -1.845       -42.338 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002        -0.002 SETTIME:U2\|SEC1\[1\]  " "   -0.002        -0.002 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 SETTIME:U2\|MIN1\[1\]  " "    0.011         0.000 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 SETTIME:U2\|HOUR1\[1\]  " "    0.030         0.000 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 SETTIME:U2\|MIN2\[1\]  " "    0.223         0.000 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369         0.000 SETTIME:U2\|SEC2\[1\]  " "    0.369         0.000 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138         0.000 SETTIME:U2\|HOUR2\[0\]  " "    1.138         0.000 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.819 " "Worst-case hold slack is -1.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819       -16.918 FENPIN:U1\|DATA  " "   -1.819       -16.918 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608       -10.698 SETTIME:U2\|MIN1\[1\]  " "   -1.608       -10.698 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598        -7.835 SETTIME:U2\|MIN2\[1\]  " "   -1.598        -7.835 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -10.621 SETTIME:U2\|HOUR1\[1\]  " "   -1.583       -10.621 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549       -10.476 SETTIME:U2\|SEC1\[1\]  " "   -1.549       -10.476 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508        -3.992 SETTIME:U2\|HOUR2\[0\]  " "   -1.508        -3.992 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486        -7.533 SETTIME:U2\|SEC2\[1\]  " "   -1.486        -7.533 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137        -1.137 CLKK  " "   -1.137        -1.137 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559031329960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559031329960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -54.380 CLKK  " "   -1.380       -54.380 CLKK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -24.000 FENPIN:U1\|DATA  " "   -0.500       -24.000 FENPIN:U1\|DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|HOUR1\[1\]  " "    0.500         0.000 SETTIME:U2\|HOUR1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|HOUR2\[0\]  " "    0.500         0.000 SETTIME:U2\|HOUR2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|MIN1\[1\]  " "    0.500         0.000 SETTIME:U2\|MIN1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|MIN2\[1\]  " "    0.500         0.000 SETTIME:U2\|MIN2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|SEC1\[1\]  " "    0.500         0.000 SETTIME:U2\|SEC1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SETTIME:U2\|SEC2\[1\]  " "    0.500         0.000 SETTIME:U2\|SEC2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559031329976 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559031330323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559031330392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559031330392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559031330546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:15:30 2019 " "Processing ended: Tue May 28 16:15:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559031330546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559031330546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559031330546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559031330546 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus II Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559031331241 ""}
