Timing Analyzer report for swdbnc
Sun Oct 15 10:41:30 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK_50M'
 14. Slow 1200mV 85C Model Hold: 'CLK_50M'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK_50M'
 23. Slow 1200mV 0C Model Hold: 'CLK_50M'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK_50M'
 31. Fast 1200mV 0C Model Hold: 'CLK_50M'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; swdbnc                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; swdbnc.sdc    ; OK     ; Sun Oct 15 10:41:29 2023 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; CLK_50M    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 209.91 MHz ; 209.91 MHz      ; CLK_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; CLK_50M ; -3.764 ; -118.146         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLK_50M ; 0.385 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; CLK_50M ; -3.000 ; -69.820                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50M'                                                                                     ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.764 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 5.095      ;
; -3.763 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 5.094      ;
; -3.719 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 5.052      ;
; -3.712 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 5.045      ;
; -3.690 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 5.021      ;
; -3.689 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 5.020      ;
; -3.652 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.985      ;
; -3.633 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.964      ;
; -3.632 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.963      ;
; -3.560 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.891      ;
; -3.559 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.890      ;
; -3.500 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.831      ;
; -3.499 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.830      ;
; -3.495 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.828      ;
; -3.475 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.808      ;
; -3.429 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.760      ;
; -3.428 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.759      ;
; -3.400 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.733      ;
; -3.296 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.627      ;
; -3.295 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.626      ;
; -3.277 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.610      ;
; -3.263 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.596      ;
; -3.210 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.541      ;
; -3.209 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.540      ;
; -3.208 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.541      ;
; -3.177 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.510      ;
; -3.166 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.497      ;
; -3.165 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.496      ;
; -3.081 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.126     ; 3.953      ;
; -3.074 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.405      ;
; -3.073 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.404      ;
; -3.033 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.366      ;
; -3.032 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.365      ;
; -3.001 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 4.335      ;
; -2.945 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.276      ;
; -2.944 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.333      ; 4.275      ;
; -2.916 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.249      ;
; -2.847 ; \timer2_p:count2[15] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 4.181      ;
; -2.842 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.759      ;
; -2.835 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.752      ;
; -2.832 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.165      ;
; -2.752 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 4.086      ;
; -2.750 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.667      ;
; -2.748 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.081      ;
; -2.742 ; \timer1:count1[3]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.659      ;
; -2.735 ; \timer1:count1[1]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.652      ;
; -2.714 ; \timer2_p:count2[17] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 4.048      ;
; -2.685 ; \timer1:count1[0]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.602      ;
; -2.678 ; \timer1:count1[0]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.594      ;
; -2.667 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 4.001      ;
; -2.665 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.999      ;
; -2.665 ; \timer1:count1[3]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.581      ;
; -2.658 ; \timer1:count1[1]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.574      ;
; -2.652 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 3.985      ;
; -2.650 ; \timer2_p:count2[0]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.567      ;
; -2.650 ; \timer1:count1[0]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.567      ;
; -2.633 ; \timer1:count1[3]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.550      ;
; -2.630 ; \timer2_p:count2[16] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.964      ;
; -2.626 ; \timer1:count1[1]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.543      ;
; -2.625 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.959      ;
; -2.618 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.535      ;
; -2.615 ; \timer2_p:count2[14] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 3.948      ;
; -2.614 ; \timer2_p:count2[19] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.948      ;
; -2.605 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.522      ;
; -2.600 ; \timer1:count1[0]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.362      ; 3.960      ;
; -2.596 ; \timer1:count1[4]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.513      ;
; -2.589 ; \timer1:count1[4]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.505      ;
; -2.583 ; \timer1:count1[3]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.499      ;
; -2.581 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.495      ;
; -2.576 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.492      ;
; -2.575 ; \timer2_p:count2[1]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.492      ;
; -2.572 ; \timer1:count1[3]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.362      ; 3.932      ;
; -2.568 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 3.901      ;
; -2.565 ; \timer1:count1[1]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.362      ; 3.925      ;
; -2.554 ; \timer1:count1[2]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.471      ;
; -2.550 ; \timer2_p:count2[1]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.467      ;
; -2.547 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.461      ;
; -2.547 ; \timer1:count1[2]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.463      ;
; -2.543 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.877      ;
; -2.534 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.868      ;
; -2.532 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.866      ;
; -2.532 ; \timer1:count1[4]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.449      ;
; -2.526 ; \timer2_p:count2[1]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.440      ;
; -2.521 ; \timer2_p:count2[0]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.438      ;
; -2.519 ; \timer2_p:count2[2]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.436      ;
; -2.518 ; \timer1:count1[2]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.435      ;
; -2.518 ; \timer2_p:count2[1]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.432      ;
; -2.512 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.429      ;
; -2.511 ; \timer1:count1[4]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.362      ; 3.871      ;
; -2.502 ; \timer1:count1[3]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.419      ;
; -2.495 ; \timer1:count1[1]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.412      ;
; -2.494 ; \timer2_p:count2[18] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.828      ;
; -2.491 ; \timer1:count1[0]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.407      ;
; -2.475 ; \timer2_p:count2[3]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.392      ;
; -2.473 ; \timer1:count1[5]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.390      ;
; -2.469 ; \timer1:count1[2]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.362      ; 3.829      ;
; -2.466 ; \timer2_p:count2[0]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.081     ; 3.383      ;
; -2.453 ; \timer1:count1[0]    ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.369      ;
; -2.450 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.336      ; 3.784      ;
; -2.450 ; \timer2_p:count2[2]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.364      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50M'                                                                                     ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; LED_FLAG             ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.674      ;
; 0.430 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.697      ;
; 0.479 ; RST                  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.746      ;
; 0.718 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.985      ;
; 0.726 ; RST                  ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.993      ;
; 0.727 ; RST                  ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.994      ;
; 0.731 ; RST                  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 0.998      ;
; 0.734 ; RST                  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.001      ;
; 0.735 ; RST                  ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.002      ;
; 0.867 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.133      ;
; 0.919 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.520      ; 1.625      ;
; 0.938 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.084      ; 1.208      ;
; 0.939 ; RST                  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.084      ; 1.209      ;
; 0.940 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.084      ; 1.210      ;
; 0.950 ; rst_state            ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.087      ; 1.223      ;
; 0.950 ; rst_state            ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.087      ; 1.223      ;
; 0.950 ; rst_state            ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.087      ; 1.223      ;
; 0.975 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.085      ; 1.246      ;
; 1.003 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.270      ;
; 1.003 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.270      ;
; 1.005 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.272      ;
; 1.006 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.273      ;
; 1.008 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.275      ;
; 1.009 ; \timer2_p:count2[11] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.276      ;
; 1.009 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.276      ;
; 1.011 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.278      ;
; 1.068 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.336      ;
; 1.070 ; RST                  ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.338      ;
; 1.072 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.340      ;
; 1.072 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.340      ;
; 1.073 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.341      ;
; 1.092 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.515      ; 1.793      ;
; 1.104 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.370      ;
; 1.127 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.394      ;
; 1.128 ; \timer2_p:count2[2]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.395      ;
; 1.131 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.398      ;
; 1.146 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.412      ;
; 1.150 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 1.434      ;
; 1.173 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.449      ;
; 1.177 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.443      ;
; 1.177 ; rst_state            ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.443      ;
; 1.178 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.454      ;
; 1.179 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.455      ;
; 1.180 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.456      ;
; 1.181 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.457      ;
; 1.193 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.457      ;
; 1.199 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.084      ; 1.469      ;
; 1.208 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.475      ;
; 1.209 ; RST                  ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.085      ; 1.480      ;
; 1.248 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.515      ;
; 1.252 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.519      ;
; 1.258 ; RST                  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.515      ; 1.959      ;
; 1.259 ; \timer1:count1[5]    ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.526      ;
; 1.266 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.533      ;
; 1.269 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.536      ;
; 1.270 ; RST                  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.084      ; 1.540      ;
; 1.272 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.539      ;
; 1.273 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.540      ;
; 1.273 ; \timer2_p:count2[5]  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.540      ;
; 1.291 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.332     ; 1.145      ;
; 1.297 ; rst_state            ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.563      ;
; 1.298 ; led_flag_off         ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 1.582      ;
; 1.299 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.566      ;
; 1.300 ; rst_state            ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.566      ;
; 1.305 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.568      ;
; 1.305 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.568      ;
; 1.306 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.569      ;
; 1.308 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.571      ;
; 1.308 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.571      ;
; 1.310 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.577      ;
; 1.323 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.590      ;
; 1.323 ; \timer1:count1[13]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.590      ;
; 1.324 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.591      ;
; 1.324 ; \timer1:count1[10]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.590      ;
; 1.325 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.592      ;
; 1.326 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.593      ;
; 1.327 ; \timer2_p:count2[10] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.592      ;
; 1.335 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.602      ;
; 1.337 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.603      ;
; 1.338 ; \timer2_p:count2[10] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.603      ;
; 1.339 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.606      ;
; 1.342 ; \timer1:count1[12]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.609      ;
; 1.348 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.615      ;
; 1.349 ; \timer2_p:count2[3]  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.616      ;
; 1.352 ; RST                  ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.091      ; 1.629      ;
; 1.353 ; RST                  ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.091      ; 1.630      ;
; 1.382 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.511      ; 2.079      ;
; 1.403 ; rst_state            ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.086      ; 1.675      ;
; 1.403 ; rst_state            ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.086      ; 1.675      ;
; 1.403 ; rst_state            ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.086      ; 1.675      ;
; 1.403 ; rst_state            ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.086      ; 1.675      ;
; 1.415 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.691      ;
; 1.416 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.692      ;
; 1.416 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.692      ;
; 1.417 ; RST                  ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.693      ;
; 1.417 ; RST                  ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.090      ; 1.693      ;
; 1.418 ; RST                  ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.552      ; 2.156      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.73 MHz ; 228.73 MHz      ; CLK_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_50M ; -3.372 ; -102.955        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_50M ; 0.338 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_50M ; -3.000 ; -69.820                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.372 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.676      ;
; -3.372 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.676      ;
; -3.322 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.628      ;
; -3.320 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.626      ;
; -3.295 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.599      ;
; -3.295 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.599      ;
; -3.278 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.584      ;
; -3.256 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.560      ;
; -3.256 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.560      ;
; -3.181 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.485      ;
; -3.181 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.485      ;
; -3.139 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.443      ;
; -3.139 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.443      ;
; -3.130 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.436      ;
; -3.118 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.424      ;
; -3.042 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.346      ;
; -3.042 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.346      ;
; -3.018 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.324      ;
; -2.924 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.228      ;
; -2.924 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.228      ;
; -2.904 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.210      ;
; -2.896 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.202      ;
; -2.882 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.188      ;
; -2.850 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.154      ;
; -2.850 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.154      ;
; -2.834 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.140      ;
; -2.811 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.115      ;
; -2.811 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.115      ;
; -2.730 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.034      ;
; -2.730 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 4.034      ;
; -2.729 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.116     ; 3.612      ;
; -2.694 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.000      ;
; -2.694 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 4.000      ;
; -2.666 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.309      ; 3.974      ;
; -2.617 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 3.921      ;
; -2.617 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.305      ; 3.921      ;
; -2.596 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.902      ;
; -2.508 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.434      ;
; -2.506 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.432      ;
; -2.433 ; \timer2_p:count2[15] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.740      ;
; -2.432 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.358      ;
; -2.426 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.732      ;
; -2.420 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.309      ; 3.728      ;
; -2.394 ; \timer1:count1[3]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.320      ;
; -2.392 ; \timer1:count1[1]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.318      ;
; -2.379 ; \timer1:count1[0]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.305      ;
; -2.358 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.664      ;
; -2.351 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.309      ; 3.659      ;
; -2.336 ; \timer2_p:count2[0]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.262      ;
; -2.333 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.639      ;
; -2.319 ; \timer1:count1[4]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.245      ;
; -2.318 ; \timer1:count1[0]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.244      ;
; -2.317 ; \timer2_p:count2[17] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.624      ;
; -2.316 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.242      ;
; -2.310 ; \timer1:count1[0]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.236      ;
; -2.308 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.615      ;
; -2.305 ; \timer1:count1[3]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.231      ;
; -2.303 ; \timer1:count1[1]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.229      ;
; -2.301 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.608      ;
; -2.297 ; \timer2_p:count2[16] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.604      ;
; -2.276 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.202      ;
; -2.269 ; \timer1:count1[0]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.334      ; 3.602      ;
; -2.263 ; \timer1:count1[2]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.189      ;
; -2.261 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.567      ;
; -2.259 ; \timer2_p:count2[1]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.185      ;
; -2.250 ; \timer1:count1[4]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.176      ;
; -2.246 ; \timer1:count1[3]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.172      ;
; -2.244 ; \timer1:count1[1]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.170      ;
; -2.243 ; \timer2_p:count2[1]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.169      ;
; -2.241 ; \timer2_p:count2[14] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.307      ; 3.547      ;
; -2.237 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.544      ;
; -2.234 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.309      ; 3.542      ;
; -2.228 ; \timer2_p:count2[19] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.535      ;
; -2.224 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.075     ; 3.148      ;
; -2.220 ; \timer1:count1[3]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.146      ;
; -2.220 ; \timer2_p:count2[2]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.146      ;
; -2.218 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.144      ;
; -2.211 ; \timer1:count1[4]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.137      ;
; -2.209 ; \timer1:count1[4]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.334      ; 3.542      ;
; -2.203 ; \timer2_p:count2[0]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.129      ;
; -2.202 ; \timer1:count1[2]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.128      ;
; -2.197 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.075     ; 3.121      ;
; -2.195 ; \timer1:count1[3]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.334      ; 3.528      ;
; -2.194 ; \timer1:count1[2]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.120      ;
; -2.193 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.119      ;
; -2.193 ; \timer1:count1[1]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.334      ; 3.526      ;
; -2.185 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.492      ;
; -2.181 ; \timer1:count1[3]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.107      ;
; -2.179 ; \timer1:count1[1]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.105      ;
; -2.178 ; \timer2_p:count2[18] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.485      ;
; -2.170 ; \timer2_p:count2[0]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.096      ;
; -2.165 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.308      ; 3.472      ;
; -2.162 ; \timer1:count1[5]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.088      ;
; -2.162 ; \timer2_p:count2[3]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.088      ;
; -2.153 ; \timer1:count1[2]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.334      ; 3.486      ;
; -2.147 ; \timer2_p:count2[1]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.075     ; 3.071      ;
; -2.145 ; \timer2_p:count2[3]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.071      ;
; -2.144 ; \timer1:count1[0]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.070      ;
; -2.142 ; \timer1:count1[0]    ; \timer1:count1[9]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.068      ;
; -2.129 ; \timer2_p:count2[3]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.073     ; 3.055      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; LED_FLAG             ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.608      ;
; 0.398 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.641      ;
; 0.432 ; RST                  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.675      ;
; 0.655 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.898      ;
; 0.659 ; RST                  ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.902      ;
; 0.660 ; RST                  ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.903      ;
; 0.664 ; RST                  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.907      ;
; 0.667 ; RST                  ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.910      ;
; 0.667 ; RST                  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 0.910      ;
; 0.808 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.051      ;
; 0.861 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.474      ; 1.506      ;
; 0.872 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.118      ;
; 0.873 ; RST                  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.119      ;
; 0.874 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.120      ;
; 0.885 ; rst_state            ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.135      ;
; 0.885 ; rst_state            ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.135      ;
; 0.885 ; rst_state            ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.135      ;
; 0.904 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.150      ;
; 0.921 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.164      ;
; 0.921 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.164      ;
; 0.924 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.167      ;
; 0.924 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.167      ;
; 0.927 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.170      ;
; 0.928 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.171      ;
; 0.929 ; \timer2_p:count2[11] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.173      ;
; 0.989 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.233      ;
; 0.991 ; RST                  ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.235      ;
; 0.992 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.236      ;
; 0.992 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.236      ;
; 0.993 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.237      ;
; 1.006 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.468      ; 1.645      ;
; 1.027 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.270      ;
; 1.028 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.271      ;
; 1.032 ; \timer2_p:count2[2]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.276      ;
; 1.037 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.280      ;
; 1.039 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 1.298      ;
; 1.067 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.310      ;
; 1.085 ; rst_state            ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.328      ;
; 1.086 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.329      ;
; 1.090 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.342      ;
; 1.091 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.343      ;
; 1.093 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.345      ;
; 1.094 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.346      ;
; 1.097 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.349      ;
; 1.102 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.348      ;
; 1.105 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.346      ;
; 1.109 ; RST                  ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.355      ;
; 1.132 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.375      ;
; 1.143 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.387      ;
; 1.149 ; RST                  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.468      ; 1.788      ;
; 1.156 ; \timer1:count1[5]    ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.400      ;
; 1.158 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.401      ;
; 1.165 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.409      ;
; 1.165 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.408      ;
; 1.165 ; led_flag_off         ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 1.424      ;
; 1.168 ; RST                  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.075      ; 1.414      ;
; 1.169 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.413      ;
; 1.169 ; \timer2_p:count2[5]  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.413      ;
; 1.173 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.305     ; 1.039      ;
; 1.176 ; rst_state            ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.419      ;
; 1.179 ; rst_state            ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.422      ;
; 1.184 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.427      ;
; 1.190 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.433      ;
; 1.190 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.430      ;
; 1.190 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.430      ;
; 1.192 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.432      ;
; 1.193 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.433      ;
; 1.194 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.434      ;
; 1.194 ; \timer1:count1[10]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.436      ;
; 1.196 ; \timer2_p:count2[10] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.438      ;
; 1.205 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.448      ;
; 1.210 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.453      ;
; 1.210 ; \timer1:count1[13]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.453      ;
; 1.211 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.454      ;
; 1.213 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.456      ;
; 1.214 ; \timer2_p:count2[3]  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.458      ;
; 1.216 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.459      ;
; 1.218 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.461      ;
; 1.222 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.464      ;
; 1.222 ; \timer2_p:count2[10] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.464      ;
; 1.225 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.468      ;
; 1.228 ; \timer1:count1[12]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.072      ; 1.471      ;
; 1.249 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.465      ; 1.885      ;
; 1.255 ; RST                  ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.508      ;
; 1.255 ; RST                  ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.508      ;
; 1.277 ; \timer1:count1[21]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.468      ; 1.916      ;
; 1.297 ; rst_state            ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.545      ;
; 1.297 ; rst_state            ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.545      ;
; 1.297 ; rst_state            ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.545      ;
; 1.297 ; rst_state            ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.077      ; 1.545      ;
; 1.297 ; \timer2_p:count2[14] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.539      ;
; 1.298 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.550      ;
; 1.300 ; \timer2_p:count2[9]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.542      ;
; 1.302 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.553      ;
; 1.303 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.554      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_50M ; -1.332 ; -33.069         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_50M ; 0.173 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_50M ; -3.000 ; -58.335                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.332 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.471      ;
; -1.316 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.456      ;
; -1.310 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.450      ;
; -1.307 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.446      ;
; -1.286 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.425      ;
; -1.286 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.425      ;
; -1.264 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.403      ;
; -1.262 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.402      ;
; -1.239 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.378      ;
; -1.218 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.357      ;
; -1.218 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.357      ;
; -1.207 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.347      ;
; -1.197 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.336      ;
; -1.195 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.335      ;
; -1.176 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.316      ;
; -1.172 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.311      ;
; -1.151 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.290      ;
; -1.151 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.290      ;
; -1.127 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.266      ;
; -1.112 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.252      ;
; -1.102 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.241      ;
; -1.101 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.241      ;
; -1.077 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.216      ;
; -1.065 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.205      ;
; -1.062 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.201      ;
; -1.056 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.196      ;
; -1.052 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.191      ;
; -1.037 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.176      ;
; -1.013 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.060     ; 1.940      ;
; -1.011 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.150      ;
; -0.994 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.134      ;
; -0.986 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.125      ;
; -0.969 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.109      ;
; -0.968 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 2.109      ;
; -0.942 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.081      ;
; -0.932 ; \timer2_p:count2[15] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 2.073      ;
; -0.925 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.065      ;
; -0.919 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.059      ;
; -0.917 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.152      ; 2.056      ;
; -0.878 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 2.018      ;
; -0.868 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 2.009      ;
; -0.864 ; \timer2_p:count2[17] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 2.005      ;
; -0.854 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.799      ;
; -0.848 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.793      ;
; -0.837 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.978      ;
; -0.832 ; \timer1:count1[3]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.776      ;
; -0.830 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 1.970      ;
; -0.826 ; \timer1:count1[1]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.770      ;
; -0.825 ; \timer1:count1[3]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.770      ;
; -0.823 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.964      ;
; -0.822 ; \timer2_p:count2[16] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.963      ;
; -0.819 ; \timer1:count1[1]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.764      ;
; -0.814 ; \timer2_p:count2[19] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.955      ;
; -0.813 ; \timer1:count1[0]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.757      ;
; -0.809 ; \timer2_p:count2[14] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 1.949      ;
; -0.806 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.947      ;
; -0.800 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.745      ;
; -0.784 ; \timer1:count1[3]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.729      ;
; -0.783 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 1.923      ;
; -0.780 ; \timer1:count1[3]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.724      ;
; -0.778 ; \timer1:count1[1]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.723      ;
; -0.776 ; \timer1:count1[3]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 1.926      ;
; -0.774 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.718      ;
; -0.771 ; \timer1:count1[0]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.716      ;
; -0.770 ; \timer1:count1[1]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 1.920      ;
; -0.769 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.910      ;
; -0.768 ; \timer2_p:count2[1]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.044     ; 1.711      ;
; -0.765 ; \timer1:count1[0]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.710      ;
; -0.759 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.900      ;
; -0.757 ; \timer2_p:count2[1]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.702      ;
; -0.757 ; \timer1:count1[0]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 1.907      ;
; -0.756 ; \timer2_p:count2[1]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.044     ; 1.699      ;
; -0.754 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.895      ;
; -0.753 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.044     ; 1.696      ;
; -0.751 ; \timer2_p:count2[18] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.892      ;
; -0.748 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.693      ;
; -0.748 ; \timer1:count1[4]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.692      ;
; -0.745 ; \timer1:count1[2]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.689      ;
; -0.742 ; \timer2_p:count2[0]  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.687      ;
; -0.741 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.044     ; 1.684      ;
; -0.733 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.678      ;
; -0.727 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.868      ;
; -0.726 ; \timer1:count1[0]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.670      ;
; -0.719 ; \timer2_p:count2[19] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.154      ; 1.860      ;
; -0.718 ; \timer1:count1[4]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.663      ;
; -0.717 ; \timer1:count1[3]    ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.661      ;
; -0.714 ; \timer2_p:count2[14] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.153      ; 1.854      ;
; -0.711 ; \timer2_p:count2[1]  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.656      ;
; -0.711 ; \timer1:count1[1]    ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.655      ;
; -0.704 ; \timer1:count1[2]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.649      ;
; -0.700 ; \timer2_p:count2[3]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.044     ; 1.643      ;
; -0.700 ; \timer1:count1[4]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.645      ;
; -0.699 ; \timer1:count1[3]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.643      ;
; -0.698 ; \timer2_p:count2[0]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; \timer1:count1[0]    ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.642      ;
; -0.697 ; \timer1:count1[2]    ; \timer1:count1[7]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.642      ;
; -0.694 ; \timer1:count1[5]    ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.638      ;
; -0.693 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; \timer1:count1[1]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.043     ; 1.637      ;
; -0.692 ; \timer1:count1[4]    ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 1.842      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; LED_FLAG             ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.316      ;
; 0.224 ; RST                  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.350      ;
; 0.332 ; RST                  ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.458      ;
; 0.335 ; RST                  ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.461      ;
; 0.340 ; RST                  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.466      ;
; 0.341 ; RST                  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.467      ;
; 0.342 ; RST                  ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.468      ;
; 0.397 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.523      ;
; 0.417 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.248      ; 0.749      ;
; 0.431 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.559      ;
; 0.432 ; RST                  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.560      ;
; 0.433 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.561      ;
; 0.448 ; rst_state            ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; rst_state            ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; rst_state            ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.577      ;
; 0.449 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.577      ;
; 0.452 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.579      ;
; 0.455 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; \timer2_p:count2[11] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.585      ;
; 0.485 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.043      ; 0.612      ;
; 0.485 ; RST                  ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.043      ; 0.612      ;
; 0.486 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.043      ; 0.613      ;
; 0.486 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.043      ; 0.613      ;
; 0.487 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.043      ; 0.614      ;
; 0.490 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.246      ; 0.820      ;
; 0.503 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.629      ;
; 0.505 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.631      ;
; 0.511 ; \timer2_p:count2[2]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.637      ;
; 0.516 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.642      ;
; 0.525 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.651      ;
; 0.542 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.668      ;
; 0.542 ; rst_state            ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.668      ;
; 0.546 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.672      ;
; 0.547 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.050      ; 0.681      ;
; 0.549 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.677      ;
; 0.550 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.680      ;
; 0.551 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.681      ;
; 0.551 ; RST                  ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.679      ;
; 0.552 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.682      ;
; 0.553 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.683      ;
; 0.553 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.678      ;
; 0.554 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.684      ;
; 0.555 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.681      ;
; 0.575 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.701      ;
; 0.576 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.702      ;
; 0.578 ; \timer1:count1[5]    ; \timer1:count1[5]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.704      ;
; 0.581 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.709      ;
; 0.584 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.710      ;
; 0.584 ; \timer2_p:count2[5]  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.710      ;
; 0.585 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.152     ; 0.517      ;
; 0.585 ; RST                  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.044      ; 0.713      ;
; 0.586 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.712      ;
; 0.586 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.712      ;
; 0.591 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.717      ;
; 0.593 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.719      ;
; 0.603 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.727      ;
; 0.603 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.727      ;
; 0.604 ; rst_state            ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.730      ;
; 0.605 ; rst_state            ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.731      ;
; 0.605 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.729      ;
; 0.605 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.731      ;
; 0.605 ; \timer1:count1[13]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.731      ;
; 0.605 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.731      ;
; 0.606 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.730      ;
; 0.607 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.731      ;
; 0.607 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.733      ;
; 0.612 ; RST                  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.246      ; 0.942      ;
; 0.612 ; \timer1:count1[10]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.737      ;
; 0.613 ; \timer2_p:count2[10] ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.738      ;
; 0.613 ; \timer2_p:count2[3]  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.739      ;
; 0.616 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.741      ;
; 0.616 ; \timer2_p:count2[10] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.741      ;
; 0.618 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.744      ;
; 0.619 ; \timer1:count1[12]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.745      ;
; 0.622 ; led_flag_off         ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.050      ; 0.756      ;
; 0.636 ; \timer1:count1[21]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.246      ; 0.966      ;
; 0.636 ; RST                  ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.047      ; 0.767      ;
; 0.636 ; RST                  ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.047      ; 0.767      ;
; 0.642 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.244      ; 0.970      ;
; 0.648 ; \timer1:count1[16]   ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.774      ;
; 0.653 ; \timer1:count1[17]   ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.779      ;
; 0.654 ; \timer2_p:count2[19] ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.780      ;
; 0.658 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.788      ;
; 0.661 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.791      ;
; 0.661 ; \timer2_p:count2[1]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.787      ;
; 0.662 ; RST                  ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.792      ;
; 0.662 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.792      ;
; 0.663 ; RST                  ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.046      ; 0.793      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.764   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  CLK_50M         ; -3.764   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -118.146 ; 0.0   ; 0.0      ; 0.0     ; -69.82              ;
;  CLK_50M         ; -118.146 ; 0.000 ; N/A      ; N/A     ; -69.820             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50M    ; CLK_50M  ; 1578     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50M    ; CLK_50M  ; 1578     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; CLK_50M ; CLK_50M ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 15 10:41:28 2023
Info: Command: quartus_sta swdbnc -c swdbnc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'swdbnc.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.764            -118.146 CLK_50M 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 CLK_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.372            -102.955 CLK_50M 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 CLK_50M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.332             -33.069 CLK_50M 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.335 CLK_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sun Oct 15 10:41:30 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


