-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_11 is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    idx : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_11 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln42_90_fu_320_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_135_fu_1645_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_fu_321_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_fu_1261_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_84_fu_322_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_130_fu_1517_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_79_fu_323_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_125_fu_1389_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_80_fu_324_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_76_fu_325_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_81_fu_326_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_86_fu_327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_78_fu_328_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_83_fu_329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_85_fu_330_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_87_fu_331_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_82_fu_332_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_88_fu_333_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_89_fu_334_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_77_fu_335_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_fu_321_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_76_fu_325_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_77_fu_335_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_78_fu_328_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_22_fu_1329_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_22_fu_1329_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_79_fu_323_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_80_fu_324_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_81_fu_326_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_82_fu_332_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_23_fu_1457_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_23_fu_1457_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_83_fu_329_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_84_fu_322_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_85_fu_330_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_86_fu_327_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_24_fu_1585_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_24_fu_1585_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_87_fu_331_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_88_fu_333_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_89_fu_334_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_90_fu_320_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln42_77_fu_1402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_1274_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_81_fu_1530_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_85_fu_1658_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_56_fu_1719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_fu_1713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_78_fu_1417_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_s_fu_1289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_82_fu_1545_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_86_fu_1673_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_59_fu_1737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_58_fu_1731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_79_fu_1432_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_75_fu_1304_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_83_fu_1560_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_87_fu_1688_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_62_fu_1755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_61_fu_1749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_80_fu_1447_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_76_fu_1319_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_84_fu_1575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_88_fu_1703_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_65_fu_1773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_64_fu_1767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_57_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_60_fu_1743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_63_fu_1761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_66_fu_1779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_1201_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_22_fu_1329_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_23_fu_1457_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_24_fu_1585_p25 : STD_LOGIC_VECTOR (3 downto 0);

    component myproject_mul_16s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_sparsemux_27_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    mul_16s_16s_26_1_1_U4615 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_90_fu_320_p0,
        din1 => weights_15_val,
        dout => mul_ln42_90_fu_320_p2);

    mul_16s_16s_26_1_1_U4616 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_fu_321_p0,
        din1 => weights_0_val,
        dout => mul_ln42_fu_321_p2);

    mul_16s_16s_26_1_1_U4617 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_84_fu_322_p0,
        din1 => weights_9_val,
        dout => mul_ln42_84_fu_322_p2);

    mul_16s_16s_26_1_1_U4618 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_79_fu_323_p0,
        din1 => weights_4_val,
        dout => mul_ln42_79_fu_323_p2);

    mul_16s_16s_26_1_1_U4619 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_80_fu_324_p0,
        din1 => weights_5_val,
        dout => mul_ln42_80_fu_324_p2);

    mul_16s_16s_26_1_1_U4620 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_76_fu_325_p0,
        din1 => weights_1_val,
        dout => mul_ln42_76_fu_325_p2);

    mul_16s_16s_26_1_1_U4621 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_81_fu_326_p0,
        din1 => weights_6_val,
        dout => mul_ln42_81_fu_326_p2);

    mul_16s_16s_26_1_1_U4622 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_86_fu_327_p0,
        din1 => weights_11_val,
        dout => mul_ln42_86_fu_327_p2);

    mul_16s_16s_26_1_1_U4623 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_78_fu_328_p0,
        din1 => weights_3_val,
        dout => mul_ln42_78_fu_328_p2);

    mul_16s_16s_26_1_1_U4624 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_83_fu_329_p0,
        din1 => weights_8_val,
        dout => mul_ln42_83_fu_329_p2);

    mul_16s_16s_26_1_1_U4625 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_85_fu_330_p0,
        din1 => weights_10_val,
        dout => mul_ln42_85_fu_330_p2);

    mul_16s_16s_26_1_1_U4626 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_87_fu_331_p0,
        din1 => weights_12_val,
        dout => mul_ln42_87_fu_331_p2);

    mul_16s_16s_26_1_1_U4627 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_82_fu_332_p0,
        din1 => weights_7_val,
        dout => mul_ln42_82_fu_332_p2);

    mul_16s_16s_26_1_1_U4628 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_88_fu_333_p0,
        din1 => weights_13_val,
        dout => mul_ln42_88_fu_333_p2);

    mul_16s_16s_26_1_1_U4629 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_89_fu_334_p0,
        din1 => weights_14_val,
        dout => mul_ln42_89_fu_334_p2);

    mul_16s_16s_26_1_1_U4630 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_77_fu_335_p0,
        din1 => weights_2_val,
        dout => mul_ln42_77_fu_335_p2);

    sparsemux_27_4_16_1_1_U4631 : component myproject_sparsemux_27_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => data_0_val,
        din1 => data_1_val,
        din2 => data_2_val,
        din3 => data_3_val,
        din4 => data_4_val,
        din5 => data_5_val,
        din6 => data_6_val,
        din7 => data_7_val,
        din8 => data_8_val,
        din9 => data_9_val,
        din10 => data_10_val,
        din11 => data_11_val,
        din12 => data_12_val,
        def => a_fu_1201_p27,
        sel => idx,
        dout => a_fu_1201_p29);

    sparsemux_27_4_16_1_1_U4632 : component myproject_sparsemux_27_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => data_1_val,
        din1 => data_2_val,
        din2 => data_3_val,
        din3 => data_4_val,
        din4 => data_5_val,
        din5 => data_6_val,
        din6 => data_7_val,
        din7 => data_8_val,
        din8 => data_9_val,
        din9 => data_10_val,
        din10 => data_11_val,
        din11 => data_12_val,
        din12 => data_13_val,
        def => a_22_fu_1329_p27,
        sel => idx,
        dout => a_22_fu_1329_p29);

    sparsemux_27_4_16_1_1_U4633 : component myproject_sparsemux_27_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => data_2_val,
        din1 => data_3_val,
        din2 => data_4_val,
        din3 => data_5_val,
        din4 => data_6_val,
        din5 => data_7_val,
        din6 => data_8_val,
        din7 => data_9_val,
        din8 => data_10_val,
        din9 => data_11_val,
        din10 => data_12_val,
        din11 => data_13_val,
        din12 => data_14_val,
        def => a_23_fu_1457_p27,
        sel => idx,
        dout => a_23_fu_1457_p29);

    sparsemux_27_4_16_1_1_U4634 : component myproject_sparsemux_27_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => data_3_val,
        din1 => data_4_val,
        din2 => data_5_val,
        din3 => data_6_val,
        din4 => data_7_val,
        din5 => data_8_val,
        din6 => data_9_val,
        din7 => data_10_val,
        din8 => data_11_val,
        din9 => data_12_val,
        din10 => data_13_val,
        din11 => data_14_val,
        din12 => data_15_val,
        def => a_24_fu_1585_p27,
        sel => idx,
        dout => a_24_fu_1585_p29);




    a_22_fu_1329_p27 <= "XXXXXXXXXXXXXXXX";
    a_23_fu_1457_p27 <= "XXXXXXXXXXXXXXXX";
    a_24_fu_1585_p27 <= "XXXXXXXXXXXXXXXX";
    a_fu_1201_p27 <= "XXXXXXXXXXXXXXXX";
    add_ln58_56_fu_1719_p2 <= std_logic_vector(unsigned(trunc_ln42_81_fu_1530_p4) + unsigned(trunc_ln42_85_fu_1658_p4));
    add_ln58_57_fu_1725_p2 <= std_logic_vector(unsigned(add_ln58_56_fu_1719_p2) + unsigned(add_ln58_fu_1713_p2));
    add_ln58_58_fu_1731_p2 <= std_logic_vector(unsigned(trunc_ln42_78_fu_1417_p4) + unsigned(trunc_ln42_s_fu_1289_p4));
    add_ln58_59_fu_1737_p2 <= std_logic_vector(unsigned(trunc_ln42_82_fu_1545_p4) + unsigned(trunc_ln42_86_fu_1673_p4));
    add_ln58_60_fu_1743_p2 <= std_logic_vector(unsigned(add_ln58_59_fu_1737_p2) + unsigned(add_ln58_58_fu_1731_p2));
    add_ln58_61_fu_1749_p2 <= std_logic_vector(unsigned(trunc_ln42_79_fu_1432_p4) + unsigned(trunc_ln42_75_fu_1304_p4));
    add_ln58_62_fu_1755_p2 <= std_logic_vector(unsigned(trunc_ln42_83_fu_1560_p4) + unsigned(trunc_ln42_87_fu_1688_p4));
    add_ln58_63_fu_1761_p2 <= std_logic_vector(unsigned(add_ln58_62_fu_1755_p2) + unsigned(add_ln58_61_fu_1749_p2));
    add_ln58_64_fu_1767_p2 <= std_logic_vector(unsigned(trunc_ln42_80_fu_1447_p4) + unsigned(trunc_ln42_76_fu_1319_p4));
    add_ln58_65_fu_1773_p2 <= std_logic_vector(unsigned(trunc_ln42_84_fu_1575_p4) + unsigned(trunc_ln42_88_fu_1703_p4));
    add_ln58_66_fu_1779_p2 <= std_logic_vector(unsigned(add_ln58_65_fu_1773_p2) + unsigned(add_ln58_64_fu_1767_p2));
    add_ln58_fu_1713_p2 <= std_logic_vector(unsigned(trunc_ln42_77_fu_1402_p4) + unsigned(trunc_ln_fu_1274_p4));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln58_57_fu_1725_p2;
    ap_return_1 <= add_ln58_60_fu_1743_p2;
    ap_return_2 <= add_ln58_63_fu_1761_p2;
    ap_return_3 <= add_ln58_66_fu_1779_p2;
    mul_ln42_76_fu_325_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_77_fu_335_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_78_fu_328_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_79_fu_323_p0 <= sext_ln73_125_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_80_fu_324_p0 <= sext_ln73_125_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_81_fu_326_p0 <= sext_ln73_125_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_82_fu_332_p0 <= sext_ln73_125_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_83_fu_329_p0 <= sext_ln73_130_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_84_fu_322_p0 <= sext_ln73_130_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_85_fu_330_p0 <= sext_ln73_130_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_86_fu_327_p0 <= sext_ln73_130_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_87_fu_331_p0 <= sext_ln73_135_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_88_fu_333_p0 <= sext_ln73_135_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_89_fu_334_p0 <= sext_ln73_135_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_90_fu_320_p0 <= sext_ln73_135_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_fu_321_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
        sext_ln73_125_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_22_fu_1329_p29),26));

        sext_ln73_130_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_23_fu_1457_p29),26));

        sext_ln73_135_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_24_fu_1585_p29),26));

        sext_ln73_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_fu_1201_p29),26));

    trunc_ln42_75_fu_1304_p4 <= mul_ln42_77_fu_335_p2(25 downto 10);
    trunc_ln42_76_fu_1319_p4 <= mul_ln42_78_fu_328_p2(25 downto 10);
    trunc_ln42_77_fu_1402_p4 <= mul_ln42_79_fu_323_p2(25 downto 10);
    trunc_ln42_78_fu_1417_p4 <= mul_ln42_80_fu_324_p2(25 downto 10);
    trunc_ln42_79_fu_1432_p4 <= mul_ln42_81_fu_326_p2(25 downto 10);
    trunc_ln42_80_fu_1447_p4 <= mul_ln42_82_fu_332_p2(25 downto 10);
    trunc_ln42_81_fu_1530_p4 <= mul_ln42_83_fu_329_p2(25 downto 10);
    trunc_ln42_82_fu_1545_p4 <= mul_ln42_84_fu_322_p2(25 downto 10);
    trunc_ln42_83_fu_1560_p4 <= mul_ln42_85_fu_330_p2(25 downto 10);
    trunc_ln42_84_fu_1575_p4 <= mul_ln42_86_fu_327_p2(25 downto 10);
    trunc_ln42_85_fu_1658_p4 <= mul_ln42_87_fu_331_p2(25 downto 10);
    trunc_ln42_86_fu_1673_p4 <= mul_ln42_88_fu_333_p2(25 downto 10);
    trunc_ln42_87_fu_1688_p4 <= mul_ln42_89_fu_334_p2(25 downto 10);
    trunc_ln42_88_fu_1703_p4 <= mul_ln42_90_fu_320_p2(25 downto 10);
    trunc_ln42_s_fu_1289_p4 <= mul_ln42_76_fu_325_p2(25 downto 10);
    trunc_ln_fu_1274_p4 <= mul_ln42_fu_321_p2(25 downto 10);
end behav;
