
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_6016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf5780000; valaddr_reg:x3; val_offset:18048*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18048*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57c0000; valaddr_reg:x3; val_offset:18051*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18051*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57e0000; valaddr_reg:x3; val_offset:18054*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18054*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57f0000; valaddr_reg:x3; val_offset:18057*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18057*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57f8000; valaddr_reg:x3; val_offset:18060*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18060*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fc000; valaddr_reg:x3; val_offset:18063*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18063*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fe000; valaddr_reg:x3; val_offset:18066*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18066*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ff000; valaddr_reg:x3; val_offset:18069*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18069*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ff800; valaddr_reg:x3; val_offset:18072*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18072*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffc00; valaddr_reg:x3; val_offset:18075*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18075*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffe00; valaddr_reg:x3; val_offset:18078*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18078*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fff00; valaddr_reg:x3; val_offset:18081*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18081*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fff80; valaddr_reg:x3; val_offset:18084*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18084*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fffc0; valaddr_reg:x3; val_offset:18087*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18087*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fffe0; valaddr_reg:x3; val_offset:18090*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18090*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffff0; valaddr_reg:x3; val_offset:18093*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18093*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffff8; valaddr_reg:x3; val_offset:18096*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18096*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffffc; valaddr_reg:x3; val_offset:18099*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18099*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57ffffe; valaddr_reg:x3; val_offset:18102*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18102*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xea and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xf57fffff; valaddr_reg:x3; val_offset:18105*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18105*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff000001; valaddr_reg:x3; val_offset:18108*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18108*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff000003; valaddr_reg:x3; val_offset:18111*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18111*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff000007; valaddr_reg:x3; val_offset:18114*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18114*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff199999; valaddr_reg:x3; val_offset:18117*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18117*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff249249; valaddr_reg:x3; val_offset:18120*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18120*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff333333; valaddr_reg:x3; val_offset:18123*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18123*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:18126*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18126*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:18129*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18129*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff444444; valaddr_reg:x3; val_offset:18132*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18132*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:18135*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18135*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:18138*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18138*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff666666; valaddr_reg:x3; val_offset:18141*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18141*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:18144*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18144*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:18147*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18147*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:18150*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18150*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0133ef and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d9ddb and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0133ef; op2val:0xc0fd9ddb;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:18153*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18153*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3800000; valaddr_reg:x3; val_offset:18156*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18156*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3800001; valaddr_reg:x3; val_offset:18159*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18159*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3800003; valaddr_reg:x3; val_offset:18162*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18162*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3800007; valaddr_reg:x3; val_offset:18165*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18165*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf380000f; valaddr_reg:x3; val_offset:18168*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18168*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf380001f; valaddr_reg:x3; val_offset:18171*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18171*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf380003f; valaddr_reg:x3; val_offset:18174*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18174*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf380007f; valaddr_reg:x3; val_offset:18177*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18177*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf38000ff; valaddr_reg:x3; val_offset:18180*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18180*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf38001ff; valaddr_reg:x3; val_offset:18183*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18183*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf38003ff; valaddr_reg:x3; val_offset:18186*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18186*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf38007ff; valaddr_reg:x3; val_offset:18189*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18189*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3800fff; valaddr_reg:x3; val_offset:18192*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18192*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3801fff; valaddr_reg:x3; val_offset:18195*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18195*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3803fff; valaddr_reg:x3; val_offset:18198*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18198*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3807fff; valaddr_reg:x3; val_offset:18201*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18201*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf380ffff; valaddr_reg:x3; val_offset:18204*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18204*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf381ffff; valaddr_reg:x3; val_offset:18207*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18207*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf383ffff; valaddr_reg:x3; val_offset:18210*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18210*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf387ffff; valaddr_reg:x3; val_offset:18213*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18213*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf38fffff; valaddr_reg:x3; val_offset:18216*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18216*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf39fffff; valaddr_reg:x3; val_offset:18219*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18219*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3bfffff; valaddr_reg:x3; val_offset:18222*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18222*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3c00000; valaddr_reg:x3; val_offset:18225*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18225*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3e00000; valaddr_reg:x3; val_offset:18228*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18228*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3f00000; valaddr_reg:x3; val_offset:18231*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18231*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3f80000; valaddr_reg:x3; val_offset:18234*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18234*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fc0000; valaddr_reg:x3; val_offset:18237*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18237*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fe0000; valaddr_reg:x3; val_offset:18240*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18240*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ff0000; valaddr_reg:x3; val_offset:18243*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18243*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ff8000; valaddr_reg:x3; val_offset:18246*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18246*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffc000; valaddr_reg:x3; val_offset:18249*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18249*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffe000; valaddr_reg:x3; val_offset:18252*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18252*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fff000; valaddr_reg:x3; val_offset:18255*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18255*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fff800; valaddr_reg:x3; val_offset:18258*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18258*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffc00; valaddr_reg:x3; val_offset:18261*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18261*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffe00; valaddr_reg:x3; val_offset:18264*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18264*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffff00; valaddr_reg:x3; val_offset:18267*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18267*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffff80; valaddr_reg:x3; val_offset:18270*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18270*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffffc0; valaddr_reg:x3; val_offset:18273*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18273*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffffe0; valaddr_reg:x3; val_offset:18276*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18276*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffff0; valaddr_reg:x3; val_offset:18279*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18279*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffff8; valaddr_reg:x3; val_offset:18282*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18282*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffffc; valaddr_reg:x3; val_offset:18285*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18285*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3fffffe; valaddr_reg:x3; val_offset:18288*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18288*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xe7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xf3ffffff; valaddr_reg:x3; val_offset:18291*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18291*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff000001; valaddr_reg:x3; val_offset:18294*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18294*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff000003; valaddr_reg:x3; val_offset:18297*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18297*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff000007; valaddr_reg:x3; val_offset:18300*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18300*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff199999; valaddr_reg:x3; val_offset:18303*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18303*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff249249; valaddr_reg:x3; val_offset:18306*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18306*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff333333; valaddr_reg:x3; val_offset:18309*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18309*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:18312*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18312*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:18315*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18315*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff444444; valaddr_reg:x3; val_offset:18318*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18318*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:18321*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18321*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:18324*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18324*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff666666; valaddr_reg:x3; val_offset:18327*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18327*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:18330*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18330*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:18333*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18333*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:18336*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18336*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x013c5e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x7d8d4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e013c5e; op2val:0xc0fd8d4e;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:18339*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18339*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3f800001; valaddr_reg:x3; val_offset:18342*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18342*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3f800003; valaddr_reg:x3; val_offset:18345*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18345*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3f800007; valaddr_reg:x3; val_offset:18348*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18348*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3f999999; valaddr_reg:x3; val_offset:18351*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18351*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:18354*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18354*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:18357*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18357*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:18360*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18360*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:18363*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18363*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:18366*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18366*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:18369*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18369*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:18372*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18372*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:18375*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18375*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:18378*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18378*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:18381*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18381*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:18384*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18384*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:18387*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18387*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48800000; valaddr_reg:x3; val_offset:18390*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18390*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48800001; valaddr_reg:x3; val_offset:18393*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18393*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48800003; valaddr_reg:x3; val_offset:18396*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18396*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48800007; valaddr_reg:x3; val_offset:18399*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18399*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x4880000f; valaddr_reg:x3; val_offset:18402*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18402*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x4880001f; valaddr_reg:x3; val_offset:18405*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18405*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x4880003f; valaddr_reg:x3; val_offset:18408*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18408*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x4880007f; valaddr_reg:x3; val_offset:18411*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18411*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x488000ff; valaddr_reg:x3; val_offset:18414*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18414*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x488001ff; valaddr_reg:x3; val_offset:18417*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18417*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x488003ff; valaddr_reg:x3; val_offset:18420*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18420*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x488007ff; valaddr_reg:x3; val_offset:18423*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18423*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48800fff; valaddr_reg:x3; val_offset:18426*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18426*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0202a2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7c0aa6 and fs3 == 0 and fe3 == 0x91 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0202a2; op2val:0xfc0aa6;
op3val:0x48801fff; valaddr_reg:x3; val_offset:18429*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18429*0 + 3*47*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118282240,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118544384,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118675456,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118740992,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118773760,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118790144,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118798336,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118802432,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118804480,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118805504,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806016,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806272,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806400,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806464,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806496,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806512,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806520,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806524,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806526,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4118806527,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2114008047,32,FLEN)
NAN_BOXED(3237846491,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252096,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252097,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252099,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252103,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252111,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252127,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252159,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252223,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252351,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085252607,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085253119,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085254143,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085256191,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085260287,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085268479,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085284863,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085317631,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085383167,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085514239,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4085776383,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4086300671,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4087349247,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4089446399,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4089446400,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4091543552,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4092592128,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093116416,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093378560,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093509632,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093575168,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093607936,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093624320,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093632512,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093636608,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093638656,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093639680,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640192,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640448,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640576,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640640,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640672,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640688,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640696,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640700,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640702,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4093640703,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2114010206,32,FLEN)
NAN_BOXED(3237842254,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348160,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348161,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348163,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348167,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348175,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348191,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348223,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348287,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348415,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216348671,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216349183,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216350207,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216352255,32,FLEN)
NAN_BOXED(2114060962,32,FLEN)
NAN_BOXED(16517798,32,FLEN)
NAN_BOXED(1216356351,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
