<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='35' type='static llvm::X86GenRegisterBankInfo::PartialMappingIdx llvm::X86GenRegisterBankInfo::getPartialMappingIdx(const llvm::LLT &amp; Ty, bool isFP)'/>
<def f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='65' ll='109' type='static X86GenRegisterBankInfo::PartialMappingIdx llvm::X86GenRegisterBankInfo::getPartialMappingIdx(const llvm::LLT &amp; Ty, bool isFP)'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='121' u='c' c='_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='157' u='c' c='_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='191' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='220' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='221' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='235' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
