of_find_property	,	F_3
dwc3_octeon_clocks_mutex	,	V_67
OCTEON_MAX_H_CLK_RATE	,	V_42
dwc3_octeon_set_endian_mode	,	F_18
csr_endian_mode	,	V_58
dev_info	,	F_32
output_sel	,	V_22
dwc3_octeon_device_init	,	F_23
gpio_pwr	,	V_8
dev	,	V_2
len	,	V_10
"Error configuring power.\n"	,	L_17
of_device_is_compatible	,	F_25
uctl_rst	,	V_38
ref_clk_sel	,	V_28
drd_mode	,	V_54
OCTEON_CN73XX	,	V_17
"clocks initialized.\n"	,	L_21
index	,	V_15
"No USB UCTL device node\n"	,	L_15
OCTEON_MIN_H_CLK_RATE	,	V_43
UCTL_SHIM_CFG	,	F_19
"refclk-type-hs"	,	L_7
node	,	V_13
cvm_usbdrd_uctl_host_cfg	,	V_4
pr_err	,	F_14
of_node	,	V_14
device	,	V_1
"No UCTL \"refclk-type-hs\"\n"	,	L_8
ENODEV	,	V_64
"No UCTL \"refclk-frequency\"\n"	,	L_4
"Invalid SS clock type %s, using  dlmc_ref_clk0 instead\n"	,	L_13
device_node	,	V_12
OCTEON_H_CLKDIV_SEL	,	V_40
h_clkdiv_rst	,	V_39
of_property_read_u32	,	F_13
mutex_unlock	,	F_33
gpio_bit	,	V_7
shim_cfg	,	V_56
uctl_host_cfg	,	V_5
"refclk-frequency"	,	L_3
"power"	,	L_1
h_clk_en	,	V_45
devm_ioremap_resource	,	F_28
ref_clk_fsel	,	V_46
uint32_t	,	T_2
i	,	V_31
ss_power_en	,	V_52
compat_node_name	,	V_59
EINVAL	,	V_16
dwc3_octeon_clocks_start	,	F_12
uphy_rst	,	V_36
ppc_en	,	V_24
s	,	V_19
"pll_ref_clk"	,	L_10
cvmx_write_csr	,	F_9
mutex_lock	,	F_31
__init	,	T_4
udelay	,	F_17
ppc_active_high_en	,	V_25
platform_device	,	V_60
power_active_low	,	V_11
clock_rate	,	V_29
__iomem	,	T_5
ss_clock_type	,	V_34
"cavium,octeon-7130-usb-uctl"	,	L_18
CVMX_GPIO_XBIT_CFGX	,	F_10
clk_div	,	V_41
pdev	,	V_61
cn70xx	,	V_23
of_find_node_by_name	,	F_24
cvmx_read_csr	,	F_7
u32	,	T_3
"Invalid ref_clk %u, using 100000000 instead\n"	,	L_16
"dlmc_ref_clk0"	,	L_9
hs_clock_type	,	V_35
res	,	V_63
h_clk_rate	,	V_32
cvmx_gpio_bit_cfgx	,	V_6
ssc_en	,	V_49
resource	,	V_62
uahc_rst	,	V_37
CVMX_GPIO_BIT_CFGX	,	F_8
PTR_ERR	,	F_30
hs_power_en	,	V_51
dwc3_octeon_phy_reset	,	F_21
OCTEON_CNF75XX	,	V_18
"Invalid HS clock type %s, using  pll_ref_clk instead\n"	,	L_11
"No memory resources\n"	,	L_20
"Invalid UCTL clock rate of %u, using 100000000 instead\n"	,	L_14
h_clkdiv_sel	,	V_44
"dwc3 controller clock init failure.\n"	,	L_2
cvm_usbdrd_uctl_shim_cfg	,	V_55
of_property_read_string	,	F_15
platform_get_resource	,	F_27
of_find_device_by_node	,	F_26
csclk_en	,	V_53
ENXIO	,	V_66
uctl_ctl_reg	,	V_33
ref_ssp_en	,	V_50
UCTL_HOST_CFG	,	F_2
dev_err	,	F_5
cn73xx	,	V_21
of_property_read_u32_array	,	F_4
IORESOURCE_MEM	,	V_65
ref_clk_div2	,	V_47
"uctl"	,	L_19
devm_iounmap	,	F_34
uctl_ctl	,	V_27
dwc3_octeon_config_power	,	F_1
start	,	V_68
dev_warn	,	F_11
tx_oe	,	V_20
mpll_mul	,	V_30
octeon_get_io_clock_rate	,	F_16
devm_release_mem_region	,	F_35
mpll_multiplier	,	V_48
__BIG_ENDIAN	,	F_20
resource_size	,	F_36
u64	,	T_1
dma_endian_mode	,	V_57
cvm_usbdrd_uctl_ctl	,	V_26
CVMX_USBDRDX_UCTL_CTL	,	F_22
"No UCTL \"refclk-type-ss\"\n"	,	L_6
"dlmc_ref_clk1"	,	L_12
"refclk-type-ss"	,	L_5
OCTEON_IS_MODEL	,	F_6
base	,	V_3
gpio	,	V_9
IS_ERR	,	F_29
