MIF/HEX Update report for riscv_cpu
Tue Jul 30 06:26:10 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. MIF/HEX Update Summary
  3. MIF/HEX Update Processed Files
  4. MIF/HEX Update Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; MIF/HEX Update Summary                                        ;
+-----------------------+---------------------------------------+
; MIF/HEX Update Status ; Successful - Tue Jul 30 06:26:10 2019 ;
; Revision Name         ; riscv_cpu                             ;
; Top-level Entity Name ; riscv_cpu                             ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE6E22C8                           ;
+-----------------------+---------------------------------------+


+--------------------------------------------+
; MIF/HEX Update Processed Files             ;
+--------------------------------------------+
; File Name                                  ;
+--------------------------------------------+
; /home/home/fpgaworkspace/riscv_cpu/rom.mif ;
+--------------------------------------------+


+-------------------------+
; MIF/HEX Update Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime MIF/HEX Update
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Tue Jul 30 06:26:10 2019
Info: Command: quartus_cdb riscv_cpu -c riscv_cpu --update_mif
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Critical Warning (127005): Memory depth (4000) in the design file differs from memory depth (29) in the Memory Initialization File "/home/home/fpgaworkspace/riscv_cpu/rom.mif" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/home/fpgaworkspace/riscv_cpu/rom.mif File: /home/home/fpgaworkspace/riscv_cpu/rom.mif Line: 0
Info: Quartus Prime MIF/HEX Update was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1143 megabytes
    Info: Processing ended: Tue Jul 30 06:26:10 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


