// Seed: 2083588686
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input uwire id_11,
    output wand id_12,
    input wor id_13,
    output tri0 id_14,
    output wand id_15,
    input wire id_16,
    output uwire id_17
);
  wire id_19, id_20;
  xnor (id_6, id_11, id_13, id_4, id_3, id_19, id_16, id_9, id_2, id_1);
  module_0(
      id_20, id_20, id_20
  );
endmodule
