

================================================================
== Vitis HLS Report for 'C_IO_L2_in_4_x1'
================================================================
* Date:           Sun Sep 18 03:40:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  4414722|  110254290|  14.714 ms|  0.367 sec|  4414722|  110254290|     none|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |                                        |   Latency (cycles)  |    Iteration    |  Initiation Interval  |  Trip |          |
        |                Loop Name               |   min   |    max    |     Latency     |  achieved |   target  | Count | Pipelined|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_4_x1_loop_1                |     6656|  105846224|  1664 ~ 26461556|          -|          -|      4|        no|
        | + C_IO_L2_in_4_x1_loop_2               |     1662|   26461554|    277 ~ 4410259|          -|          -|      6|        no|
        |  ++ C_IO_L2_in_4_x1_loop_3             |      274|       2192|              274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_4           |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_5         |       32|         32|                2|          -|          -|     16|        no|
        |   +++ C_IO_L2_in_4_x1_loop_6           |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_7         |       32|         32|                2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_4_x1_loop_8             |  4408064|    4408064|            34438|          -|          -|    128|        no|
        |   +++ C_IO_L2_in_4_x1_loop_9           |    34436|      34436|            17218|          -|          -|      2|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_10        |    17216|      17216|              538|          -|          -|     32|        no|
        |     +++++ C_IO_L2_in_4_x1_loop_11      |      536|        536|               67|          -|          -|      8|        no|
        |      ++++++ C_IO_L2_in_4_x1_loop_12    |       64|         64|                4|          -|          -|     16|        no|
        |       +++++++ C_IO_L2_in_4_x1_loop_13  |        2|          2|                1|          -|          -|      2|        no|
        |  ++ C_IO_L2_in_4_x1_loop_14            |      274|       2192|              274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_15          |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_16        |       32|         32|                2|          -|          -|     16|        no|
        |   +++ C_IO_L2_in_4_x1_loop_17          |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_18        |       32|         32|                2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_4_x1_loop_19            |  4408064|    4408064|            34438|          -|          -|    128|        no|
        |   +++ C_IO_L2_in_4_x1_loop_20          |    34436|      34436|            17218|          -|          -|      2|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_21        |    17216|      17216|              538|          -|          -|     32|        no|
        |     +++++ C_IO_L2_in_4_x1_loop_22      |      536|        536|               67|          -|          -|      8|        no|
        |      ++++++ C_IO_L2_in_4_x1_loop_23    |       64|         64|                4|          -|          -|     16|        no|
        |       +++++++ C_IO_L2_in_4_x1_loop_24  |        2|          2|                1|          -|          -|      2|        no|
        |- C_IO_L2_in_4_x1_loop_25               |  4408064|    4408064|            34438|          -|          -|    128|        no|
        | + C_IO_L2_in_4_x1_loop_26              |    34436|      34436|            17218|          -|          -|      2|        no|
        |  ++ C_IO_L2_in_4_x1_loop_27            |    17216|      17216|              538|          -|          -|     32|        no|
        |   +++ C_IO_L2_in_4_x1_loop_28          |      536|        536|               67|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_4_x1_loop_29        |       64|         64|                4|          -|          -|     16|        no|
        |     +++++ C_IO_L2_in_4_x1_loop_30      |        2|          2|                1|          -|          -|      2|        no|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 29 
3 --> 4 17 2 
4 --> 5 10 
5 --> 6 8 4 
6 --> 7 5 
7 --> 6 
8 --> 9 5 
9 --> 8 
10 --> 11 23 3 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 15 
15 --> 16 13 
16 --> 16 15 
17 --> 18 10 
18 --> 19 21 17 
19 --> 20 18 
20 --> 19 
21 --> 22 18 
22 --> 21 
23 --> 24 10 
24 --> 25 23 
25 --> 26 24 
26 --> 27 
27 --> 28 25 
28 --> 28 27 
29 --> 30 
30 --> 31 29 
31 --> 32 30 
32 --> 33 31 
33 --> 34 
34 --> 35 32 
35 --> 35 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 36 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_split_V_1_91 = alloca i32 1"   --->   Operation 37 'alloca' 'data_split_V_1_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_split_V_1_92 = alloca i32 1"   --->   Operation 38 'alloca' 'data_split_V_1_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_1_93 = alloca i32 1"   --->   Operation 39 'alloca' 'data_split_V_1_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_4_x1121, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_4_x121, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_4_x1121, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_4_x121, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18109]   --->   Operation 46 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18110]   --->   Operation 47 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln18119 = br void" [./dut.cpp:18119]   --->   Operation 48 'br' 'br_ln18119' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 49 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void"   --->   Operation 50 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 51 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 52 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln18119 = br i1 %icmp_ln890, void %.split66, void %.preheader69.preheader" [./dut.cpp:18119]   --->   Operation 54 'br' 'br_ln18119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln18119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1857" [./dut.cpp:18119]   --->   Operation 55 'specloopname' 'specloopname_ln18119' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln18120 = br void" [./dut.cpp:18120]   --->   Operation 56 'br' 'br_ln18120' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_1_94 = alloca i32 1"   --->   Operation 57 'alloca' 'data_split_V_1_94' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_1_95 = alloca i32 1"   --->   Operation 58 'alloca' 'data_split_V_1_95' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln18285 = br void %.preheader69" [./dut.cpp:18285]   --->   Operation 59 'br' 'br_ln18285' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split66, i3 %add_ln691_1288, void %.loopexit1220"   --->   Operation 60 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%intra_trans_en_7 = phi i1 %intra_trans_en, void %.split66, i1 1, void %.loopexit1220"   --->   Operation 61 'phi' 'intra_trans_en_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%arb_7 = phi i1 0, void %.split66, i1 %arb, void %.loopexit1220"   --->   Operation 62 'phi' 'arb_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln691_1288 = add i3 %c1_V, i3 1"   --->   Operation 63 'add' 'add_ln691_1288' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln890_1278 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 64 'icmp' 'icmp_ln890_1278' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18120 = br i1 %icmp_ln890_1278, void %.split64, void" [./dut.cpp:18120]   --->   Operation 66 'br' 'br_ln18120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln18120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1858" [./dut.cpp:18120]   --->   Operation 67 'specloopname' 'specloopname_ln18120' <Predicate = (!icmp_ln890_1278)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 68 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1278)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl"   --->   Operation 69 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890_1278)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18124 = br i1 %arb_7, void %.preheader15.preheader, void %.preheader9.preheader" [./dut.cpp:18124]   --->   Operation 70 'br' 'br_ln18124' <Predicate = (!icmp_ln890_1278)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln18126 = br void %.preheader15" [./dut.cpp:18126]   --->   Operation 71 'br' 'br_ln18126' <Predicate = (!icmp_ln890_1278 & !arb_7)> <Delay = 0.38>
ST_3 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln18200 = br void %.preheader9" [./dut.cpp:18200]   --->   Operation 72 'br' 'br_ln18200' <Predicate = (!icmp_ln890_1278 & arb_7)> <Delay = 0.38>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln890_1278)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.74>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%c3_31 = phi i4 %c3_33, void %.loopexit1216, i4 4, void %.preheader15.preheader"   --->   Operation 74 'phi' 'c3_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_31, i32 3" [./dut.cpp:18126]   --->   Operation 75 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18126 = br i1 %tmp_389, void %.split49, void %.loopexit" [./dut.cpp:18126]   --->   Operation 76 'br' 'br_ln18126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_389)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1904"   --->   Operation 78 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_389)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln886_5 = zext i4 %c3_31"   --->   Operation 79 'zext' 'zext_ln886_5' <Predicate = (!tmp_389)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.61ns)   --->   "%icmp_ln886_5 = icmp_ugt  i6 %zext_ln886_5, i6 %add_i_i780_cast"   --->   Operation 80 'icmp' 'icmp_ln886_5' <Predicate = (!tmp_389)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln18128 = br i1 %icmp_ln886_5, void, void %.loopexit" [./dut.cpp:18128]   --->   Operation 81 'br' 'br_ln18128' <Predicate = (!tmp_389)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.65ns)   --->   "%icmp_ln18131 = icmp_eq  i4 %c3_31, i4 4" [./dut.cpp:18131]   --->   Operation 82 'icmp' 'icmp_ln18131' <Predicate = (!tmp_389 & !icmp_ln886_5)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln18131 = br i1 %icmp_ln18131, void %.preheader12.preheader, void %.preheader13.preheader" [./dut.cpp:18131]   --->   Operation 83 'br' 'br_ln18131' <Predicate = (!tmp_389 & !icmp_ln886_5)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader12"   --->   Operation 84 'br' 'br_ln890' <Predicate = (!tmp_389 & !icmp_ln886_5 & !icmp_ln18131)> <Delay = 0.38>
ST_4 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln18141 = br void %.preheader13" [./dut.cpp:18141]   --->   Operation 85 'br' 'br_ln18141' <Predicate = (!tmp_389 & !icmp_ln886_5 & icmp_ln18131)> <Delay = 0.38>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln18166 = br i1 %intra_trans_en_7, void %.loopexit1220, void %.preheader10.preheader" [./dut.cpp:18166]   --->   Operation 86 'br' 'br_ln18166' <Predicate = (icmp_ln886_5) | (tmp_389)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln18167 = br void %.preheader10" [./dut.cpp:18167]   --->   Operation 87 'br' 'br_ln18167' <Predicate = (icmp_ln886_5 & intra_trans_en_7) | (tmp_389 & intra_trans_en_7)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%c4_V_31 = phi i4 %add_ln691_1298, void, i4 0, void %.preheader12.preheader"   --->   Operation 88 'phi' 'c4_V_31' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln691_1298 = add i4 %c4_V_31, i4 1"   --->   Operation 89 'add' 'add_ln691_1298' <Predicate = (!icmp_ln18131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln890_1285 = icmp_eq  i4 %c4_V_31, i4 8"   --->   Operation 90 'icmp' 'icmp_ln890_1285' <Predicate = (!icmp_ln18131)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln18146 = br i1 %icmp_ln890_1285, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18146]   --->   Operation 92 'br' 'br_ln18146' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln18146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_441" [./dut.cpp:18146]   --->   Operation 93 'specloopname' 'specloopname_ln18146' <Predicate = (!icmp_ln18131 & !icmp_ln890_1285)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln18148 = br void" [./dut.cpp:18148]   --->   Operation 94 'br' 'br_ln18148' <Predicate = (!icmp_ln18131 & !icmp_ln890_1285)> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln18131 & icmp_ln890_1285)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%c4_V_30 = phi i4 %add_ln691_1296, void, i4 0, void %.preheader13.preheader"   --->   Operation 96 'phi' 'c4_V_30' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691_1296 = add i4 %c4_V_30, i4 1"   --->   Operation 97 'add' 'add_ln691_1296' <Predicate = (icmp_ln18131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln18141 = trunc i4 %c4_V_30" [./dut.cpp:18141]   --->   Operation 98 'trunc' 'trunc_ln18141' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_433_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18141, i4 0"   --->   Operation 99 'bitconcatenate' 'tmp_433_cast' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.65ns)   --->   "%icmp_ln890_1284 = icmp_eq  i4 %c4_V_30, i4 8"   --->   Operation 100 'icmp' 'icmp_ln890_1284' <Predicate = (icmp_ln18131)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln18132 = br i1 %icmp_ln890_1284, void %.split47, void %.loopexit1216.loopexit64" [./dut.cpp:18132]   --->   Operation 102 'br' 'br_ln18132' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln18132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_443" [./dut.cpp:18132]   --->   Operation 103 'specloopname' 'specloopname_ln18132' <Predicate = (icmp_ln18131 & !icmp_ln890_1284)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln18134 = br void" [./dut.cpp:18134]   --->   Operation 104 'br' 'br_ln18134' <Predicate = (icmp_ln18131 & !icmp_ln890_1284)> <Delay = 0.38>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln18131 & icmp_ln890_1284)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.70ns)   --->   "%c3_33 = add i4 %c3_31, i4 1" [./dut.cpp:18126]   --->   Operation 106 'add' 'c3_33' <Predicate = (icmp_ln18131 & icmp_ln890_1284) | (!icmp_ln18131 & icmp_ln890_1285)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln18131 & icmp_ln890_1284) | (!icmp_ln18131 & icmp_ln890_1285)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V_100 = phi i5 %add_ln691_1299, void %.split41, i5 0, void %.split43"   --->   Operation 108 'phi' 'c5_V_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1299 = add i5 %c5_V_100, i5 1"   --->   Operation 109 'add' 'add_ln691_1299' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.63ns)   --->   "%icmp_ln890_1292 = icmp_eq  i5 %c5_V_100, i5 16"   --->   Operation 110 'icmp' 'icmp_ln890_1292' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln18148 = br i1 %icmp_ln890_1292, void %.split41, void" [./dut.cpp:18148]   --->   Operation 112 'br' 'br_ln18148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln890_1292)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_505" [./dut.cpp:18148]   --->   Operation 114 'specloopname' 'specloopname_ln18148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.21ns)   --->   "%tmp_395 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'tmp_395' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_395" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c5_V_99 = phi i5 %add_ln691_1297, void %.split45, i5 0, void %.split47"   --->   Operation 118 'phi' 'c5_V_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln691_1297 = add i5 %c5_V_99, i5 1"   --->   Operation 119 'add' 'add_ln691_1297' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln18141 = zext i5 %c5_V_99" [./dut.cpp:18141]   --->   Operation 120 'zext' 'zext_ln18141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln18141 = add i7 %tmp_433_cast, i7 %zext_ln18141" [./dut.cpp:18141]   --->   Operation 121 'add' 'add_ln18141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln18141_1 = zext i7 %add_ln18141" [./dut.cpp:18141]   --->   Operation 122 'zext' 'zext_ln18141_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18141_1" [./dut.cpp:18141]   --->   Operation 123 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.63ns)   --->   "%icmp_ln890_1291 = icmp_eq  i5 %c5_V_99, i5 16"   --->   Operation 124 'icmp' 'icmp_ln890_1291' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18134 = br i1 %icmp_ln890_1291, void %.split45, void" [./dut.cpp:18134]   --->   Operation 126 'br' 'br_ln18134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 127 'br' 'br_ln0' <Predicate = (icmp_ln890_1291)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.41>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln18134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_442" [./dut.cpp:18134]   --->   Operation 128 'specloopname' 'specloopname_ln18134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%tmp_394 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'tmp_394' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln18141 = store i512 %tmp_394, i7 %local_C_pong_V_addr" [./dut.cpp:18141]   --->   Operation 130 'store' 'store_ln18141' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.70>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%c2_V_113 = phi i8 %c2_V_116, void, i8 0, void %.preheader10.preheader"   --->   Operation 132 'phi' 'c2_V_113' <Predicate = (!arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.70ns)   --->   "%c2_V_116 = add i8 %c2_V_113, i8 1"   --->   Operation 133 'add' 'c2_V_116' <Predicate = (!arb_7 & intra_trans_en_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.58ns)   --->   "%icmp_ln18167 = icmp_eq  i8 %c2_V_113, i8 128" [./dut.cpp:18167]   --->   Operation 134 'icmp' 'icmp_ln18167' <Predicate = (!arb_7 & intra_trans_en_7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18167 = br i1 %icmp_ln18167, void %.split61, void %.loopexit1220.loopexit63" [./dut.cpp:18167]   --->   Operation 136 'br' 'br_ln18167' <Predicate = (!arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln18167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1849" [./dut.cpp:18167]   --->   Operation 137 'specloopname' 'specloopname_ln18167' <Predicate = (!arb_7 & intra_trans_en_7 & !icmp_ln18167)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln18173 = br void" [./dut.cpp:18173]   --->   Operation 138 'br' 'br_ln18173' <Predicate = (!arb_7 & intra_trans_en_7 & !icmp_ln18167)> <Delay = 0.38>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!arb_7 & intra_trans_en_7 & icmp_ln18167)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%c2_V_112 = phi i8 %c2_V_115, void, i8 0, void %.preheader.preheader"   --->   Operation 140 'phi' 'c2_V_112' <Predicate = (arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.70ns)   --->   "%c2_V_115 = add i8 %c2_V_112, i8 1"   --->   Operation 141 'add' 'c2_V_115' <Predicate = (arb_7 & intra_trans_en_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.58ns)   --->   "%icmp_ln18241 = icmp_eq  i8 %c2_V_112, i8 128" [./dut.cpp:18241]   --->   Operation 142 'icmp' 'icmp_ln18241' <Predicate = (arb_7 & intra_trans_en_7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln18241 = br i1 %icmp_ln18241, void %.split38, void %.loopexit1220.loopexit" [./dut.cpp:18241]   --->   Operation 144 'br' 'br_ln18241' <Predicate = (arb_7 & intra_trans_en_7)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln18241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_439" [./dut.cpp:18241]   --->   Operation 145 'specloopname' 'specloopname_ln18241' <Predicate = (arb_7 & intra_trans_en_7 & !icmp_ln18241)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln18247 = br void" [./dut.cpp:18247]   --->   Operation 146 'br' 'br_ln18247' <Predicate = (arb_7 & intra_trans_en_7 & !icmp_ln18241)> <Delay = 0.38>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 147 'br' 'br_ln0' <Predicate = (arb_7 & intra_trans_en_7 & icmp_ln18241)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_7, i1 1" [./dut.cpp:18274]   --->   Operation 148 'xor' 'arb' <Predicate = (!intra_trans_en_7) | (arb_7 & icmp_ln18241) | (!arb_7 & icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!intra_trans_en_7) | (arb_7 & icmp_ln18241) | (!arb_7 & icmp_ln18167)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.43>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%c5_V_96 = phi i2 0, void %.split61, i2 %add_ln691_1303, void"   --->   Operation 150 'phi' 'c5_V_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.43ns)   --->   "%add_ln691_1303 = add i2 %c5_V_96, i2 1"   --->   Operation 151 'add' 'add_ln691_1303' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.34ns)   --->   "%icmp_ln890_1290 = icmp_eq  i2 %c5_V_96, i2 2"   --->   Operation 152 'icmp' 'icmp_ln890_1290' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln18173 = br i1 %icmp_ln890_1290, void %.split59, void" [./dut.cpp:18173]   --->   Operation 154 'br' 'br_ln18173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln18173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1860" [./dut.cpp:18173]   --->   Operation 155 'specloopname' 'specloopname_ln18173' <Predicate = (!icmp_ln890_1290)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.38ns)   --->   "%br_ln18174 = br void" [./dut.cpp:18174]   --->   Operation 156 'br' 'br_ln18174' <Predicate = (!icmp_ln890_1290)> <Delay = 0.38>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 157 'br' 'br_ln0' <Predicate = (icmp_ln890_1290)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.70>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%c6_V_140 = phi i6 0, void %.split59, i6 %add_ln691_1305, void"   --->   Operation 158 'phi' 'c6_V_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln691_1305 = add i6 %c6_V_140, i6 1"   --->   Operation 159 'add' 'add_ln691_1305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.61ns)   --->   "%icmp_ln890_1294 = icmp_eq  i6 %c6_V_140, i6 32"   --->   Operation 160 'icmp' 'icmp_ln890_1294' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln18174 = br i1 %icmp_ln890_1294, void %.split57, void" [./dut.cpp:18174]   --->   Operation 162 'br' 'br_ln18174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln18174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1861" [./dut.cpp:18174]   --->   Operation 163 'specloopname' 'specloopname_ln18174' <Predicate = (!icmp_ln890_1294)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%div_i_i5 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_140, i32 1, i32 4"   --->   Operation 164 'partselect' 'div_i_i5' <Predicate = (!icmp_ln890_1294)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_140"   --->   Operation 165 'trunc' 'empty' <Predicate = (!icmp_ln890_1294)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln18176 = br void" [./dut.cpp:18176]   --->   Operation 166 'br' 'br_ln18176' <Predicate = (!icmp_ln890_1294)> <Delay = 0.38>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = (icmp_ln890_1294)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.20>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%c7_V_78 = phi i4 0, void %.split57, i4 %add_ln691_1307, void"   --->   Operation 168 'phi' 'c7_V_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.70ns)   --->   "%add_ln691_1307 = add i4 %c7_V_78, i4 1"   --->   Operation 169 'add' 'add_ln691_1307' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_78, i4 %div_i_i5"   --->   Operation 170 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_434_cast = zext i8 %tmp_13"   --->   Operation 171 'zext' 'tmp_434_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_14 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_434_cast"   --->   Operation 172 'getelementptr' 'local_C_ping_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln890_1296 = icmp_eq  i4 %c7_V_78, i4 8"   --->   Operation 173 'icmp' 'icmp_ln890_1296' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln18176 = br i1 %icmp_ln890_1296, void %.split55, void" [./dut.cpp:18176]   --->   Operation 175 'br' 'br_ln18176' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [2/2] (1.20ns)   --->   "%in_data_V_52 = load i7 %local_C_ping_V_addr_14"   --->   Operation 176 'load' 'in_data_V_52' <Predicate = (!icmp_ln890_1296)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = (icmp_ln890_1296)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.20>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln18176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_472" [./dut.cpp:18176]   --->   Operation 178 'specloopname' 'specloopname_ln18176' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/2] (1.20ns)   --->   "%in_data_V_52 = load i7 %local_C_ping_V_addr_14"   --->   Operation 179 'load' 'in_data_V_52' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_14 : Operation 180 [1/1] (0.38ns)   --->   "%br_ln18178 = br void" [./dut.cpp:18178]   --->   Operation 180 'br' 'br_ln18178' <Predicate = true> <Delay = 0.38>

State 15 <SV = 9> <Delay = 0.70>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%c8_V_14 = phi i5 0, void %.split55, i5 %add_ln691_1310, void"   --->   Operation 181 'phi' 'c8_V_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.70ns)   --->   "%add_ln691_1310 = add i5 %c8_V_14, i5 1"   --->   Operation 182 'add' 'add_ln691_1310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.63ns)   --->   "%icmp_ln890_1298 = icmp_eq  i5 %c8_V_14, i5 16"   --->   Operation 183 'icmp' 'icmp_ln890_1298' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln18178 = br i1 %icmp_ln890_1298, void %.split53, void" [./dut.cpp:18178]   --->   Operation 185 'br' 'br_ln18178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_408" [./dut.cpp:18178]   --->   Operation 186 'specloopname' 'specloopname_ln18178' <Predicate = (!icmp_ln890_1298)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln18185 = br void" [./dut.cpp:18185]   --->   Operation 187 'br' 'br_ln18185' <Predicate = (!icmp_ln890_1298)> <Delay = 0.38>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (icmp_ln890_1298)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 1.64>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%n_V_14 = phi i2 0, void %.split53, i2 %add_ln691_1311, void %.split51"   --->   Operation 189 'phi' 'n_V_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V_52, void %.split53, i512 %zext_ln1497_14, void %.split51"   --->   Operation 190 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.43ns)   --->   "%add_ln691_1311 = add i2 %n_V_14, i2 1"   --->   Operation 191 'add' 'add_ln691_1311' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.34ns)   --->   "%icmp_ln878_15 = icmp_eq  i2 %n_V_14, i2 2"   --->   Operation 192 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln18185 = br i1 %icmp_ln878_15, void %.split51, void" [./dut.cpp:18185]   --->   Operation 194 'br' 'br_ln18185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%data_split_V_1_load_7 = load i256 %data_split_V_1" [./dut.cpp:18186]   --->   Operation 195 'load' 'data_split_V_1_load_7' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%data_split_V_1_91_load_1 = load i256 %data_split_V_1_91" [./dut.cpp:18186]   --->   Operation 196 'load' 'data_split_V_1_91_load_1' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1646"   --->   Operation 197 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i512 %p_Val2_s"   --->   Operation 198 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln18186 = trunc i2 %n_V_14" [./dut.cpp:18186]   --->   Operation 199 'trunc' 'trunc_ln18186' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.42ns)   --->   "%data_split_V_1_103 = select i1 %trunc_ln18186, i256 %data_split_V_0, i256 %data_split_V_1_91_load_1" [./dut.cpp:18186]   --->   Operation 200 'select' 'data_split_V_1_103' <Predicate = (!icmp_ln878_15)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.42ns)   --->   "%data_split_V_1_104 = select i1 %trunc_ln18186, i256 %data_split_V_1_load_7, i256 %data_split_V_0" [./dut.cpp:18186]   --->   Operation 201 'select' 'data_split_V_1_104' <Predicate = (!icmp_ln878_15)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 202 'partselect' 'r' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1497_14 = zext i256 %r"   --->   Operation 203 'zext' 'zext_ln1497_14' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln18186 = store i256 %data_split_V_1_103, i256 %data_split_V_1_91" [./dut.cpp:18186]   --->   Operation 204 'store' 'store_ln18186' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln18186 = store i256 %data_split_V_1_104, i256 %data_split_V_1" [./dut.cpp:18186]   --->   Operation 205 'store' 'store_ln18186' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:18190]   --->   Operation 207 'load' 'data_split_V_1_load' <Predicate = (icmp_ln878_15 & !empty)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%data_split_V_1_91_load = load i256 %data_split_V_1_91" [./dut.cpp:18190]   --->   Operation 208 'load' 'data_split_V_1_91_load' <Predicate = (icmp_ln878_15 & empty)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.42ns)   --->   "%select_ln18190 = select i1 %empty, i256 %data_split_V_1_91_load, i256 %data_split_V_1_load" [./dut.cpp:18190]   --->   Operation 209 'select' 'select_ln18190' <Predicate = (icmp_ln878_15)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18190" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (icmp_ln878_15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = (icmp_ln878_15)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.74>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_32, void %.loopexit1218, i4 4, void %.preheader9.preheader"   --->   Operation 212 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18200]   --->   Operation 213 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln18200 = br i1 %tmp_388, void %.split26, void %.loopexit1135" [./dut.cpp:18200]   --->   Operation 214 'br' 'br_ln18200' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_388)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1824"   --->   Operation 216 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_388)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 217 'zext' 'zext_ln886' <Predicate = (!tmp_388)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 218 'icmp' 'icmp_ln886' <Predicate = (!tmp_388)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln18202 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18202]   --->   Operation 219 'br' 'br_ln18202' <Predicate = (!tmp_388)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.65ns)   --->   "%icmp_ln18205 = icmp_eq  i4 %c3, i4 4" [./dut.cpp:18205]   --->   Operation 220 'icmp' 'icmp_ln18205' <Predicate = (!tmp_388 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln18205 = br i1 %icmp_ln18205, void %.preheader6.preheader, void %.preheader7.preheader" [./dut.cpp:18205]   --->   Operation 221 'br' 'br_ln18205' <Predicate = (!tmp_388 & !icmp_ln886)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 222 'br' 'br_ln890' <Predicate = (!tmp_388 & !icmp_ln886 & !icmp_ln18205)> <Delay = 0.38>
ST_17 : Operation 223 [1/1] (0.38ns)   --->   "%br_ln18215 = br void %.preheader7" [./dut.cpp:18215]   --->   Operation 223 'br' 'br_ln18215' <Predicate = (!tmp_388 & !icmp_ln886 & icmp_ln18205)> <Delay = 0.38>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln18240 = br i1 %intra_trans_en_7, void %.loopexit1220, void %.preheader.preheader" [./dut.cpp:18240]   --->   Operation 224 'br' 'br_ln18240' <Predicate = (icmp_ln886) | (tmp_388)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.38ns)   --->   "%br_ln18241 = br void %.preheader" [./dut.cpp:18241]   --->   Operation 225 'br' 'br_ln18241' <Predicate = (intra_trans_en_7 & icmp_ln886) | (intra_trans_en_7 & tmp_388)> <Delay = 0.38>

State 18 <SV = 4> <Delay = 0.70>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%c4_V_29 = phi i4 %add_ln691_1292, void, i4 0, void %.preheader6.preheader"   --->   Operation 226 'phi' 'c4_V_29' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln691_1292 = add i4 %c4_V_29, i4 1"   --->   Operation 227 'add' 'add_ln691_1292' <Predicate = (!icmp_ln18205)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (0.65ns)   --->   "%icmp_ln890_1283 = icmp_eq  i4 %c4_V_29, i4 8"   --->   Operation 228 'icmp' 'icmp_ln890_1283' <Predicate = (!icmp_ln18205)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln18220 = br i1 %icmp_ln890_1283, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18220]   --->   Operation 230 'br' 'br_ln18220' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln18220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1651" [./dut.cpp:18220]   --->   Operation 231 'specloopname' 'specloopname_ln18220' <Predicate = (!icmp_ln18205 & !icmp_ln890_1283)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln18222 = br void" [./dut.cpp:18222]   --->   Operation 232 'br' 'br_ln18222' <Predicate = (!icmp_ln18205 & !icmp_ln890_1283)> <Delay = 0.38>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!icmp_ln18205 & icmp_ln890_1283)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1291, void, i4 0, void %.preheader7.preheader"   --->   Operation 234 'phi' 'c4_V' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.70ns)   --->   "%add_ln691_1291 = add i4 %c4_V, i4 1"   --->   Operation 235 'add' 'add_ln691_1291' <Predicate = (icmp_ln18205)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln18215 = trunc i4 %c4_V" [./dut.cpp:18215]   --->   Operation 236 'trunc' 'trunc_ln18215' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_432_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18215, i4 0"   --->   Operation 237 'bitconcatenate' 'tmp_432_cast' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.65ns)   --->   "%icmp_ln890_1282 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 238 'icmp' 'icmp_ln890_1282' <Predicate = (icmp_ln18205)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln18206 = br i1 %icmp_ln890_1282, void %.split24, void %.loopexit1218.loopexit62" [./dut.cpp:18206]   --->   Operation 240 'br' 'br_ln18206' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln18206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1650" [./dut.cpp:18206]   --->   Operation 241 'specloopname' 'specloopname_ln18206' <Predicate = (icmp_ln18205 & !icmp_ln890_1282)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.38ns)   --->   "%br_ln18208 = br void" [./dut.cpp:18208]   --->   Operation 242 'br' 'br_ln18208' <Predicate = (icmp_ln18205 & !icmp_ln890_1282)> <Delay = 0.38>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 243 'br' 'br_ln0' <Predicate = (icmp_ln18205 & icmp_ln890_1282)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.70ns)   --->   "%c3_32 = add i4 %c3, i4 1" [./dut.cpp:18200]   --->   Operation 244 'add' 'c3_32' <Predicate = (icmp_ln18205 & icmp_ln890_1282) | (!icmp_ln18205 & icmp_ln890_1283)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 245 'br' 'br_ln0' <Predicate = (icmp_ln18205 & icmp_ln890_1282) | (!icmp_ln18205 & icmp_ln890_1283)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 0.70>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%c5_V_98 = phi i5 %add_ln691_1295, void %.split18, i5 0, void %.split20"   --->   Operation 246 'phi' 'c5_V_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.70ns)   --->   "%add_ln691_1295 = add i5 %c5_V_98, i5 1"   --->   Operation 247 'add' 'add_ln691_1295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.63ns)   --->   "%icmp_ln890_1289 = icmp_eq  i5 %c5_V_98, i5 16"   --->   Operation 248 'icmp' 'icmp_ln890_1289' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 249 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln18222 = br i1 %icmp_ln890_1289, void %.split18, void" [./dut.cpp:18222]   --->   Operation 250 'br' 'br_ln18222' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln890_1289)> <Delay = 0.00>

State 20 <SV = 6> <Delay = 2.43>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln18222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1642" [./dut.cpp:18222]   --->   Operation 252 'specloopname' 'specloopname_ln18222' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (1.21ns)   --->   "%tmp_397 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 253 'read' 'tmp_397' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_20 : Operation 254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_397" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 255 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.70>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%c5_V_97 = phi i5 %add_ln691_1293, void %.split22, i5 0, void %.split24"   --->   Operation 256 'phi' 'c5_V_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.70ns)   --->   "%add_ln691_1293 = add i5 %c5_V_97, i5 1"   --->   Operation 257 'add' 'add_ln691_1293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln18215 = zext i5 %c5_V_97" [./dut.cpp:18215]   --->   Operation 258 'zext' 'zext_ln18215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.70ns)   --->   "%add_ln18215 = add i7 %tmp_432_cast, i7 %zext_ln18215" [./dut.cpp:18215]   --->   Operation 259 'add' 'add_ln18215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln18215_1 = zext i7 %add_ln18215" [./dut.cpp:18215]   --->   Operation 260 'zext' 'zext_ln18215_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_13 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18215_1" [./dut.cpp:18215]   --->   Operation 261 'getelementptr' 'local_C_ping_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.63ns)   --->   "%icmp_ln890_1288 = icmp_eq  i5 %c5_V_97, i5 16"   --->   Operation 262 'icmp' 'icmp_ln890_1288' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln18208 = br i1 %icmp_ln890_1288, void %.split22, void" [./dut.cpp:18208]   --->   Operation 264 'br' 'br_ln18208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 265 'br' 'br_ln0' <Predicate = (icmp_ln890_1288)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 2.41>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln18208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1690" [./dut.cpp:18208]   --->   Operation 266 'specloopname' 'specloopname_ln18208' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (1.21ns)   --->   "%tmp_396 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 267 'read' 'tmp_396' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_22 : Operation 268 [1/1] (1.20ns)   --->   "%store_ln18215 = store i512 %tmp_396, i7 %local_C_ping_V_addr_13" [./dut.cpp:18215]   --->   Operation 268 'store' 'store_ln18215' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 269 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.43>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%c5_V_95 = phi i2 0, void %.split38, i2 %add_ln691_1302, void"   --->   Operation 270 'phi' 'c5_V_95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.43ns)   --->   "%add_ln691_1302 = add i2 %c5_V_95, i2 1"   --->   Operation 271 'add' 'add_ln691_1302' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [1/1] (0.34ns)   --->   "%icmp_ln890_1287 = icmp_eq  i2 %c5_V_95, i2 2"   --->   Operation 272 'icmp' 'icmp_ln890_1287' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln18247 = br i1 %icmp_ln890_1287, void %.split36, void" [./dut.cpp:18247]   --->   Operation 274 'br' 'br_ln18247' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln18247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_438" [./dut.cpp:18247]   --->   Operation 275 'specloopname' 'specloopname_ln18247' <Predicate = (!icmp_ln890_1287)> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.38ns)   --->   "%br_ln18248 = br void" [./dut.cpp:18248]   --->   Operation 276 'br' 'br_ln18248' <Predicate = (!icmp_ln890_1287)> <Delay = 0.38>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 277 'br' 'br_ln0' <Predicate = (icmp_ln890_1287)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.70>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%c6_V_139 = phi i6 0, void %.split36, i6 %add_ln691_1304, void"   --->   Operation 278 'phi' 'c6_V_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (0.70ns)   --->   "%add_ln691_1304 = add i6 %c6_V_139, i6 1"   --->   Operation 279 'add' 'add_ln691_1304' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (0.61ns)   --->   "%icmp_ln890_1293 = icmp_eq  i6 %c6_V_139, i6 32"   --->   Operation 280 'icmp' 'icmp_ln890_1293' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln18248 = br i1 %icmp_ln890_1293, void %.split34, void" [./dut.cpp:18248]   --->   Operation 282 'br' 'br_ln18248' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln18248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_410" [./dut.cpp:18248]   --->   Operation 283 'specloopname' 'specloopname_ln18248' <Predicate = (!icmp_ln890_1293)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%div_i_i4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_139, i32 1, i32 4"   --->   Operation 284 'partselect' 'div_i_i4' <Predicate = (!icmp_ln890_1293)> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%empty_3037 = trunc i6 %c6_V_139"   --->   Operation 285 'trunc' 'empty_3037' <Predicate = (!icmp_ln890_1293)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.38ns)   --->   "%br_ln18250 = br void" [./dut.cpp:18250]   --->   Operation 286 'br' 'br_ln18250' <Predicate = (!icmp_ln890_1293)> <Delay = 0.38>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 287 'br' 'br_ln0' <Predicate = (icmp_ln890_1293)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 1.20>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%c7_V_77 = phi i4 0, void %.split34, i4 %add_ln691_1306, void"   --->   Operation 288 'phi' 'c7_V_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (0.70ns)   --->   "%add_ln691_1306 = add i4 %c7_V_77, i4 1"   --->   Operation 289 'add' 'add_ln691_1306' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_77, i4 %div_i_i4"   --->   Operation 290 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp"   --->   Operation 291 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_7 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast"   --->   Operation 292 'getelementptr' 'local_C_pong_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.65ns)   --->   "%icmp_ln890_1295 = icmp_eq  i4 %c7_V_77, i4 8"   --->   Operation 293 'icmp' 'icmp_ln890_1295' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 294 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln18250 = br i1 %icmp_ln890_1295, void %.split32, void" [./dut.cpp:18250]   --->   Operation 295 'br' 'br_ln18250' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [2/2] (1.20ns)   --->   "%in_data_V_51 = load i7 %local_C_pong_V_addr_7"   --->   Operation 296 'load' 'in_data_V_51' <Predicate = (!icmp_ln890_1295)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 297 'br' 'br_ln0' <Predicate = (icmp_ln890_1295)> <Delay = 0.00>

State 26 <SV = 8> <Delay = 1.20>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln18250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1856" [./dut.cpp:18250]   --->   Operation 298 'specloopname' 'specloopname_ln18250' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 299 [1/2] (1.20ns)   --->   "%in_data_V_51 = load i7 %local_C_pong_V_addr_7"   --->   Operation 299 'load' 'in_data_V_51' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_26 : Operation 300 [1/1] (0.38ns)   --->   "%br_ln18252 = br void" [./dut.cpp:18252]   --->   Operation 300 'br' 'br_ln18252' <Predicate = true> <Delay = 0.38>

State 27 <SV = 9> <Delay = 0.70>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%c8_V_13 = phi i5 0, void %.split32, i5 %add_ln691_1308, void"   --->   Operation 301 'phi' 'c8_V_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.70ns)   --->   "%add_ln691_1308 = add i5 %c8_V_13, i5 1"   --->   Operation 302 'add' 'add_ln691_1308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (0.63ns)   --->   "%icmp_ln890_1297 = icmp_eq  i5 %c8_V_13, i5 16"   --->   Operation 303 'icmp' 'icmp_ln890_1297' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln18252 = br i1 %icmp_ln890_1297, void %.split30, void" [./dut.cpp:18252]   --->   Operation 305 'br' 'br_ln18252' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln18252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1918" [./dut.cpp:18252]   --->   Operation 306 'specloopname' 'specloopname_ln18252' <Predicate = (!icmp_ln890_1297)> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.38ns)   --->   "%br_ln18259 = br void" [./dut.cpp:18259]   --->   Operation 307 'br' 'br_ln18259' <Predicate = (!icmp_ln890_1297)> <Delay = 0.38>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 308 'br' 'br_ln0' <Predicate = (icmp_ln890_1297)> <Delay = 0.00>

State 28 <SV = 10> <Delay = 1.64>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%n_V_13 = phi i2 0, void %.split30, i2 %add_ln691_1309, void %.split28"   --->   Operation 309 'phi' 'n_V_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i512 %in_data_V_51, void %.split30, i512 %zext_ln1497_13, void %.split28"   --->   Operation 310 'phi' 'p_Val2_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.43ns)   --->   "%add_ln691_1309 = add i2 %n_V_13, i2 1"   --->   Operation 311 'add' 'add_ln691_1309' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (0.34ns)   --->   "%icmp_ln878_14 = icmp_eq  i2 %n_V_13, i2 2"   --->   Operation 312 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln18259 = br i1 %icmp_ln878_14, void %.split28, void" [./dut.cpp:18259]   --->   Operation 314 'br' 'br_ln18259' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%data_split_V_1_92_load_1 = load i256 %data_split_V_1_92" [./dut.cpp:18260]   --->   Operation 315 'load' 'data_split_V_1_92_load_1' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%data_split_V_1_93_load_1 = load i256 %data_split_V_1_93" [./dut.cpp:18260]   --->   Operation 316 'load' 'data_split_V_1_93_load_1' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1763"   --->   Operation 317 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%data_split_V_0_77 = trunc i512 %p_Val2_27"   --->   Operation 318 'trunc' 'data_split_V_0_77' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln18260 = trunc i2 %n_V_13" [./dut.cpp:18260]   --->   Operation 319 'trunc' 'trunc_ln18260' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.42ns)   --->   "%data_split_V_1_100 = select i1 %trunc_ln18260, i256 %data_split_V_0_77, i256 %data_split_V_1_93_load_1" [./dut.cpp:18260]   --->   Operation 320 'select' 'data_split_V_1_100' <Predicate = (!icmp_ln878_14)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 321 [1/1] (0.42ns)   --->   "%data_split_V_1_101 = select i1 %trunc_ln18260, i256 %data_split_V_1_92_load_1, i256 %data_split_V_0_77" [./dut.cpp:18260]   --->   Operation 321 'select' 'data_split_V_1_101' <Predicate = (!icmp_ln878_14)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%r_22 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_27, i32 256, i32 511"   --->   Operation 322 'partselect' 'r_22' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1497_13 = zext i256 %r_22"   --->   Operation 323 'zext' 'zext_ln1497_13' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln18260 = store i256 %data_split_V_1_100, i256 %data_split_V_1_93" [./dut.cpp:18260]   --->   Operation 324 'store' 'store_ln18260' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln18260 = store i256 %data_split_V_1_101, i256 %data_split_V_1_92" [./dut.cpp:18260]   --->   Operation 325 'store' 'store_ln18260' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 326 'br' 'br_ln0' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%data_split_V_1_92_load = load i256 %data_split_V_1_92" [./dut.cpp:18264]   --->   Operation 327 'load' 'data_split_V_1_92_load' <Predicate = (icmp_ln878_14 & !empty_3037)> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%data_split_V_1_93_load = load i256 %data_split_V_1_93" [./dut.cpp:18264]   --->   Operation 328 'load' 'data_split_V_1_93_load' <Predicate = (icmp_ln878_14 & empty_3037)> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.42ns)   --->   "%select_ln18264 = select i1 %empty_3037, i256 %data_split_V_1_93_load, i256 %data_split_V_1_92_load" [./dut.cpp:18264]   --->   Operation 329 'select' 'select_ln18264' <Predicate = (icmp_ln878_14)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18264" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 330 'write' 'write_ln174' <Predicate = (icmp_ln878_14)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 331 'br' 'br_ln0' <Predicate = (icmp_ln878_14)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.70>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_114, void, i8 0, void %.preheader69.preheader"   --->   Operation 332 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (0.70ns)   --->   "%c2_V_114 = add i8 %c2_V, i8 1"   --->   Operation 333 'add' 'c2_V_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/1] (0.58ns)   --->   "%icmp_ln18285 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:18285]   --->   Operation 334 'icmp' 'icmp_ln18285' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 335 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln18285 = br i1 %icmp_ln18285, void %.split15, void %.loopexit1214" [./dut.cpp:18285]   --->   Operation 336 'br' 'br_ln18285' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln18285 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1643" [./dut.cpp:18285]   --->   Operation 337 'specloopname' 'specloopname_ln18285' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (0.38ns)   --->   "%br_ln18291 = br void" [./dut.cpp:18291]   --->   Operation 338 'br' 'br_ln18291' <Predicate = (!icmp_ln18285)> <Delay = 0.38>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%ret_ln18355 = ret" [./dut.cpp:18355]   --->   Operation 339 'ret' 'ret_ln18355' <Predicate = (icmp_ln18285)> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.43>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%c5_V = phi i2 0, void %.split15, i2 %add_ln691_1286, void"   --->   Operation 340 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (0.43ns)   --->   "%add_ln691_1286 = add i2 %c5_V, i2 1"   --->   Operation 341 'add' 'add_ln691_1286' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 342 [1/1] (0.34ns)   --->   "%icmp_ln890_1279 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 342 'icmp' 'icmp_ln890_1279' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 343 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 343 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln18291 = br i1 %icmp_ln890_1279, void %.split13, void" [./dut.cpp:18291]   --->   Operation 344 'br' 'br_ln18291' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln18291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1670" [./dut.cpp:18291]   --->   Operation 345 'specloopname' 'specloopname_ln18291' <Predicate = (!icmp_ln890_1279)> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.38ns)   --->   "%br_ln18292 = br void" [./dut.cpp:18292]   --->   Operation 346 'br' 'br_ln18292' <Predicate = (!icmp_ln890_1279)> <Delay = 0.38>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader69"   --->   Operation 347 'br' 'br_ln0' <Predicate = (icmp_ln890_1279)> <Delay = 0.00>

State 31 <SV = 4> <Delay = 0.70>
ST_31 : Operation 348 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split13, i6 %add_ln691_1287, void"   --->   Operation 348 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 349 [1/1] (0.70ns)   --->   "%add_ln691_1287 = add i6 %c6_V, i6 1"   --->   Operation 349 'add' 'add_ln691_1287' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 350 [1/1] (0.61ns)   --->   "%icmp_ln890_1280 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 350 'icmp' 'icmp_ln890_1280' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln18292 = br i1 %icmp_ln890_1280, void %.split11, void" [./dut.cpp:18292]   --->   Operation 352 'br' 'br_ln18292' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln18292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1644" [./dut.cpp:18292]   --->   Operation 353 'specloopname' 'specloopname_ln18292' <Predicate = (!icmp_ln890_1280)> <Delay = 0.00>
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 354 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_1280)> <Delay = 0.00>
ST_31 : Operation 355 [1/1] (0.00ns)   --->   "%empty_3038 = trunc i6 %c6_V"   --->   Operation 355 'trunc' 'empty_3038' <Predicate = (!icmp_ln890_1280)> <Delay = 0.00>
ST_31 : Operation 356 [1/1] (0.38ns)   --->   "%br_ln18294 = br void" [./dut.cpp:18294]   --->   Operation 356 'br' 'br_ln18294' <Predicate = (!icmp_ln890_1280)> <Delay = 0.38>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = (icmp_ln890_1280)> <Delay = 0.00>

State 32 <SV = 5> <Delay = 1.20>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split11, i4 %add_ln691_1289, void"   --->   Operation 358 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 359 [1/1] (0.70ns)   --->   "%add_ln691_1289 = add i4 %c7_V, i4 1"   --->   Operation 359 'add' 'add_ln691_1289' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i"   --->   Operation 360 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_431_cast = zext i8 %tmp_s"   --->   Operation 361 'zext' 'tmp_431_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_431_cast"   --->   Operation 362 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.65ns)   --->   "%icmp_ln890_1281 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 363 'icmp' 'icmp_ln890_1281' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 364 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln18294 = br i1 %icmp_ln890_1281, void %.split9, void" [./dut.cpp:18294]   --->   Operation 365 'br' 'br_ln18294' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 366 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 366 'load' 'in_data_V' <Predicate = (!icmp_ln890_1281)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 367 'br' 'br_ln0' <Predicate = (icmp_ln890_1281)> <Delay = 0.00>

State 33 <SV = 6> <Delay = 1.20>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%specloopname_ln18294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1733" [./dut.cpp:18294]   --->   Operation 368 'specloopname' 'specloopname_ln18294' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 369 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_33 : Operation 370 [1/1] (0.38ns)   --->   "%br_ln18296 = br void" [./dut.cpp:18296]   --->   Operation 370 'br' 'br_ln18296' <Predicate = true> <Delay = 0.38>

State 34 <SV = 7> <Delay = 0.70>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_1300, void"   --->   Operation 371 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.70ns)   --->   "%add_ln691_1300 = add i5 %c8_V, i5 1"   --->   Operation 372 'add' 'add_ln691_1300' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 373 [1/1] (0.63ns)   --->   "%icmp_ln890_1286 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 373 'icmp' 'icmp_ln890_1286' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln18296 = br i1 %icmp_ln890_1286, void %.split7, void" [./dut.cpp:18296]   --->   Operation 375 'br' 'br_ln18296' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (0.00ns)   --->   "%specloopname_ln18296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1311" [./dut.cpp:18296]   --->   Operation 376 'specloopname' 'specloopname_ln18296' <Predicate = (!icmp_ln890_1286)> <Delay = 0.00>
ST_34 : Operation 377 [1/1] (0.38ns)   --->   "%br_ln18303 = br void" [./dut.cpp:18303]   --->   Operation 377 'br' 'br_ln18303' <Predicate = (!icmp_ln890_1286)> <Delay = 0.38>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 378 'br' 'br_ln0' <Predicate = (icmp_ln890_1286)> <Delay = 0.00>

State 35 <SV = 8> <Delay = 1.64>
ST_35 : Operation 379 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.split7, i2 %add_ln691_1301, void %.split"   --->   Operation 379 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 380 [1/1] (0.00ns)   --->   "%p_Val2_28 = phi i512 %in_data_V, void %.split7, i512 %zext_ln1497, void %.split"   --->   Operation 380 'phi' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 381 [1/1] (0.43ns)   --->   "%add_ln691_1301 = add i2 %n_V, i2 1"   --->   Operation 381 'add' 'add_ln691_1301' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 382 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 382 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 383 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 383 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln18303 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:18303]   --->   Operation 384 'br' 'br_ln18303' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 385 [1/1] (0.00ns)   --->   "%data_split_V_1_94_load_1 = load i256 %data_split_V_1_94" [./dut.cpp:18304]   --->   Operation 385 'load' 'data_split_V_1_94_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%data_split_V_1_95_load_1 = load i256 %data_split_V_1_95" [./dut.cpp:18304]   --->   Operation 386 'load' 'data_split_V_1_95_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_516"   --->   Operation 387 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 388 [1/1] (0.00ns)   --->   "%data_split_V_0_78 = trunc i512 %p_Val2_28"   --->   Operation 388 'trunc' 'data_split_V_0_78' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln18304 = trunc i2 %n_V" [./dut.cpp:18304]   --->   Operation 389 'trunc' 'trunc_ln18304' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 390 [1/1] (0.42ns)   --->   "%data_split_V_1_97 = select i1 %trunc_ln18304, i256 %data_split_V_0_78, i256 %data_split_V_1_95_load_1" [./dut.cpp:18304]   --->   Operation 390 'select' 'data_split_V_1_97' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 391 [1/1] (0.42ns)   --->   "%data_split_V_1_98 = select i1 %trunc_ln18304, i256 %data_split_V_1_94_load_1, i256 %data_split_V_0_78" [./dut.cpp:18304]   --->   Operation 391 'select' 'data_split_V_1_98' <Predicate = (!icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%r_23 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_28, i32 256, i32 511"   --->   Operation 392 'partselect' 'r_23' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_23"   --->   Operation 393 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln18304 = store i256 %data_split_V_1_97, i256 %data_split_V_1_95" [./dut.cpp:18304]   --->   Operation 394 'store' 'store_ln18304' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln18304 = store i256 %data_split_V_1_98, i256 %data_split_V_1_94" [./dut.cpp:18304]   --->   Operation 395 'store' 'store_ln18304' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 396 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.00ns)   --->   "%data_split_V_1_94_load = load i256 %data_split_V_1_94" [./dut.cpp:18308]   --->   Operation 397 'load' 'data_split_V_1_94_load' <Predicate = (icmp_ln878 & !empty_3038)> <Delay = 0.00>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%data_split_V_1_95_load = load i256 %data_split_V_1_95" [./dut.cpp:18308]   --->   Operation 398 'load' 'data_split_V_1_95_load' <Predicate = (icmp_ln878 & empty_3038)> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (0.42ns)   --->   "%select_ln18308 = select i1 %empty_3038, i256 %data_split_V_1_95_load, i256 %data_split_V_1_94_load" [./dut.cpp:18308]   --->   Operation 399 'select' 'select_ln18308' <Predicate = (icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 400 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18308" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 400 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 401 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [18]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [18]  (0 ns)
	'add' operation ('add_ln691') [20]  (0.572 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1288') [28]  (0 ns)
	'sub' operation ('add_i_i780_cast') [38]  (0.706 ns)

 <State 4>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18126) [43]  (0 ns)
	'icmp' operation ('icmp_ln18131', ./dut.cpp:18131) [53]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 5>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18126) [114]  (0.708 ns)

 <State 6>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1299') [67]  (0 ns)
	'add' operation ('add_ln691_1299') [68]  (0.707 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [74]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [75]  (1.22 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1297') [95]  (0 ns)
	'add' operation ('add_ln691_1297') [96]  (0.707 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [106]  (1.22 ns)
	'store' operation ('store_ln18141', ./dut.cpp:18141) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18110 [107]  (1.2 ns)

 <State 10>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [121]  (0 ns)
	'add' operation ('c2.V') [122]  (0.705 ns)

 <State 11>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1303') [130]  (0 ns)
	'add' operation ('add_ln691_1303') [131]  (0.436 ns)

 <State 12>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1305') [139]  (0 ns)
	'add' operation ('add_ln691_1305') [140]  (0.706 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1307') [150]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr_14') [154]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18109 [160]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18109 [160]  (1.2 ns)

 <State 15>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1310') [163]  (0 ns)
	'add' operation ('add_ln691_1310') [164]  (0.707 ns)

 <State 16>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:18190) on local variable 'data_split.V[1]' [192]  (0 ns)
	'select' operation ('select_ln18190', ./dut.cpp:18190) [194]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [195]  (1.22 ns)

 <State 17>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18200) [210]  (0 ns)
	'icmp' operation ('icmp_ln18205', ./dut.cpp:18205) [220]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 18>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18200) [281]  (0.708 ns)

 <State 19>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1295') [234]  (0 ns)
	'add' operation ('add_ln691_1295') [235]  (0.707 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [241]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [242]  (1.22 ns)

 <State 21>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1293') [262]  (0 ns)
	'add' operation ('add_ln691_1293') [263]  (0.707 ns)

 <State 22>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [273]  (1.22 ns)
	'store' operation ('store_ln18215', ./dut.cpp:18215) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18109 [274]  (1.2 ns)

 <State 23>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1302') [297]  (0 ns)
	'add' operation ('add_ln691_1302') [298]  (0.436 ns)

 <State 24>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1304') [306]  (0 ns)
	'add' operation ('add_ln691_1304') [307]  (0.706 ns)

 <State 25>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1306') [317]  (0 ns)
	'getelementptr' operation ('local_C_pong_V_addr_7') [321]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18110 [327]  (1.2 ns)

 <State 26>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18110 [327]  (1.2 ns)

 <State 27>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1308') [330]  (0 ns)
	'add' operation ('add_ln691_1308') [331]  (0.707 ns)

 <State 28>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_92_load', ./dut.cpp:18264) on local variable 'data_split.V[1]' [359]  (0 ns)
	'select' operation ('select_ln18264', ./dut.cpp:18264) [361]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [362]  (1.22 ns)

 <State 29>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [384]  (0 ns)
	'add' operation ('c2.V') [385]  (0.705 ns)

 <State 30>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1286') [393]  (0 ns)
	'add' operation ('add_ln691_1286') [394]  (0.436 ns)

 <State 31>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1287') [402]  (0 ns)
	'add' operation ('add_ln691_1287') [403]  (0.706 ns)

 <State 32>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1289') [413]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [417]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18109 [423]  (1.2 ns)

 <State 33>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18109 [423]  (1.2 ns)

 <State 34>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1300') [426]  (0 ns)
	'add' operation ('add_ln691_1300') [427]  (0.707 ns)

 <State 35>: 1.64ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_94_load', ./dut.cpp:18308) on local variable 'data_split.V[1]' [455]  (0 ns)
	'select' operation ('select_ln18308', ./dut.cpp:18308) [457]  (0.426 ns)
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [458]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
