

================================================================
== Vitis HLS Report for 'FFT_DIT_RN'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.091 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1258|     1258|  6.404 us|  6.404 us|  1259|  1259|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FFT_pipeline_DIT_fu_154                      |FFT_pipeline_DIT                      |      477|      477|  2.428 us|  2.428 us|  256|  256|                                        dataflow|
        |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251  |FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1  |      131|      131|  0.524 us|  0.524 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272  |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1  |      644|      644|  2.576 us|  2.576 us|  643|  643|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282  |FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2  |      132|      132|  0.528 us|  0.528 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |       15|    -|     149|     62|    -|
|Instance         |      100|  120|   79574|  64610|    0|
|Memory           |        8|    -|     263|     14|    0|
|Multiplexer      |        -|    -|       0|    388|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      123|  120|   79998|  65078|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       43|   54|      75|    122|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272  |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1  |        4|    0|    269|    190|    0|
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251  |FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1  |        0|    0|    283|     94|    0|
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282  |FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2  |        0|    0|    279|    112|    0|
    |grp_FFT_pipeline_DIT_fu_154                      |FFT_pipeline_DIT                      |       96|  120|  78743|  64214|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |Total                                            |                                      |      100|  120|  79574|  64610|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                              Memory                              |                                    Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U  |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W  |        1|  32|   0|    0|    64|   32|     1|         2048|
    |revIdxTab_U                                                       |revIdxTab_RAM_AUTO_1R1W                                                       |        0|   7|  14|    0|   128|    7|     1|          896|
    +------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                             |                                                                              |        8| 263|  14|    0|   640|  263|     9|        17280|
    +------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------+---------+-----+----+-----+------+-----+---------+
    |    Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------+---------+-----+----+-----+------+-----+---------+
    |mid_fifo_U  |       15|  149|   0|    -|     8|  256|     2048|
    +------------+---------+-----+----+-----+------+-----+---------+
    |Total       |       15|  149|   0|    0|     8|  256|     2048|
    +------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done               |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_FFT_pipeline_DIT_fu_154_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|   4|           2|           2|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_we0       |   9|          2|    1|          2|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_address0  |  14|          3|    6|         18|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_ce0       |  14|          3|    1|          3|
    |FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_we0       |   9|          2|    1|          2|
    |ap_NS_fsm                                                                |  37|          7|    1|          7|
    |mid_read                                                                 |   9|          2|    1|          2|
    |mid_write                                                                |   9|          2|    1|          2|
    |revIdxTab_address0                                                       |  14|          3|    7|         21|
    |revIdxTab_ce0                                                            |  14|          3|    1|          3|
    |revIdxTab_we0                                                            |   9|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    | 388|         83|   76|        221|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  6|   0|    6|          0|
    |ap_sync_reg_grp_FFT_pipeline_DIT_fu_154_ap_done               |  1|   0|    1|          0|
    |ap_sync_reg_grp_FFT_pipeline_DIT_fu_154_ap_ready              |  1|   0|    1|          0|
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272_ap_start_reg  |  1|   0|    1|          0|
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251_ap_start_reg  |  1|   0|    1|          0|
    |grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282_ap_start_reg  |  1|   0|    1|          0|
    |grp_FFT_pipeline_DIT_fu_154_ap_start_reg                      |  1|   0|    1|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 12|   0|   12|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    FFT_DIT_RN|  return value|
|in_r_dout     |   in|  256|     ap_fifo|          in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|          in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|          in_r|       pointer|
|out_r_din     |  out|  256|     ap_fifo|         out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

