
---------- Begin Simulation Statistics ----------
final_tick                                88503798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   389813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   257.04                       # Real time elapsed on the host
host_tick_rate                              344323208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088504                       # Number of seconds simulated
sim_ticks                                 88503798500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693366                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095408                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727718                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.770076                       # CPI: cycles per instruction
system.cpu.discardedOps                        190686                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610173                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001425                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        44103727                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.564948                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        177007597                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132903870                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1544078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78107                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168303                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       823480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29950464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29950464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277397                       # Request fanout histogram
system.membus.respLayer1.occupancy         1505258500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1366103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            451902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       867309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320645                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       451226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2315102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2316625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     92710400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92764608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          269501                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12197120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1042049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000920                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1041099     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    941      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1042049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1448939000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1157807997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               495132                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495148                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              495132                       # number of overall hits
system.l2.overall_hits::total                  495148                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276740                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277400                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            276740                       # number of overall misses
system.l2.overall_misses::total                277400                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24104103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24156440500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24104103500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24156440500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           771872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               772548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          771872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              772548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.358531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.358531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79298.484848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87100.178868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87081.616799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79298.484848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87100.178868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87081.616799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190580                       # number of writebacks
system.l2.writebacks::total                    190580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45737000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21336545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21382282500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45737000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21336545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21382282500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.358527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.358527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69298.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77100.443743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77081.880842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69298.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77100.443743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77081.880842                       # average overall mshr miss latency
system.l2.replacements                         269501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       676729                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           676729                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       676729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       676729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15106382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15106382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        320646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            320646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.524887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89757.057212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89757.057212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13423362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13423362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.524887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79757.116629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79757.116629                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79298.484848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79298.484848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45737000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45737000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69298.484848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69298.484848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        342789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            342789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8997721500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8997721500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       451226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        451226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.240316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.240316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82976.488652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82976.488652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7913183500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7913183500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.240310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.240310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72976.958334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72976.958334                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.900635                       # Cycle average of tags in use
system.l2.tags.total_refs                     1543939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.559877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.167022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.227485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7999.506128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12629405                       # Number of tag accesses
system.l2.tags.data_accesses                 12629405                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17711168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17753408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12197120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12197120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          276737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              277397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       190580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            477268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         200117603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200594871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       477268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           477268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137814650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137814650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137814650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           477268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        200117603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            338409520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    190580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010618283250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277397                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277397                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11933                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4755174500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1383755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9944255750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17182.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35932.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98625                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277397                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  206245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       214069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    139.704338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.063066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.357382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158311     73.95%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30563     14.28%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4418      2.06%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2211      1.03%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10170      4.75%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          908      0.42%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          515      0.24%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          438      0.20%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6535      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       214069                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.466007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.881320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.006889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11182     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           70      0.62%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.24%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.846344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.813947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6739     59.58%     59.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              124      1.10%     60.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3917     34.63%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              510      4.51%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17712064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12195136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17753408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12197120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88503778000                       # Total gap between requests
system.mem_ctrls.avgGap                     189119.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17669824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12195136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 477267.650834218191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 199650459.070409297943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137792232.725468844175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       276737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       190580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18688000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9925567750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2186256186000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28315.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35866.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11471592.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            763930020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            406015665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           984970140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495680760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6985998240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26198720190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11923378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47758693575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.623094                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30727072500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2955160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54821566000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            764608320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            406376190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           991032000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          498985020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6985998240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26665374630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11530406400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47842780800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.573191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29706074500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2955160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55842564000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662938                       # number of overall hits
system.cpu.icache.overall_hits::total         9662938                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54211500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54211500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54211500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54211500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663614                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663614                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663614                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663614                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80194.526627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80194.526627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80194.526627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80194.526627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          171                       # number of writebacks
system.cpu.icache.writebacks::total               171                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53535500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53535500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79194.526627                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79194.526627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79194.526627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79194.526627                       # average overall mshr miss latency
system.cpu.icache.replacements                    171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662938                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54211500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54211500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80194.526627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80194.526627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79194.526627                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79194.526627                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.564332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663614                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14295.286982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.564332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.922977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.922977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77309588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77309588                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51258147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51258147                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51258654                       # number of overall hits
system.cpu.dcache.overall_hits::total        51258654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       822609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         822609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       830521                       # number of overall misses
system.cpu.dcache.overall_misses::total        830521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32248989500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32248989500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32248989500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32248989500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089175                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39203.302541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39203.302541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38829.830311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38829.830311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.107949                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       676729                       # number of writebacks
system.cpu.dcache.writebacks::total            676729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58643                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58643                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       763966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       763966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       771872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       771872                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29866541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29866541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30466083499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30466083499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39094.071595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39094.071595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39470.383041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39470.383041                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40687325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40687325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13120713500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13120713500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29595.816886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29595.816886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       443320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       443320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12676646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12676646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28594.799468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28594.799468                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10570822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10570822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       379279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19128276000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19128276000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50433.258894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50433.258894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       320646                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       320646                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17189895000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17189895000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53610.196291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53610.196291                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    599541999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    599541999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75833.796990                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75833.796990                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.882677                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52030601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            771871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.408415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.882677                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417485879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417485879                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88503798500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
