Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/projects/EE178/alarmclock/alarmclock.sim/sim_1/behav/testbench_v.prj xil_defaultlib.testbench_v xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
WARNING: [VRFC 10-756] identifier counter is used before its declaration [/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/display.v:53]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-756] identifier seconds_counter is used before its declaration [/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/controller.v:50]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/main_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_source
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_v
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port alarm_sw [/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sim_1/new/testbench.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.main_source
Compiling module xil_defaultlib.testbench_v
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_v_behav
