name: hdlconvertor_p499
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:3: Unsupported: SystemVerilog 2009 reserved word not implemented: checker
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:3: syntax error, unexpected '(', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:5: Unsupported: SystemVerilog 2009 reserved word not implemented: checker
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:5: syntax error, unexpected '(', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:7: syntax error, unexpected rand
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:8: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:8: syntax error, unexpected property, expecting cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:9: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:9: syntax error, unexpected property, expecting cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:10: Unsupported: SystemVerilog 2009 reserved word not implemented: endchecker
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:15: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:15: syntax error, unexpected property, expecting cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:16: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:16: syntax error, unexpected property, expecting cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:17: Unsupported: SystemVerilog 2009 reserved word not implemented: endchecker
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv:19: syntax error, unexpected const, expecting ')'
%Error: Exiting due to 16 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p499.sv
