// Seed: 667449318
module module_0 (
    input  tri1  id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wire  id_7,
    output tri0  id_8,
    input  tri0  id_9,
    output tri0  id_10,
    input  wor   id_11,
    input  tri   id_12,
    output tri0  id_13
);
  logic id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_3 = 32'd57,
    parameter id_4 = 32'd14
) (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input wor _id_3,
    input supply1 _id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri id_9,
    input tri id_10,
    input wire id_11,
    output wire id_12,
    input wand id_13,
    input wand id_14,
    output wand id_15
);
  wire id_17 [id_4  !=?  id_3 : ""];
  wire id_18;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_14,
      id_5,
      id_5,
      id_7,
      id_8,
      id_2,
      id_12,
      id_14,
      id_12,
      id_0,
      id_7,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
