#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 30 00:04:05 2023
# Process ID: 14284
# Current directory: D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.runs/synth_1/top.vds
# Journal file: D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.runs/synth_1\vivado.jou
# Running On: DESKTOP-S33IK5F, OS: Windows, CPU Frequency: 3199 MHz, CPU Physical cores: 4, Host memory: 8526 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 394.871 ; gain = 76.039
Command: read_checkpoint -auto_incremental -incremental D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/utils_1/imports/synth_1/spi_master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/utils_1/imports/synth_1/spi_master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9504
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Apps/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.777 ; gain = 409.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:31]
INFO: [Synth 8-3491] module 'prescaler' declared at 'D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/prescaler.vhd:22' bound to instance 'prescl_inst' of component 'prescaler' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'prescaler' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/prescaler.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/prescaler.vhd:29]
INFO: [Synth 8-3491] module 'spi_master' declared at 'D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/spi_master.vhd:28' bound to instance 'spi_inst' of component 'spi_master' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'spi_master' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/spi_master.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/spi_master.vhd:42]
INFO: [Synth 8-638] synthesizing module 'data_transmit' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/data_transmit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'UART_controller' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/UART_controller.vhd:18]
INFO: [Synth 8-638] synthesizing module 'prescaleruart' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/prescaleruart.vhd:18]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaleruart' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/prescaleruart.vhd:18]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/shift_register.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/shift_register.vhd:18]
INFO: [Synth 8-638] synthesizing module 'tx_control' [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/tx_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tx_control' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/tx_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'UART_controller' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/UART_controller.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'data_transmit' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/data_transmit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.254 ; gain = 506.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1321.254 ; gain = 506.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1321.254 ; gain = 506.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1321.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/constrs_1/imports/Vivado/nexyzA7.xdc]
Finished Parsing XDC File [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/constrs_1/imports/Vivado/nexyzA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/constrs_1/imports/Vivado/nexyzA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1398.117 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Apps/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                power_up |                          0000000 |                          0000000
                  cs_low |                          0000001 |                          0000001
              write_cmd1 |                          0000010 |                          0000010
              write_cmd2 |                          0000011 |                          0000011
              write_cmd3 |                          0000100 |                          0000100
              write_cmd4 |                          0000101 |                          0000101
              write_cmd5 |                          0000110 |                          0000110
              write_cmd6 |                          0000111 |                          0000111
              write_cmd7 |                          0001000 |                          0001000
              write_cmd8 |                          0001001 |                          0001001
              write_pcr1 |                          0001010 |                          0001010
              write_pcr2 |                          0001011 |                          0001011
              write_pcr3 |                          0001100 |                          0001100
              write_pcr4 |                          0001101 |                          0001101
              write_pcr5 |                          0001110 |                          0001110
              write_pcr6 |                          0001111 |                          0001111
              write_pcr7 |                          0010000 |                          0010000
              write_pcr8 |                          0010001 |                          0010001
             write_mode1 |                          0010010 |                          0010010
             write_mode2 |                          0010011 |                          0010011
             write_mode3 |                          0010100 |                          0010100
             write_mode4 |                          0010101 |                          0010101
             write_mode5 |                          0010110 |                          0010110
             write_mode6 |                          0010111 |                          0010111
             write_mode7 |                          0011000 |                          0011000
             write_mode8 |                          0011001 |                          0011001
                 wait_40 |                          0011010 |                          0011010
                read_low |                          0011011 |                          0011011
               read_cmd1 |                          0011100 |                          0011100
               read_cmd2 |                          0011101 |                          0011101
               read_cmd3 |                          0011110 |                          0011110
               read_cmd4 |                          0011111 |                          0011111
               read_cmd5 |                          0100000 |                          0100000
               read_cmd6 |                          0100001 |                          0100001
               read_cmd7 |                          0100010 |                          0100010
               read_cmd8 |                          0100011 |                          0100011
               read_adr1 |                          0100100 |                          0100100
               read_adr2 |                          0100101 |                          0100101
               read_adr3 |                          0100110 |                          0100110
               read_adr4 |                          0100111 |                          0100111
               read_adr5 |                          0101000 |                          0101000
               read_adr6 |                          0101001 |                          0101001
               read_adr7 |                          0101010 |                          0101010
               read_adr8 |                          0101011 |                          0101011
             read_xdata1 |                          0101100 |                          0101100
             read_xdata2 |                          0101101 |                          0101101
             read_xdata3 |                          0101110 |                          0101110
             read_xdata4 |                          0101111 |                          0101111
             read_xdata5 |                          0110000 |                          0110000
             read_xdata6 |                          0110001 |                          0110001
             read_xdata7 |                          0110010 |                          0110010
             read_xdata8 |                          0110011 |                          0110011
            read_x2data1 |                          0110100 |                          0110100
            read_x2data2 |                          0110101 |                          0110101
            read_x2data3 |                          0110110 |                          0110110
            read_x2data4 |                          0110111 |                          0110111
            read_x2data5 |                          0111000 |                          0111000
            read_x2data6 |                          0111001 |                          0111001
            read_x2data7 |                          0111010 |                          0111010
            read_x2data8 |                          0111011 |                          0111011
             read_ydata1 |                          0111100 |                          0111100
             read_ydata2 |                          0111101 |                          0111101
             read_ydata3 |                          0111110 |                          0111110
             read_ydata4 |                          0111111 |                          0111111
             read_ydata5 |                          1000000 |                          1000000
             read_ydata6 |                          1000001 |                          1000001
             read_ydata7 |                          1000010 |                          1000010
             read_ydata8 |                          1000011 |                          1000011
            read_y2data1 |                          1000100 |                          1000100
            read_y2data2 |                          1000101 |                          1000101
            read_y2data3 |                          1000110 |                          1000110
            read_y2data4 |                          1000111 |                          1000111
            read_y2data5 |                          1001000 |                          1001000
            read_y2data6 |                          1001001 |                          1001001
            read_y2data7 |                          1001010 |                          1001010
            read_y2data8 |                          1001011 |                          1001011
             read_zdata1 |                          1001100 |                          1001100
             read_zdata2 |                          1001101 |                          1001101
             read_zdata3 |                          1001110 |                          1001110
             read_zdata4 |                          1001111 |                          1001111
             read_zdata5 |                          1010000 |                          1010000
             read_zdata6 |                          1010001 |                          1010001
             read_zdata7 |                          1010010 |                          1010010
             read_zdata8 |                          1010011 |                          1010011
            read_z2data1 |                          1010100 |                          1010100
            read_z2data2 |                          1010101 |                          1010101
            read_z2data3 |                          1010110 |                          1010110
            read_z2data4 |                          1010111 |                          1010111
            read_z2data5 |                          1011000 |                          1011000
            read_z2data6 |                          1011001 |                          1011001
            read_z2data7 |                          1011010 |                          1011010
            read_z2data8 |                          1011011 |                          1011011
                 wait_10 |                          1011100 |                          1011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                     000000000001 |                             0000
                 st_idle |                     000000000010 |                             0001
                st_start |                     000000000100 |                             0010
                   st_b0 |                     000000001000 |                             0011
                   st_b1 |                     000000010000 |                             0100
                   st_b2 |                     000000100000 |                             0101
                   st_b3 |                     000001000000 |                             0110
                   st_b4 |                     000010000000 |                             0111
                   st_b5 |                     000100000000 |                             1000
                   st_b6 |                     001000000000 |                             1001
                   st_b7 |                     010000000000 |                             1010
                 st_stop |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tx_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	  93 Input   32 Bit        Muxes := 1     
	  93 Input   16 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  93 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 1     
	  93 Input    1 Bit        Muxes := 7     
	  12 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     4|
|4     |LUT2   |    26|
|5     |LUT3   |    18|
|6     |LUT4   |    17|
|7     |LUT5   |    19|
|8     |LUT6   |   101|
|9     |FDRE   |   124|
|10    |FDSE   |    11|
|11    |IBUF   |     4|
|12    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1398.117 ; gain = 583.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1398.117 ; gain = 506.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1398.117 ; gain = 583.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1398.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28c05175
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1398.117 ; gain = 978.371
INFO: [Common 17-1381] The checkpoint 'D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 00:05:13 2023...
