Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		6	8		#r2
hw_input_global_wrapper_stencil$d_reg__U2$reg0		4	7		#r3
hw_input_global_wrapper_stencil$d_reg__U3$reg0		10	6		#r4
hw_input_global_wrapper_stencil$d_reg__U4$reg0		10	7		#r5
hw_input_global_wrapper_stencil$d_reg__U5$reg0		6	11		#r6
hw_input_global_wrapper_stencil$d_reg__U6$reg0		5	11		#r7
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		11	7		#m8
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5		3	6		#r26
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		10	8		#r11
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		10	9		#r12
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		12	9		#r13
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		9	8		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		11	8		#r15
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6		1	7		#r27
op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651		4	10		#p21
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$_join_i2633_i1176		5	7		#p25
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_0$_join_i2609_i1905		5	10		#p22
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_1$_join_i2616_i412		9	7		#p24
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$_join_i2632_i2231		5	6		#p20
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_0$_join_i2624_i412		4	6		#p19
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_1$_join_i2631_i412		6	7		#p17
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284_i2612_i1096		10	7		#p23
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288_i2620_i1096		6	6		#p18
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292_i2627_i1096		12	8		#p16
op_hcompute_hw_output_stencil_port_controller_garnet		3	7		#m9
