INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header
WARNING: [VRFC 10-3676] redeclaration of ansi port 'valid_out' is not allowed [D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_out' is not allowed [D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'keep_out' is not allowed [D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench_revise1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_revise1
