$date
	Wed Apr 16 07:12:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_even_parity_tb $end
$var wire 1 ! parity_out $end
$var reg 4 " data_in [3:0] $end
$scope module uut $end
$var wire 4 # data_in [3:0] $end
$var wire 1 ! parity_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10000
1!
b1 "
b1 #
#20000
b10 "
b10 #
#30000
0!
b11 "
b11 #
#40000
1!
b100 "
b100 #
#50000
0!
b101 "
b101 #
#60000
b110 "
b110 #
#70000
1!
b111 "
b111 #
#80000
1!
b1000 "
b1000 #
#90000
0!
b1001 "
b1001 #
#100000
b1010 "
b1010 #
#110000
1!
b1011 "
b1011 #
#120000
0!
b1100 "
b1100 #
#130000
1!
b1101 "
b1101 #
#140000
b1110 "
b1110 #
#150000
0!
b1111 "
b1111 #
#160000
