{
  "openalex_id": "W2163433444",
  "doi": "https://doi.org/10.1021/nn203715c",
  "title": "Integrated Circuits and Logic Operations Based on Single-Layer MoS<sub>2</sub>",
  "abstract": "Logic circuits and the ability to amplify electrical signals form the functional backbone of electronics along with the possibility to integrate multiple elements on the same chip. The miniaturization of electronic circuits is expected to reach fundamental limits in the near future. Two-dimensional materials such as single-layer MoS2 represent the ultimate limit of miniaturization in the vertical dimension, are interesting as building blocks of low-power nanoelectronic devices, and are suitable for integration due to their planar geometry. Because they are less than 1 nm thin, 2D materials in transistors could also lead to reduced short channel effects and result in fabrication of smaller and more power-efficient transistors. Here, we report on the first integrated circuit based on a two-dimensional semiconductor MoS2. Our integrated circuits are capable of operating as inverters, converting logical \"1\" into logical \"0\", with room-temperature voltage gain higher than 1, making them suitable for incorporation into digital circuits. We also show that electrical circuits composed of single-layer MoS2 transistors are capable of performing the NOR logic operation, the basis from which all logical operations and full digital functionality can be deduced.",
  "authors": [
    {
      "display_name": "Branimir Radisavljevic",
      "id": "A5066814117",
      "orcid": null,
      "institutions": [
        {
          "id": "I5124864",
          "display_name": "École Polytechnique Fédérale de Lausanne",
          "country_code": "CH",
          "type": "funder"
        }
      ],
      "is_corresponding": false,
      "raw_author_name": "Branimir Radisavljevic"
    },
    {
      "display_name": "Michael Brian Whitwick",
      "id": "A5049859335",
      "orcid": null,
      "institutions": [
        {
          "id": "I5124864",
          "display_name": "École Polytechnique Fédérale de Lausanne",
          "country_code": "CH",
          "type": "funder"
        }
      ],
      "is_corresponding": false,
      "raw_author_name": "Michael Brian Whitwick"
    },
    {
      "display_name": "András Kis",
      "id": "A5026176713",
      "orcid": "https://orcid.org/0000-0002-3426-7702",
      "institutions": [
        {
          "id": "I5124864",
          "display_name": "École Polytechnique Fédérale de Lausanne",
          "country_code": "CH",
          "type": "funder"
        }
      ],
      "is_corresponding": false,
      "raw_author_name": "Andras Kis"
    }
  ],
  "publication_year": 2011,
  "publication_date": "2011-11-10",
  "type": "article",
  "cited_by_count": 1289,
  "is_retracted": false,
  "is_paratext": false,
  "language": "en",
  "source": {
    "id": "S145476921",
    "display_name": "ACS Nano",
    "issn_l": "1936-0851",
    "issn": [
      "1936-0851",
      "1936-086X"
    ],
    "type": "journal",
    "host_organization": "https://openalex.org/P4310320006"
  },
  "volume": "5",
  "issue": "12",
  "first_page": "9934",
  "last_page": "9938",
  "open_access": {
    "is_oa": true,
    "oa_status": "green",
    "oa_url": "https://infoscience.epfl.ch/record/170097/files/ACS%20Nano%20%282011%29%20Radisavljevic%20-%20Integrated%20circuits%20and%20logic%20operations%20based%20on%20single-layer%20MoS2.pdf",
    "any_repository_has_fulltext": true
  },
  "concepts": [
    {
      "id": "C134146338",
      "display_name": "Electronic circuit",
      "level": 2,
      "score": 0.6384677
    },
    {
      "id": "C2779227376",
      "display_name": "Layer (electronics)",
      "level": 2,
      "score": 0.6024582
    },
    {
      "id": "C192562407",
      "display_name": "Materials science",
      "level": 0,
      "score": 0.5174171
    },
    {
      "id": "C530198007",
      "display_name": "Integrated circuit",
      "level": 2,
      "score": 0.50594014
    },
    {
      "id": "C171250308",
      "display_name": "Nanotechnology",
      "level": 1,
      "score": 0.4874504
    },
    {
      "id": "C131017901",
      "display_name": "Logic gate",
      "level": 2,
      "score": 0.4734235
    },
    {
      "id": "C49040817",
      "display_name": "Optoelectronics",
      "level": 1,
      "score": 0.3802082
    },
    {
      "id": "C24326235",
      "display_name": "Electronic engineering",
      "level": 1,
      "score": 0.37111327
    },
    {
      "id": "C41008148",
      "display_name": "Computer science",
      "level": 0,
      "score": 0.35637492
    },
    {
      "id": "C119599485",
      "display_name": "Electrical engineering",
      "level": 1,
      "score": 0.32811955
    },
    {
      "id": "C127413603",
      "display_name": "Engineering",
      "level": 0,
      "score": 0.2065858
    }
  ],
  "topics": [
    {
      "id": "T10275",
      "display_name": "2D Materials and Applications",
      "score": 0.9999
    },
    {
      "id": "T12046",
      "display_name": "MXene and MAX Phase Materials",
      "score": 0.9997
    },
    {
      "id": "T10083",
      "display_name": "Graphene research and applications",
      "score": 0.9995
    }
  ],
  "created_date": null,
  "updated_date": null,
  "indexed_in": [],
  "landing_page_url": "https://doi.org/10.1021/nn203715c",
  "pdf_url": null,
  "retrieved_date": "2025-07-30T14:13:17.298647",
  "source_database": "OpenAlex"
}