// Seed: 3303202102
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = id_1 && id_3;
  supply0 id_4, id_5;
  id_6 :
  assert property (@(posedge id_1 - id_3) id_5) $display(id_1, 1, 1, 1, (id_5) && -1, id_6);
  assign id_2 = -1;
  assign id_5 = -1;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_8 = 0;
  wire id_3;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = 1 - -1;
endmodule
