#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  7 06:01:48 2024
# Process ID: 28980
# Current directory: E:/project/single/Digital_System_Design/I/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44144 E:\project\single\Digital_System_Design\I\final\final.xpr
# Log file: E:/project/single/Digital_System_Design/I/final/vivado.log
# Journal file: E:/project/single/Digital_System_Design/I/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/single/Digital_System_Design/I/final/final.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/single/Digital_System_Design/I/final/final.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/final.v] -no_script -reset -force -quiet
remove_files  E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/final.v
update_compile_order -fileset sources_1
close [ open E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v w ]
add_files E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  E:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:11:13 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:11:13 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:17:54 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:17:54 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:18:51 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:18:51 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:23:18 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2729.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2729.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2729.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.402 ; gain = 1032.930
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:28:59 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:28:59 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:32:51 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:32:51 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:37:04 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:37:04 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:41:29 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:41:29 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:45:20 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:45:20 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 06:48:53 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 06:48:53 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct  7 07:20:30 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/synth_1/runme.log
[Mon Oct  7 07:20:30 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/I/final/final.runs/impl_1/Homework.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/project/single/Digital_System_Design/I
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/final.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2mouse.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/homework.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.srcs/sim_1/new/adder_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.srcs/sim_1/new/top_tb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/synth/func/xsim/test_func_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.srcs/sources_1/new/top.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory E:/project/single/Digital_System_Design/I/final/final.tmp e:/project/single/Digital_System_Design/I/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/single/Digital_System_Design/I/final/final.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/synth/func/xsim/test_func_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/homework.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/final.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.srcs/sim_1/new/adder_test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab1/lab1.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/homework.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_init_funcmod.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2_read_funcmod.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/final/final.srcs/sources_1/new/ps2mouse.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.srcs/sim_1/new/test.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.srcs/sim_1/new/top_tb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab2/lab2.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab3be2/lab3.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab4/lab4.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/single/Digital_System_Design/I/lab5/lab5.sim/sim_1/behav/xsim/glbl.v:]
ipx::current_core e:/project/single/Digital_System_Design/I/component.xml
update_compile_order -fileset sources_1
ipx::unload_core e:/project/single/Digital_System_Design/I/component.xml
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 07:47:35 2024...
