<?xml version="1.0" encoding="UTF-8"?>
<dcdt>
   <project type="Single-Loop" name="buck">
      <compensator type="2P2Z" value="Hc">
         <pole type="0" value="12000.000"/>
         <pole type="2" value="50000.000"/>
         <zero type="1" value="1500.000"/>
         <gain type="kdc" value="2.000"/>
         <setting type="warp" value="false"/>
         <pwm type="frequency" value="500000.000"/>
         <pwm type="ratio" value="2"/>
         <pwm type="PWM Max Resolution" value="2.000e-09"/>
         <pwm type="computational delay" value="5.000e-07"/>
         <pwm type="gate drive delay" value="1.500e-07"/>
         <clamp type="min" value="0"/>
         <clamp type="max" value="1900"/>
      </compensator>
      <plant type="polynomial" value="Hsys">
         <a type="0" value="1.514e+00"/>
         <a type="1" value="6.000e-06"/>
         <a type="2" value="0.000e+00"/>
         <a type="3" value="0.000e+00"/>
         <a type="4" value="0.000e+00"/>
         <a type="5" value="0.000e+00"/>
         <b type="0" value="1.000e+00"/>
         <b type="1" value="1.520e-04"/>
         <b type="2" value="0.000e+00"/>
         <b type="3" value="0.000e+00"/>
         <b type="4" value="0.000e+00"/>
         <b type="5" value="0.000e+00"/>
      </plant>
      <feedback type="rc network" value="Hfb">
         <resister type="1" value="1000"/>
         <resister type="2" value="1000"/>
         <capacitor type="1" value="5.600e-09"/>
         <adc type="resolution" value="12-bit"/>
         <adc type="latency" value="300"/>
         <adc type="voltage range" value="3.300e+00"/>
         <adc type="output" value="3.300e+00"/>
         <adc type="Kr" value="0.0000"/>
      </feedback>
   </project>
</dcdt>