Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 24 14:25:41 2020
| Host         : ANURAGCHOUDAFBF running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_101_wrapper_utilization_placed.rpt -pb design_101_wrapper_utilization_placed.pb
| Design       : design_101_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 18852 |     0 |    230400 |  8.18 |
|   LUT as Logic             | 18398 |     0 |    230400 |  7.99 |
|   LUT as Memory            |   454 |     0 |    101760 |  0.45 |
|     LUT as Distributed RAM |    56 |     0 |           |       |
|     LUT as Shift Register  |   398 |     0 |           |       |
| CLB Registers              | 11502 |     0 |    460800 |  2.50 |
|   Register as Flip Flop    | 11502 |     0 |    460800 |  2.50 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   536 |     0 |     28800 |  1.86 |
| F7 Muxes                   |  3950 |     0 |    115200 |  3.43 |
| F8 Muxes                   |   265 |     0 |     57600 |  0.46 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 81    |          Yes |           - |        Reset |
| 50    |          Yes |         Set |            - |
| 11338 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3402 |     0 |     28800 | 11.81 |
|   CLBL                                     |  1723 |     0 |           |       |
|   CLBM                                     |  1679 |     0 |           |       |
| LUT as Logic                               | 18398 |     0 |    230400 |  7.99 |
|   using O5 output only                     |    72 |       |           |       |
|   using O6 output only                     | 16698 |       |           |       |
|   using O5 and O6                          |  1628 |       |           |       |
| LUT as Memory                              |   454 |     0 |    101760 |  0.45 |
|   LUT as Distributed RAM                   |    56 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    56 |       |           |       |
|   LUT as Shift Register                    |   398 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   266 |       |           |       |
|     using O5 and O6                        |   132 |       |           |       |
| CLB Registers                              | 11502 |     0 |    460800 |  2.50 |
|   Register driven from within the CLB      |  4677 |       |           |       |
|   Register driven from outside the CLB     |  6825 |       |           |       |
|     LUT in front of the register is unused |  3868 |       |           |       |
|     LUT in front of the register is used   |  2957 |       |           |       |
| Unique Control Sets                        |   579 |       |     57600 |  1.01 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   48 |     0 |       312 | 15.38 |
|   RAMB36/FIFO*    |   48 |     0 |       312 | 15.38 |
|     RAMB36E2 only |   48 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      1728 |  0.93 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11338 |            Register |
| LUT6     | 10174 |                 CLB |
| LUT3     |  4150 |                 CLB |
| MUXF7    |  3950 |                 CLB |
| LUT2     |  2230 |                 CLB |
| LUT4     |  1782 |                 CLB |
| LUT5     |  1603 |                 CLB |
| CARRY8   |   536 |                 CLB |
| SRL16E   |   497 |                 CLB |
| MUXF8    |   265 |                 CLB |
| RAMD32   |    98 |                 CLB |
| LUT1     |    87 |                 CLB |
| FDCE     |    81 |            Register |
| FDSE     |    50 |            Register |
| RAMB36E2 |    48 |           Block Ram |
| SRLC32E  |    33 |                 CLB |
| FDPE     |    33 |            Register |
| DSP48E2  |    16 |          Arithmetic |
| RAMS32   |    14 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| design_101_zynq_ultra_ps_e_0_0      |    1 |
| design_101_rst_ps8_0_100M_0         |    1 |
| design_101_myip_LUdecomposition_0_0 |    1 |
| design_101_auto_pc_0                |    1 |
| design_101_auto_ds_0                |    1 |
+-------------------------------------+------+


