<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8/src/arm64/simulator-arm64.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo-with-deno.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">V8 API Reference, 7.2.502.16 (for Deno 0.2.4)</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('simulator-arm64_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">simulator-arm64.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2013 the V8 project authors. All rights reserved.</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// found in the LICENSE file.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef V8_ARM64_SIMULATOR_ARM64_H_</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define V8_ARM64_SIMULATOR_ARM64_H_</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;stdarg.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;src/allocation.h&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;src/arm64/assembler-arm64.h&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;src/arm64/decoder-arm64.h&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;src/arm64/disasm-arm64.h&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;src/arm64/instrument-arm64.h&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;src/assembler.h&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;src/base/compiler-specific.h&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;src/globals.h&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;src/simulator-base.h&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;src/utils.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span>internal {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#if defined(USE_SIMULATOR)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// Assemble the specified IEEE-754 components into the target type and apply</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// appropriate rounding.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//  sign:     0 = positive, 1 = negative</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//  exponent: Unbiased IEEE-754 exponent.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//  mantissa: The mantissa of the input. The top bit (which is not encoded for</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//            normal IEEE-754 values) must not be omitted. This bit has the</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//            value &#39;pow(2, exponent)&#39;.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// The input value is assumed to be a normalized value. That is, the input may</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// not be infinity or NaN. If the source value is subnormal, it must be</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// normalized before calling this function such that the highest set bit in the</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// mantissa has the value &#39;pow(2, exponent)&#39;.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Callers should use FPRoundToFloat or FPRoundToDouble directly, rather than</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// calling a templated FPRound.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> T, <span class="keywordtype">int</span> ebits, <span class="keywordtype">int</span> mbits&gt;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;T FPRound(<a class="code" href="classint64__t.html">int64_t</a> sign, <a class="code" href="classint64__t.html">int64_t</a> exponent, uint64_t mantissa,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;          FPRounding round_mode) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  static_assert((<span class="keyword">sizeof</span>(T) * 8) &gt;= (1 + ebits + mbits),</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                <span class="stringliteral">&quot;destination type T not large enough&quot;</span>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  static_assert(<span class="keyword">sizeof</span>(T) &lt;= <span class="keyword">sizeof</span>(uint64_t),</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                <span class="stringliteral">&quot;maximum size of destination type T is 64 bits&quot;</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  static_assert(std::is_unsigned&lt;T&gt;::value,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                <span class="stringliteral">&quot;destination type T must be unsigned&quot;</span>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  DCHECK((sign == 0) || (sign == 1));</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// Only FPTieEven and FPRoundOdd rounding modes are implemented.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  DCHECK((round_mode == FPTieEven) || (round_mode == FPRoundOdd));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// Rounding can promote subnormals to normals, and normals to infinities. For</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// example, a double with exponent 127 (FLT_MAX_EXP) would appear to be</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// encodable as a float, but rounding based on the low-order mantissa bits</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// could make it overflow. With ties-to-even rounding, this value would become</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// an infinity.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// ---- Rounding Method ----</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// The exponent is irrelevant in the rounding operation, so we treat the</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// lowest-order bit that will fit into the result (&#39;onebit&#39;) as having</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// the value &#39;1&#39;. Similarly, the highest-order bit that won&#39;t fit into</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// the result (&#39;halfbit&#39;) has the value &#39;0.5&#39;. The &#39;point&#39; sits between</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// &#39;onebit&#39; and &#39;halfbit&#39;:</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">//            These bits fit into the result.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">//               |---------------------|</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">//  mantissa = 0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">//                                     ||</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">//                                    / |</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">//                                   /  halfbit</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">//                               onebit</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// For subnormal outputs, the range of representable bits is smaller and</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// the position of onebit and halfbit depends on the exponent of the</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// input, but the method is otherwise similar.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">//   onebit(frac)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">//     |</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">//     | halfbit(frac)          halfbit(adjusted)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">//     | /                      /</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">//     | |                      |</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">//  0b00.0 (exact)      -&gt; 0b00.0 (exact)                    -&gt; 0b00</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">//  0b00.0...           -&gt; 0b00.0...                         -&gt; 0b00</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">//  0b00.1 (exact)      -&gt; 0b00.0111..111                    -&gt; 0b00</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">//  0b00.1...           -&gt; 0b00.1...                         -&gt; 0b01</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">//  0b01.0 (exact)      -&gt; 0b01.0 (exact)                    -&gt; 0b01</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">//  0b01.0...           -&gt; 0b01.0...                         -&gt; 0b01</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">//  0b01.1 (exact)      -&gt; 0b01.1 (exact)                    -&gt; 0b10</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">//  0b01.1...           -&gt; 0b01.1...                         -&gt; 0b10</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">//  0b10.0 (exact)      -&gt; 0b10.0 (exact)                    -&gt; 0b10</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">//  0b10.0...           -&gt; 0b10.0...                         -&gt; 0b10</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">//  0b10.1 (exact)      -&gt; 0b10.0111..111                    -&gt; 0b10</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">//  0b10.1...           -&gt; 0b10.1...                         -&gt; 0b11</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">//  0b11.0 (exact)      -&gt; 0b11.0 (exact)                    -&gt; 0b11</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">//  ...                   /             |                      /   |</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">//                       /              |                     /    |</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">//                                                           /     |</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// adjusted = frac - (halfbit(mantissa) &amp; ~onebit(frac));   /      |</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">//                   mantissa = (mantissa &gt;&gt; shift) + halfbit(adjusted);</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> mantissa_offset = 0;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> exponent_offset = mantissa_offset + mbits;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> sign_offset = exponent_offset + ebits;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  DCHECK_EQ(sign_offset, static_cast&lt;int&gt;(<span class="keyword">sizeof</span>(T) * 8 - 1));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// Bail out early for zero inputs.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">if</span> (mantissa == 0) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>(sign &lt;&lt; sign_offset);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// If all bits in the exponent are set, the value is infinite or NaN.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// This is true for all binary IEEE-754 formats.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> infinite_exponent = (1 &lt;&lt; ebits) - 1;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> max_normal_exponent = infinite_exponent - 1;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// Apply the exponent bias to encode it for the result. Doing this early makes</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// it easy to detect values that will be infinite or subnormal.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  exponent += max_normal_exponent &gt;&gt; 1;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">if</span> (exponent &gt; max_normal_exponent) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// Overflow: the input is too large for the result type to represent.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (round_mode == FPTieEven) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="comment">// FPTieEven rounding mode handles overflows using infinities.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      exponent = infinite_exponent;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      mantissa = 0;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      DCHECK_EQ(round_mode, FPRoundOdd);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="comment">// FPRoundOdd rounding mode handles overflows using the largest magnitude</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="comment">// normal number.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      exponent = max_normal_exponent;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      mantissa = (UINT64_C(1) &lt;&lt; exponent_offset) - 1;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>((sign &lt;&lt; sign_offset) |</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                          (exponent &lt;&lt; exponent_offset) |</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                          (mantissa &lt;&lt; mantissa_offset));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// Calculate the shift required to move the top mantissa bit to the proper</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// place in the destination type.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> highest_significant_bit = 63 - CountLeadingZeros(mantissa, 64);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">int</span> shift = highest_significant_bit - mbits;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">if</span> (exponent &lt;= 0) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// The output will be subnormal (before rounding).</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// For subnormal outputs, the shift must be adjusted by the exponent. The +1</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// is necessary because the exponent of a subnormal value (encoded as 0) is</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// the same as the exponent of the smallest normal value (encoded as 1).</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    shift += -exponent + 1;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Handle inputs that would produce a zero output.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// Shifts higher than highest_significant_bit+1 will always produce a zero</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// result. A shift of exactly highest_significant_bit+1 might produce a</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// non-zero result after rounding.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (shift &gt; (highest_significant_bit + 1)) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">if</span> (round_mode == FPTieEven) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="comment">// The result will always be +/-0.0.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>(sign &lt;&lt; sign_offset);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        DCHECK_EQ(round_mode, FPRoundOdd);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        DCHECK_NE(mantissa, 0U);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="comment">// For FPRoundOdd, if the mantissa is too small to represent and</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="comment">// non-zero return the next &quot;odd&quot; value.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>((sign &lt;&lt; sign_offset) | 1);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Properly encode the exponent for a subnormal output.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    exponent = 0;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// Clear the topmost mantissa bit, since this is not encoded in IEEE-754</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// normal values.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    mantissa &amp;= ~(UINT64_C(1) &lt;&lt; highest_significant_bit);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (shift &gt; 0) {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">if</span> (round_mode == FPTieEven) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="comment">// We have to shift the mantissa to the right. Some precision is lost, so</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="comment">// we need to apply rounding.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      uint64_t onebit_mantissa = (mantissa &gt;&gt; (shift)) &amp; 1;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      uint64_t halfbit_mantissa = (mantissa &gt;&gt; (shift - 1)) &amp; 1;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      uint64_t adjustment = (halfbit_mantissa &amp; ~onebit_mantissa);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      uint64_t adjusted = mantissa - adjustment;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      T halfbit_adjusted = (adjusted &gt;&gt; (shift - 1)) &amp; 1;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      T result =</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;          <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>((sign &lt;&lt; sign_offset) | (exponent &lt;&lt; exponent_offset) |</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                         ((mantissa &gt;&gt; shift) &lt;&lt; mantissa_offset));</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="comment">// A very large mantissa can overflow during rounding. If this happens,</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="comment">// the exponent should be incremented and the mantissa set to 1.0</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="comment">// (encoded as 0). Applying halfbit_adjusted after assembling the float</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="comment">// has the nice side-effect that this case is handled for free.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="comment">// This also handles cases where a very large finite value overflows to</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="comment">// infinity, or where a very large subnormal value overflows to become</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="comment">// normal.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="keywordflow">return</span> result + halfbit_adjusted;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      DCHECK_EQ(round_mode, FPRoundOdd);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="comment">// If any bits at position halfbit or below are set, onebit (ie. the</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="comment">// bottom bit of the resulting mantissa) must be set.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      uint64_t fractional_bits = mantissa &amp; ((UINT64_C(1) &lt;&lt; shift) - 1);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">if</span> (fractional_bits != 0) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        mantissa |= UINT64_C(1) &lt;&lt; shift;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>((sign &lt;&lt; sign_offset) |</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                            (exponent &lt;&lt; exponent_offset) |</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                            ((mantissa &gt;&gt; shift) &lt;&lt; mantissa_offset));</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// We have to shift the mantissa to the left (or not at all). The input</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// mantissa is exactly representable in the output mantissa, so apply no</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// rounding correction.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>((sign &lt;&lt; sign_offset) |</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                          (exponent &lt;&lt; exponent_offset) |</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                          ((mantissa &lt;&lt; -shift) &lt;&lt; mantissa_offset));</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword">class </span>CachePage {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// TODO(all): Simulate instruction cache.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;};</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// Representation of memory, with typed getters and setters for access.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">class </span>SimMemory {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keyword">static</span> T AddressUntag(T address) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">// Cast the address using a C-style cast. A reinterpret_cast would be</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// appropriate, but it can&#39;t cast one integral type to another.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint64_t bits = (uint64_t)address;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> (T)(bits &amp; ~kAddressTagMask);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keyword">typename</span> A&gt;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keyword">static</span> T Read(A address) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    T value;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    address = AddressUntag(address);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    DCHECK((<span class="keyword">sizeof</span>(value) == 1) || (<span class="keyword">sizeof</span>(value) == 2) ||</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;           (<span class="keyword">sizeof</span>(value) == 4) || (<span class="keyword">sizeof</span>(value) == 8) ||</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;           (<span class="keyword">sizeof</span>(value) == 16));</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    memcpy(&amp;value, reinterpret_cast&lt;const char*&gt;(address), <span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> value;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keyword">typename</span> A&gt;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> Write(A address, T value) {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    address = AddressUntag(address);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    DCHECK((<span class="keyword">sizeof</span>(value) == 1) || (<span class="keyword">sizeof</span>(value) == 2) ||</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;           (<span class="keyword">sizeof</span>(value) == 4) || (<span class="keyword">sizeof</span>(value) == 8) ||</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;           (<span class="keyword">sizeof</span>(value) == 16));</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    memcpy(reinterpret_cast&lt;char*&gt;(address), &amp;value, <span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;};</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// The proper way to initialize a simulated system register (such as NZCV) is as</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// follows:</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//  SimSystemRegister nzcv = SimSystemRegister::DefaultValueFor(NZCV);</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">class </span>SimSystemRegister {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// The default constructor represents a register which has no writable bits.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// It is not possible to set its value to anything other than 0.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  SimSystemRegister() : value_(0), write_ignore_mask_(0xffffffff) { }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RawValue()<span class="keyword"> const </span>{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> value_;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">void</span> SetRawValue(<a class="code" href="classuint32__t.html">uint32_t</a> new_value) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    value_ = (value_ &amp; write_ignore_mask_) | (new_value &amp; ~write_ignore_mask_);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Bits(<span class="keywordtype">int</span> msb, <span class="keywordtype">int</span> lsb)<span class="keyword"> const </span>{</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> unsigned_bitextract_32(msb, lsb, value_);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  int32_t SignedBits(<span class="keywordtype">int</span> msb, <span class="keywordtype">int</span> lsb)<span class="keyword"> const </span>{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> signed_bitextract_32(msb, lsb, value_);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">void</span> SetBits(<span class="keywordtype">int</span> msb, <span class="keywordtype">int</span> lsb, <a class="code" href="classuint32__t.html">uint32_t</a> bits);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// Default system register values.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keyword">static</span> SimSystemRegister DefaultValueFor(SystemRegister <span class="keywordtype">id</span>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DEFINE_GETTER(Name, HighBit, LowBit, Func, Type)                       \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">  Type Name() const { return static_cast&lt;Type&gt;(Func(HighBit, LowBit)); }       \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">  void Set##Name(Type bits) {                                                  \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">    SetBits(HighBit, LowBit, static_cast&lt;Type&gt;(bits));                         \</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DEFINE_WRITE_IGNORE_MASK(Name, Mask)                                   \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">  static const uint32_t Name##WriteIgnoreMask = ~static_cast&lt;uint32_t&gt;(Mask);</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  SYSTEM_REGISTER_FIELDS_LIST(DEFINE_GETTER, DEFINE_WRITE_IGNORE_MASK)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#undef DEFINE_ZERO_BITS</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#undef DEFINE_GETTER</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; <span class="keyword">protected</span>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// Most system registers only implement a few of the bits in the word. Other</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// bits are &quot;read-as-zero, write-ignored&quot;. The write_ignore_mask argument</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// describes the bits which are not modifiable.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  SimSystemRegister(<a class="code" href="classuint32__t.html">uint32_t</a> value, <a class="code" href="classuint32__t.html">uint32_t</a> write_ignore_mask)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      : value_(value), write_ignore_mask_(write_ignore_mask) { }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> value_;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> write_ignore_mask_;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;};</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Represent a register (r0-r31, v0-v31).</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">int</span> kSizeInBytes&gt;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">class </span>SimRegisterBase {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordtype">void</span> Set(T new_value) {</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    static_assert(<span class="keyword">sizeof</span>(new_value) &lt;= kSizeInBytes,</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                  <span class="stringliteral">&quot;Size of new_value must be &lt;= size of template type.&quot;</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">sizeof</span>(new_value) &lt; kSizeInBytes) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="comment">// All AArch64 registers are zero-extending.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      memset(value_ + <span class="keyword">sizeof</span>(new_value), 0, kSizeInBytes - <span class="keyword">sizeof</span>(new_value));</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    memcpy(&amp;value_, &amp;new_value, <span class="keyword">sizeof</span>(T));</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    NotifyRegisterWrite();</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// Insert a typed value into a register, leaving the rest of the register</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// unchanged. The lane parameter indicates where in the register the value</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// should be inserted, in the range [ 0, sizeof(value_) / sizeof(T) ), where</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// 0 represents the least significant bits.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">void</span> Insert(<span class="keywordtype">int</span> lane, T new_value) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    DCHECK_GE(lane, 0);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    DCHECK_LE(<span class="keyword">sizeof</span>(new_value) + (lane * <span class="keyword">sizeof</span>(new_value)),</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;              static_cast&lt;unsigned&gt;(kSizeInBytes));</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    memcpy(&amp;value_[lane * <span class="keyword">sizeof</span>(new_value)], &amp;new_value, <span class="keyword">sizeof</span>(new_value));</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    NotifyRegisterWrite();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  T Get(<span class="keywordtype">int</span> lane = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    T result;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    DCHECK_GE(lane, 0);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    DCHECK_LE(<span class="keyword">sizeof</span>(result) + (lane * <span class="keyword">sizeof</span>(result)),</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;              static_cast&lt;unsigned&gt;(kSizeInBytes));</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    memcpy(&amp;result, &amp;value_[lane * <span class="keyword">sizeof</span>(result)], <span class="keyword">sizeof</span>(result));</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// TODO(all): Make this return a map of updated bytes, so that we can</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// highlight updated lanes for load-and-insert. (That never happens for scalar</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// code, but NEON has some instructions that can update individual lanes.)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">bool</span> WrittenSinceLastLog()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> written_since_last_log_; }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">void</span> NotifyRegisterLogged() { written_since_last_log_ = <span class="keyword">false</span>; }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; <span class="keyword">protected</span>:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  uint8_t value_[kSizeInBytes];</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// Helpers to aid with register tracing.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> written_since_last_log_;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">void</span> NotifyRegisterWrite() { written_since_last_log_ = <span class="keyword">true</span>; }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;};</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">typedef</span> SimRegisterBase&lt;kXRegSize&gt; SimRegister;   <span class="comment">// r0-r31</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keyword">typedef</span> SimRegisterBase&lt;kQRegSize&gt; SimVRegister;  <span class="comment">// v0-v31</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// Representation of a vector register, with typed getters and setters for lanes</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// and additional information to represent lane state.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">class </span>LogicVRegister {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keyword">inline</span> LogicVRegister(SimVRegister&amp; other)  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      : register_(other) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; arraysize(saturated_); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      saturated_[<a class="code" href="namespacev8_1_1internal.html">i</a>] = kNotSaturated;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; arraysize(round_); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      round_[<a class="code" href="namespacev8_1_1internal.html">i</a>] = <span class="keyword">false</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> Int(VectorFormat vform, <span class="keywordtype">int</span> index)<span class="keyword"> const </span>{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classint64__t.html">int64_t</a> element;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">switch</span> (LaneSizeInBitsFromFormat(vform)) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        element = register_.Get&lt;int8_t&gt;(index);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        element = register_.Get&lt;int16_t&gt;(index);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        element = register_.Get&lt;int32_t&gt;(index);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        element = register_.Get&lt;<a class="code" href="classint64__t.html">int64_t</a>&gt;(index);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span> element;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  uint64_t Uint(VectorFormat vform, <span class="keywordtype">int</span> index)<span class="keyword"> const </span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    uint64_t element;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">switch</span> (LaneSizeInBitsFromFormat(vform)) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        element = register_.Get&lt;uint8_t&gt;(index);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        element = register_.Get&lt;uint16_t&gt;(index);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        element = register_.Get&lt;<a class="code" href="classuint32__t.html">uint32_t</a>&gt;(index);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        element = register_.Get&lt;uint64_t&gt;(index);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> element;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  uint64_t UintLeftJustified(VectorFormat vform, <span class="keywordtype">int</span> index)<span class="keyword"> const </span>{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> Uint(vform, index) &lt;&lt; (64 - LaneSizeInBitsFromFormat(vform));</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> IntLeftJustified(VectorFormat vform, <span class="keywordtype">int</span> index)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    uint64_t value = UintLeftJustified(vform, index);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="classint64__t.html">int64_t</a> result;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    memcpy(&amp;result, &amp;value, <span class="keyword">sizeof</span>(result));</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordtype">void</span> SetInt(VectorFormat vform, <span class="keywordtype">int</span> index, <a class="code" href="classint64__t.html">int64_t</a> value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">switch</span> (LaneSizeInBitsFromFormat(vform)) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        register_.Insert(index, static_cast&lt;int8_t&gt;(value));</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        register_.Insert(index, static_cast&lt;int16_t&gt;(value));</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        register_.Insert(index, static_cast&lt;int32_t&gt;(value));</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        register_.Insert(index, static_cast&lt;int64_t&gt;(value));</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">void</span> SetIntArray(VectorFormat vform, <span class="keyword">const</span> <a class="code" href="classint64__t.html">int64_t</a>* src)<span class="keyword"> const </span>{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    ClearForWrite(vform);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      SetInt(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, src[<a class="code" href="namespacev8_1_1internal.html">i</a>]);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">void</span> SetUint(VectorFormat vform, <span class="keywordtype">int</span> index, uint64_t value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">switch</span> (LaneSizeInBitsFromFormat(vform)) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        register_.Insert(index, static_cast&lt;uint8_t&gt;(value));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        register_.Insert(index, static_cast&lt;uint16_t&gt;(value));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        register_.Insert(index, static_cast&lt;uint32_t&gt;(value));</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        register_.Insert(index, static_cast&lt;uint64_t&gt;(value));</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordtype">void</span> SetUintArray(VectorFormat vform, <span class="keyword">const</span> uint64_t* src)<span class="keyword"> const </span>{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    ClearForWrite(vform);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      SetUint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, src[<a class="code" href="namespacev8_1_1internal.html">i</a>]);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordtype">void</span> ReadUintFromMem(VectorFormat vform, <span class="keywordtype">int</span> index, uint64_t addr) <span class="keyword">const</span>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordtype">void</span> WriteUintToMem(VectorFormat vform, <span class="keywordtype">int</span> index, uint64_t addr) <span class="keyword">const</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  T Float(<span class="keywordtype">int</span> index)<span class="keyword"> const </span>{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">return</span> register_.Get&lt;T&gt;(index);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordtype">void</span> SetFloat(<span class="keywordtype">int</span> index, T value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    register_.Insert(index, value);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">// When setting a result in a register of size less than Q, the top bits of</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// the Q register must be cleared.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordtype">void</span> ClearForWrite(VectorFormat vform)<span class="keyword"> const </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordtype">unsigned</span> size = RegisterSizeInBytesFromFormat(vform);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = size; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; kQRegSize; <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      SetUint(kFormat16B, <a class="code" href="namespacev8_1_1internal.html">i</a>, 0);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Saturation state for each lane of a vector.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keyword">enum</span> Saturation {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    kNotSaturated = 0,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    kSignedSatPositive = 1 &lt;&lt; 0,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    kSignedSatNegative = 1 &lt;&lt; 1,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    kSignedSatMask = kSignedSatPositive | kSignedSatNegative,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    kSignedSatUndefined = kSignedSatMask,</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    kUnsignedSatPositive = 1 &lt;&lt; 2,</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    kUnsignedSatNegative = 1 &lt;&lt; 3,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    kUnsignedSatMask = kUnsignedSatPositive | kUnsignedSatNegative,</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    kUnsignedSatUndefined = kUnsignedSatMask</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  };</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="comment">// Getters for saturation state.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  Saturation GetSignedSaturation(<span class="keywordtype">int</span> index) {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>Saturation<span class="keyword">&gt;</span>(saturated_[index] &amp; kSignedSatMask);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  }</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  Saturation GetUnsignedSaturation(<span class="keywordtype">int</span> index) {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>Saturation<span class="keyword">&gt;</span>(saturated_[index] &amp; kUnsignedSatMask);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// Setters for saturation state.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordtype">void</span> ClearSat(<span class="keywordtype">int</span> index) { saturated_[index] = kNotSaturated; }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">void</span> SetSignedSat(<span class="keywordtype">int</span> index, <span class="keywordtype">bool</span> positive) {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    SetSatFlag(index, positive ? kSignedSatPositive : kSignedSatNegative);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordtype">void</span> SetUnsignedSat(<span class="keywordtype">int</span> index, <span class="keywordtype">bool</span> positive) {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    SetSatFlag(index, positive ? kUnsignedSatPositive : kUnsignedSatNegative);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordtype">void</span> SetSatFlag(<span class="keywordtype">int</span> index, Saturation sat) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    saturated_[index] = <span class="keyword">static_cast&lt;</span>Saturation<span class="keyword">&gt;</span>(saturated_[index] | sat);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    DCHECK_NE(sat &amp; kUnsignedSatMask, kUnsignedSatUndefined);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    DCHECK_NE(sat &amp; kSignedSatMask, kSignedSatUndefined);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// Saturate lanes of a vector based on saturation state.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  LogicVRegister&amp; SignedSaturate(VectorFormat vform) {</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      Saturation sat = GetSignedSaturation(<a class="code" href="namespacev8_1_1internal.html">i</a>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">if</span> (sat == kSignedSatPositive) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        SetInt(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, MaxIntFromFormat(vform));</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sat == kSignedSatNegative) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        SetInt(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, MinIntFromFormat(vform));</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  LogicVRegister&amp; UnsignedSaturate(VectorFormat vform) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      Saturation sat = GetUnsignedSaturation(<a class="code" href="namespacev8_1_1internal.html">i</a>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">if</span> (sat == kUnsignedSatPositive) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        SetUint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, MaxUintFromFormat(vform));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sat == kUnsignedSatNegative) {</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        SetUint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, 0);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      }</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    }</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="comment">// Getter for rounding state.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordtype">bool</span> GetRounding(<span class="keywordtype">int</span> index) { <span class="keywordflow">return</span> round_[index]; }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">// Setter for rounding state.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordtype">void</span> SetRounding(<span class="keywordtype">int</span> index, <span class="keywordtype">bool</span> round) { round_[index] = round; }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="comment">// Round lanes of a vector based on rounding state.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  LogicVRegister&amp; Round(VectorFormat vform) {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      SetUint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, Uint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>) + (GetRounding(<a class="code" href="namespacev8_1_1internal.html">i</a>) ? 1 : 0));</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Unsigned halve lanes of a vector, and use the saturation state to set the</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// top bit.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  LogicVRegister&amp; Uhalve(VectorFormat vform) {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      uint64_t val = Uint(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      SetRounding(<a class="code" href="namespacev8_1_1internal.html">i</a>, (val &amp; 1) == 1);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      val &gt;&gt;= 1;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordflow">if</span> (GetUnsignedSaturation(<a class="code" href="namespacev8_1_1internal.html">i</a>) != kNotSaturated) {</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <span class="comment">// If the operation causes unsigned saturation, the bit shifted into the</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="comment">// most significant bit must be set.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        val |= (MaxUintFromFormat(vform) &gt;&gt; 1) + 1;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      SetInt(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, val);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// Signed halve lanes of a vector, and use the carry state to set the top bit.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  LogicVRegister&amp; Halve(VectorFormat vform) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; LaneCountFromFormat(vform); <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <a class="code" href="classint64__t.html">int64_t</a> val = Int(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      SetRounding(<a class="code" href="namespacev8_1_1internal.html">i</a>, (val &amp; 1) == 1);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      val &gt;&gt;= 1;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">if</span> (GetSignedSaturation(<a class="code" href="namespacev8_1_1internal.html">i</a>) != kNotSaturated) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <span class="comment">// If the operation causes signed saturation, the sign bit must be</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="comment">// inverted.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        val ^= (MaxUintFromFormat(vform) &gt;&gt; 1) + 1;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      }</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      SetInt(vform, <a class="code" href="namespacev8_1_1internal.html">i</a>, val);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; <span class="keyword">private</span>:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  SimVRegister&amp; register_;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="comment">// Allocate one saturation state entry per lane; largest register is type Q,</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">// and lanes can be a minimum of one byte wide.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  Saturation saturated_[kQRegSize];</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">// Allocate one rounding state entry per lane.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordtype">bool</span> round_[kQRegSize];</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;};</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// Using multiple inheritance here is permitted because {DecoderVisitor} is a</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// pure interface class with only pure virtual methods.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="keyword">class </span>Simulator : <span class="keyword">public</span> DecoderVisitor, <span class="keyword">public</span> SimulatorBase {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetRedirectInstruction(Instruction* instruction);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> ICacheMatch(<span class="keywordtype">void</span>* one, <span class="keywordtype">void</span>* two) { <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> FlushICache(base::CustomMatcherHashMap* i_cache, <span class="keywordtype">void</span>* start,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                          <span class="keywordtype">size_t</span> size) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    USE(i_cache);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    USE(start);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    USE(size);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keyword">explicit</span> Simulator(Decoder&lt;DispatchingDecoderVisitor&gt;* decoder,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                     Isolate* isolate = <span class="keyword">nullptr</span>, FILE* stream = stderr);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  Simulator();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  ~Simulator();</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="comment">// System functions.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  V8_EXPORT_PRIVATE <span class="keyword">static</span> Simulator* current(<a class="code" href="classv8_1_1internal_1_1Isolate.html">v8::internal::Isolate</a>* isolate);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">// A wrapper class that stores an argument for one of the above Call</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// functions.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">// Only arguments up to 64 bits in size are supported.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keyword">class </span>CallArgument {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;   <span class="keyword">public</span>:</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keyword">explicit</span> CallArgument(T argument) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      bits_ = 0;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      DCHECK(<span class="keyword">sizeof</span>(argument) &lt;= <span class="keyword">sizeof</span>(bits_));</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      memcpy(&amp;bits_, &amp;argument, <span class="keyword">sizeof</span>(argument));</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      type_ = X_ARG;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keyword">explicit</span> CallArgument(<span class="keywordtype">double</span> argument) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      DCHECK(<span class="keyword">sizeof</span>(argument) == <span class="keyword">sizeof</span>(bits_));</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      memcpy(&amp;bits_, &amp;argument, <span class="keyword">sizeof</span>(argument));</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      type_ = D_ARG;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    }</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keyword">explicit</span> CallArgument(<span class="keywordtype">float</span> argument) {</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="comment">// TODO(all): CallArgument(float) is untested, remove this check once</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="comment">//            tested.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      UNIMPLEMENTED();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <span class="comment">// Make the D register a NaN to try to trap errors if the callee expects a</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <span class="comment">// double. If it expects a float, the callee should ignore the top word.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      DCHECK(<span class="keyword">sizeof</span>(kFP64SignallingNaN) == <span class="keyword">sizeof</span>(bits_));</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      memcpy(&amp;bits_, &amp;kFP64SignallingNaN, <span class="keyword">sizeof</span>(kFP64SignallingNaN));</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="comment">// Write the float payload to the S register.</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      DCHECK(<span class="keyword">sizeof</span>(argument) &lt;= <span class="keyword">sizeof</span>(bits_));</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      memcpy(&amp;bits_, &amp;argument, <span class="keyword">sizeof</span>(argument));</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      type_ = D_ARG;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// This indicates the end of the arguments list, so that CallArgument</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// objects can be passed into varargs functions.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keyword">static</span> CallArgument End() { <span class="keywordflow">return</span> CallArgument(); }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="classint64__t.html">int64_t</a> bits()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> bits_; }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordtype">bool</span> IsEnd()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> type_ == NO_ARG; }</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordtype">bool</span> IsX()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> type_ == X_ARG; }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordtype">bool</span> IsD()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> type_ == D_ARG; }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;   <span class="keyword">private</span>:</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keyword">enum</span> CallArgumentType { X_ARG, D_ARG, NO_ARG };</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// All arguments are aligned to at least 64 bits and we don&#39;t support</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">// passing bigger arguments, so the payload size can be fixed at 64 bits.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="classint64__t.html">int64_t</a> bits_;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    CallArgumentType type_;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    CallArgument() { type_ = NO_ARG; }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  };</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="comment">// Call an arbitrary function taking an arbitrary number of arguments.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> Return, <span class="keyword">typename</span>... Args&gt;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  Return Call(Address entry, Args... args) {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="comment">// Convert all arguments to CallArgument.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    CallArgument call_args[] = {CallArgument(args)..., CallArgument::End()};</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    CallImpl(entry, call_args);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">return</span> ReadReturn&lt;Return&gt;();</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// Start the debugging command line.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordtype">void</span> Debug();</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordtype">bool</span> GetValue(<span class="keyword">const</span> <span class="keywordtype">char</span>* desc, <a class="code" href="classint64__t.html">int64_t</a>* value);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordtype">bool</span> PrintValue(<span class="keyword">const</span> <span class="keywordtype">char</span>* desc);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="comment">// Push an address onto the JS stack.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> PushAddress(<a class="code" href="classuintptr__t.html">uintptr_t</a> address);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="comment">// Pop an address from the JS stack.</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> PopAddress();</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// Accessor to the internal simulator stack area.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> StackLimit(<a class="code" href="classuintptr__t.html">uintptr_t</a> c_limit) <span class="keyword">const</span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordtype">void</span> ResetState();</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordtype">void</span> DoRuntimeCall(Instruction* instr);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">// Run the simulator.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> Instruction* kEndOfSimAddress;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordtype">void</span> DecodeInstruction();</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordtype">void</span> Run();</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordtype">void</span> RunFrom(Instruction* start);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// Simulation helpers.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordtype">void</span> set_pc(T new_pc) {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    DCHECK(<span class="keyword">sizeof</span>(T) == <span class="keyword">sizeof</span>(pc_));</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    memcpy(&amp;pc_, &amp;new_pc, <span class="keyword">sizeof</span>(T));</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    pc_modified_ = <span class="keyword">true</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  Instruction* pc() { <span class="keywordflow">return</span> pc_; }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">void</span> increment_pc() {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">if</span> (!pc_modified_) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      pc_ = pc_-&gt;following();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    pc_modified_ = <span class="keyword">false</span>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> Decode(Instruction* instr) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    decoder_-&gt;Decode(instr);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordtype">void</span> ExecuteInstruction() {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    DCHECK(IsAligned(reinterpret_cast&lt;uintptr_t&gt;(pc_), kInstrSize));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    CheckBreakNext();</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    Decode(pc_);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    increment_pc();</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    LogAllWrittenRegisters();</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    CheckBreakpoints();</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  }</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// Declare all Visitor functions.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">  #define DECLARE(A)  void Visit##A(Instruction* instr);</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  VISITOR_LIST(DECLARE)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="preprocessor">#undef DECLARE</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordtype">bool</span> IsZeroRegister(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">return</span> ((code == 31) &amp;&amp; (r31mode == Reg31IsZeroRegister));</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">// Register accessors.</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="comment">// Return &#39;size&#39; bits of the value of an integer register, as the specified</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">// type. The value is zero-extended to fill the result.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  T reg(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode = Reg31IsZeroRegister)<span class="keyword"> const </span>{</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    DCHECK_LT(code, static_cast&lt;unsigned&gt;(kNumberOfRegisters));</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">if</span> (IsZeroRegister(code, r31mode)) {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    }</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span> registers_[code].Get&lt;T&gt;();</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">// Common specialized accessors for the reg() template.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  int32_t wreg(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode = Reg31IsZeroRegister)<span class="keyword"> const </span>{</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">return</span> reg&lt;int32_t&gt;(code, r31mode);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  }</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> xreg(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode = Reg31IsZeroRegister)<span class="keyword"> const </span>{</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">return</span> reg&lt;int64_t&gt;(code, r31mode);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keyword">enum</span> RegLogMode { LogRegWrites, NoRegLog };</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="comment">// Write &#39;value&#39; into an integer register. The value is zero-extended. This</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">// behaviour matches AArch64 register writes.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordtype">void</span> set_reg(<span class="keywordtype">unsigned</span> code, T value,</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;               Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    set_reg_no_log(code, value, r31mode);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    LogRegister(code, r31mode);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  }</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// Common specialized accessors for the set_reg() template.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordtype">void</span> set_wreg(<span class="keywordtype">unsigned</span> code, int32_t value,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    set_reg(code, value, r31mode);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  }</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordtype">void</span> set_xreg(<span class="keywordtype">unsigned</span> code, <a class="code" href="classint64__t.html">int64_t</a> value,</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    set_reg(code, value, r31mode);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">// As above, but don&#39;t automatically log the register update.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordtype">void</span> set_reg_no_log(<span class="keywordtype">unsigned</span> code, T value,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                      Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    DCHECK_LT(code, static_cast&lt;unsigned&gt;(kNumberOfRegisters));</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">if</span> (!IsZeroRegister(code, r31mode)) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      registers_[code].Set(value);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    }</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordtype">void</span> set_wreg_no_log(<span class="keywordtype">unsigned</span> code, int32_t value,</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                       Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    set_reg_no_log(code, value, r31mode);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordtype">void</span> set_xreg_no_log(<span class="keywordtype">unsigned</span> code, <a class="code" href="classint64__t.html">int64_t</a> value,</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                       Reg31Mode r31mode = Reg31IsZeroRegister) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    set_reg_no_log(code, value, r31mode);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="comment">// Commonly-used special cases.</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordtype">void</span> set_lr(T value) {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    DCHECK_EQ(<span class="keyword">sizeof</span>(T), static_cast&lt;unsigned&gt;(kPointerSize));</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    set_reg(kLinkRegCode, value);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordtype">void</span> set_sp(T value) {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    DCHECK_EQ(<span class="keyword">sizeof</span>(T), static_cast&lt;unsigned&gt;(kPointerSize));</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    set_reg(31, value, Reg31IsStackPointer);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  }</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="comment">// Vector register accessors.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="comment">// These are equivalent to the integer register accessors, but for vector</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="comment">// registers.</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="comment">// A structure for representing a 128-bit Q register.</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keyword">struct </span>qreg_t {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    uint8_t val[kQRegSize];</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  };</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="comment">// Basic accessor: read the register as the specified type.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  T vreg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    static_assert((<span class="keyword">sizeof</span>(T) == kBRegSize) || (<span class="keyword">sizeof</span>(T) == kHRegSize) ||</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                      (<span class="keyword">sizeof</span>(T) == kSRegSize) || (<span class="keyword">sizeof</span>(T) == kDRegSize) ||</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                      (<span class="keyword">sizeof</span>(T) == kQRegSize),</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                  <span class="stringliteral">&quot;Template type must match size of register.&quot;</span>);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    DCHECK_LT(code, static_cast&lt;unsigned&gt;(kNumberOfVRegisters));</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">return</span> vregisters_[code].Get&lt;T&gt;();</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keyword">inline</span> SimVRegister&amp; vreg(<span class="keywordtype">unsigned</span> code) { <span class="keywordflow">return</span> vregisters_[code]; }</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> sp() { <span class="keywordflow">return</span> xreg(31, Reg31IsStackPointer); }</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> fp() {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <span class="keywordflow">return</span> xreg(kFramePointerRegCode, Reg31IsStackPointer);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  Instruction* lr() { <span class="keywordflow">return</span> reg&lt;Instruction*&gt;(kLinkRegCode); }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  Address get_sp()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> reg&lt;Address&gt;(31, Reg31IsStackPointer); }</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">// Common specialized accessors for the vreg() template.</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  uint8_t breg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;uint8_t&gt;(code); }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordtype">float</span> hreg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;uint16_t&gt;(code); }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordtype">float</span> sreg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;float&gt;(code); }</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> sreg_bits(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;uint32_t&gt;(code); }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordtype">double</span> dreg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;double&gt;(code); }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  uint64_t dreg_bits(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;uint64_t&gt;(code); }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  qreg_t qreg(<span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vreg&lt;qreg_t&gt;(code); }</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="comment">// As above, with parameterized size and return type. The value is</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="comment">// either zero-extended or truncated to fit, as required.</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  T vreg(<span class="keywordtype">unsigned</span> size, <span class="keywordtype">unsigned</span> code)<span class="keyword"> const </span>{</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    uint64_t raw = 0;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    T result;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keywordflow">case</span> kSRegSize:</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        raw = vreg&lt;uint32_t&gt;(code);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <span class="keywordflow">case</span> kDRegSize:</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        raw = vreg&lt;uint64_t&gt;(code);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    }</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    static_assert(<span class="keyword">sizeof</span>(result) &lt;= <span class="keyword">sizeof</span>(raw),</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                  <span class="stringliteral">&quot;Template type must be &lt;= 64 bits.&quot;</span>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// Copy the result and truncate to fit. This assumes a little-endian host.</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    memcpy(&amp;result, &amp;raw, <span class="keyword">sizeof</span>(result));</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="comment">// Write &#39;value&#39; into a floating-point register. The value is zero-extended.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">// This behaviour matches AArch64 register writes.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">void</span> set_vreg(<span class="keywordtype">unsigned</span> code, T value, RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    static_assert(</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        (<span class="keyword">sizeof</span>(value) == kBRegSize) || (<span class="keyword">sizeof</span>(value) == kHRegSize) ||</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;            (<span class="keyword">sizeof</span>(value) == kSRegSize) || (<span class="keyword">sizeof</span>(value) == kDRegSize) ||</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;            (<span class="keyword">sizeof</span>(value) == kQRegSize),</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        <span class="stringliteral">&quot;Template type must match size of register.&quot;</span>);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    DCHECK_LT(code, static_cast&lt;unsigned&gt;(kNumberOfVRegisters));</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    vregisters_[code].Set(value);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">if</span> (log_mode == LogRegWrites) {</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      LogVRegister(code, GetPrintRegisterFormat(value));</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    }</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  }</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// Common specialized accessors for the set_vreg() template.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordtype">void</span> set_breg(<span class="keywordtype">unsigned</span> code, int8_t value,</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordtype">void</span> set_hreg(<span class="keywordtype">unsigned</span> code, int16_t value,</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  }</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordtype">void</span> set_sreg(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">float</span> value,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordtype">void</span> set_sreg_bits(<span class="keywordtype">unsigned</span> code, <a class="code" href="classuint32__t.html">uint32_t</a> value,</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                     RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordtype">void</span> set_dreg(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">double</span> value,</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  }</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordtype">void</span> set_dreg_bits(<span class="keywordtype">unsigned</span> code, uint64_t value,</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                     RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  }</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">void</span> set_qreg(<span class="keywordtype">unsigned</span> code, qreg_t value,</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                RegLogMode log_mode = LogRegWrites) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    set_vreg(code, value, log_mode);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  }</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">// As above, but don&#39;t automatically log the register update.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordtype">void</span> set_vreg_no_log(<span class="keywordtype">unsigned</span> code, T value) {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    STATIC_ASSERT((<span class="keyword">sizeof</span>(value) == kBRegSize) ||</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                  (<span class="keyword">sizeof</span>(value) == kHRegSize) ||</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                  (<span class="keyword">sizeof</span>(value) == kSRegSize) ||</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                  (<span class="keyword">sizeof</span>(value) == kDRegSize) || (<span class="keyword">sizeof</span>(value) == kQRegSize));</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    DCHECK_LT(code, static_cast&lt;unsigned&gt;(kNumberOfVRegisters));</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    vregisters_[code].Set(value);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordtype">void</span> set_breg_no_log(<span class="keywordtype">unsigned</span> code, uint8_t value) {</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    set_vreg_no_log(code, value);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  }</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordtype">void</span> set_hreg_no_log(<span class="keywordtype">unsigned</span> code, uint16_t value) {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    set_vreg_no_log(code, value);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  }</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordtype">void</span> set_sreg_no_log(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">float</span> value) {</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    set_vreg_no_log(code, value);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  }</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordtype">void</span> set_dreg_no_log(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">double</span> value) {</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    set_vreg_no_log(code, value);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  }</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordtype">void</span> set_qreg_no_log(<span class="keywordtype">unsigned</span> code, qreg_t value) {</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    set_vreg_no_log(code, value);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  }</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  SimSystemRegister&amp; nzcv() { <span class="keywordflow">return</span> nzcv_; }</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  SimSystemRegister&amp; fpcr() { <span class="keywordflow">return</span> fpcr_; }</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  FPRounding RMode() { <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>FPRounding<span class="keyword">&gt;</span>(fpcr_.RMode()); }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordtype">bool</span> DN() { <span class="keywordflow">return</span> fpcr_.DN() != 0; }</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">// Debug helpers</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="comment">// Simulator breakpoints.</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keyword">struct </span>Breakpoint {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    Instruction* location;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordtype">bool</span> enabled;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  };</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  std::vector&lt;Breakpoint&gt; breakpoints_;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordtype">void</span> SetBreakpoint(Instruction* breakpoint);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordtype">void</span> ListBreakpoints();</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordtype">void</span> CheckBreakpoints();</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="comment">// Helpers for the &#39;next&#39; command.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="comment">// When this is set, the Simulator will insert a breakpoint after the next BL</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="comment">// instruction it meets.</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordtype">bool</span> break_on_next_;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">// Check if the Simulator should insert a break after the current instruction</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">// for the &#39;next&#39; command.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordtype">void</span> CheckBreakNext();</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="comment">// Disassemble instruction at the given address.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordtype">void</span> PrintInstructionsAt(Instruction* pc, uint64_t count);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">// Print all registers of the specified types.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordtype">void</span> PrintRegisters();</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordtype">void</span> PrintVRegisters();</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordtype">void</span> PrintSystemRegisters();</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="comment">// As above, but only print the registers that have been updated.</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordtype">void</span> PrintWrittenRegisters();</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordtype">void</span> PrintWrittenVRegisters();</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="comment">// As above, but respect LOG_REG and LOG_VREG.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordtype">void</span> LogWrittenRegisters() {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_REGS) PrintWrittenRegisters();</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  }</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordtype">void</span> LogWrittenVRegisters() {</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_VREGS) PrintWrittenVRegisters();</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordtype">void</span> LogAllWrittenRegisters() {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    LogWrittenRegisters();</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    LogWrittenVRegisters();</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="comment">// Specify relevant register formats for Print(V)Register and related helpers.</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keyword">enum</span> PrintRegisterFormat {</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="comment">// The lane size.</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    kPrintRegLaneSizeB = 0 &lt;&lt; 0,</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    kPrintRegLaneSizeH = 1 &lt;&lt; 0,</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    kPrintRegLaneSizeS = 2 &lt;&lt; 0,</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    kPrintRegLaneSizeW = kPrintRegLaneSizeS,</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    kPrintRegLaneSizeD = 3 &lt;&lt; 0,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    kPrintRegLaneSizeX = kPrintRegLaneSizeD,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    kPrintRegLaneSizeQ = 4 &lt;&lt; 0,</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    kPrintRegLaneSizeOffset = 0,</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    kPrintRegLaneSizeMask = 7 &lt;&lt; 0,</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="comment">// The lane count.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    kPrintRegAsScalar = 0,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    kPrintRegAsDVector = 1 &lt;&lt; 3,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    kPrintRegAsQVector = 2 &lt;&lt; 3,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    kPrintRegAsVectorMask = 3 &lt;&lt; 3,</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="comment">// Indicate floating-point format lanes. (This flag is only supported for S-</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="comment">// and D-sized lanes.)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    kPrintRegAsFP = 1 &lt;&lt; 5,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="comment">// Supported combinations.</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    kPrintXReg = kPrintRegLaneSizeX | kPrintRegAsScalar,</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    kPrintWReg = kPrintRegLaneSizeW | kPrintRegAsScalar,</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    kPrintSReg = kPrintRegLaneSizeS | kPrintRegAsScalar | kPrintRegAsFP,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    kPrintDReg = kPrintRegLaneSizeD | kPrintRegAsScalar | kPrintRegAsFP,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    kPrintReg1B = kPrintRegLaneSizeB | kPrintRegAsScalar,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    kPrintReg8B = kPrintRegLaneSizeB | kPrintRegAsDVector,</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    kPrintReg16B = kPrintRegLaneSizeB | kPrintRegAsQVector,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    kPrintReg1H = kPrintRegLaneSizeH | kPrintRegAsScalar,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    kPrintReg4H = kPrintRegLaneSizeH | kPrintRegAsDVector,</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    kPrintReg8H = kPrintRegLaneSizeH | kPrintRegAsQVector,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    kPrintReg1S = kPrintRegLaneSizeS | kPrintRegAsScalar,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    kPrintReg2S = kPrintRegLaneSizeS | kPrintRegAsDVector,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    kPrintReg4S = kPrintRegLaneSizeS | kPrintRegAsQVector,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    kPrintReg1SFP = kPrintRegLaneSizeS | kPrintRegAsScalar | kPrintRegAsFP,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    kPrintReg2SFP = kPrintRegLaneSizeS | kPrintRegAsDVector | kPrintRegAsFP,</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    kPrintReg4SFP = kPrintRegLaneSizeS | kPrintRegAsQVector | kPrintRegAsFP,</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    kPrintReg1D = kPrintRegLaneSizeD | kPrintRegAsScalar,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    kPrintReg2D = kPrintRegLaneSizeD | kPrintRegAsQVector,</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    kPrintReg1DFP = kPrintRegLaneSizeD | kPrintRegAsScalar | kPrintRegAsFP,</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    kPrintReg2DFP = kPrintRegLaneSizeD | kPrintRegAsQVector | kPrintRegAsFP,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    kPrintReg1Q = kPrintRegLaneSizeQ | kPrintRegAsScalar</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  };</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordtype">unsigned</span> GetPrintRegLaneSizeInBytesLog2(PrintRegisterFormat format) {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">return</span> (format &amp; kPrintRegLaneSizeMask) &gt;&gt; kPrintRegLaneSizeOffset;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  }</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordtype">unsigned</span> GetPrintRegLaneSizeInBytes(PrintRegisterFormat format) {</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">return</span> 1 &lt;&lt; GetPrintRegLaneSizeInBytesLog2(format);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  }</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordtype">unsigned</span> GetPrintRegSizeInBytesLog2(PrintRegisterFormat format) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">if</span> (format &amp; kPrintRegAsDVector) <span class="keywordflow">return</span> kDRegSizeLog2;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">if</span> (format &amp; kPrintRegAsQVector) <span class="keywordflow">return</span> kQRegSizeLog2;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="comment">// Scalar types.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">return</span> GetPrintRegLaneSizeInBytesLog2(format);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordtype">unsigned</span> GetPrintRegSizeInBytes(PrintRegisterFormat format) {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">return</span> 1 &lt;&lt; GetPrintRegSizeInBytesLog2(format);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordtype">unsigned</span> GetPrintRegLaneCount(PrintRegisterFormat format) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordtype">unsigned</span> reg_size_log2 = GetPrintRegSizeInBytesLog2(format);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordtype">unsigned</span> lane_size_log2 = GetPrintRegLaneSizeInBytesLog2(format);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    DCHECK_GE(reg_size_log2, lane_size_log2);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">return</span> 1 &lt;&lt; (reg_size_log2 - lane_size_log2);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  }</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  PrintRegisterFormat GetPrintRegisterFormat(T value) {</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">return</span> GetPrintRegisterFormatForSize(<span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  }</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  PrintRegisterFormat GetPrintRegisterFormat(<span class="keywordtype">double</span> value) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    static_assert(<span class="keyword">sizeof</span>(value) == kDRegSize,</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                  <span class="stringliteral">&quot;D register must be size of double.&quot;</span>);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> GetPrintRegisterFormatForSizeFP(<span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  PrintRegisterFormat GetPrintRegisterFormat(<span class="keywordtype">float</span> value) {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    static_assert(<span class="keyword">sizeof</span>(value) == kSRegSize,</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                  <span class="stringliteral">&quot;S register must be size of float.&quot;</span>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">return</span> GetPrintRegisterFormatForSizeFP(<span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  PrintRegisterFormat GetPrintRegisterFormat(VectorFormat vform);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  PrintRegisterFormat GetPrintRegisterFormatFP(VectorFormat vform);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  PrintRegisterFormat GetPrintRegisterFormatForSize(<span class="keywordtype">size_t</span> reg_size,</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                                    <span class="keywordtype">size_t</span> lane_size);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  PrintRegisterFormat GetPrintRegisterFormatForSize(<span class="keywordtype">size_t</span> size) {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">return</span> GetPrintRegisterFormatForSize(size, size);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  }</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  PrintRegisterFormat GetPrintRegisterFormatForSizeFP(<span class="keywordtype">size_t</span> size) {</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      <span class="keywordflow">case</span> kDRegSize:</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        <span class="keywordflow">return</span> kPrintDReg;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">case</span> kSRegSize:</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        <span class="keywordflow">return</span> kPrintSReg;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    }</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  PrintRegisterFormat GetPrintRegisterFormatTryFP(PrintRegisterFormat format) {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">if</span> ((GetPrintRegLaneSizeInBytes(format) == kSRegSize) ||</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        (GetPrintRegLaneSizeInBytes(format) == kDRegSize)) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>PrintRegisterFormat<span class="keyword">&gt;</span>(format | kPrintRegAsFP);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">return</span> format;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  }</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="comment">// Print individual register values (after update).</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordtype">void</span> PrintRegister(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode = Reg31IsStackPointer);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="keywordtype">void</span> PrintVRegister(<span class="keywordtype">unsigned</span> code, PrintRegisterFormat sizes);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordtype">void</span> PrintSystemRegister(SystemRegister <span class="keywordtype">id</span>);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">// Like Print* (above), but respect log_parameters().</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordtype">void</span> LogRegister(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode = Reg31IsStackPointer) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_REGS) PrintRegister(code, r31mode);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordtype">void</span> LogVRegister(<span class="keywordtype">unsigned</span> code, PrintRegisterFormat format) {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_VREGS) PrintVRegister(code, format);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  }</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordtype">void</span> LogSystemRegister(SystemRegister <span class="keywordtype">id</span>) {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_SYS_REGS) PrintSystemRegister(<span class="keywordtype">id</span>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  }</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="comment">// Print memory accesses.</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordtype">void</span> PrintRead(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                 PrintRegisterFormat format);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordtype">void</span> PrintWrite(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                  PrintRegisterFormat format);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordtype">void</span> PrintVRead(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                  PrintRegisterFormat format, <span class="keywordtype">unsigned</span> lane);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordtype">void</span> PrintVWrite(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                   PrintRegisterFormat format, <span class="keywordtype">unsigned</span> lane);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="comment">// Like Print* (above), but respect log_parameters().</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordtype">void</span> LogRead(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;               PrintRegisterFormat format) {</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_REGS) PrintRead(address, reg_code, format);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  }</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordtype">void</span> LogWrite(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                PrintRegisterFormat format) {</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_WRITE) PrintWrite(address, reg_code, format);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  }</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordtype">void</span> LogVRead(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                PrintRegisterFormat format, <span class="keywordtype">unsigned</span> lane = 0) {</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_VREGS) {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      PrintVRead(address, reg_code, format, lane);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    }</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  }</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordtype">void</span> LogVWrite(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <span class="keywordtype">unsigned</span> reg_code,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                 PrintRegisterFormat format, <span class="keywordtype">unsigned</span> lane = 0) {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">if</span> (log_parameters() &amp; LOG_WRITE) {</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      PrintVWrite(address, reg_code, format, lane);</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    }</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  }</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordtype">int</span> log_parameters() { <span class="keywordflow">return</span> log_parameters_; }</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordtype">void</span> set_log_parameters(<span class="keywordtype">int</span> new_parameters) {</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    log_parameters_ = new_parameters;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keywordflow">if</span> (!decoder_) {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      <span class="keywordflow">if</span> (new_parameters &amp; LOG_DISASM) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        PrintF(<span class="stringliteral">&quot;Run --debug-sim to dynamically turn on disassembler\n&quot;</span>);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      }</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    }</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keywordflow">if</span> (new_parameters &amp; LOG_DISASM) {</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      decoder_-&gt;InsertVisitorBefore(print_disasm_, <span class="keyword">this</span>);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;      decoder_-&gt;RemoveVisitor(print_disasm_);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    }</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  }</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// Helper functions for register tracing.</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordtype">void</span> PrintRegisterRawHelper(<span class="keywordtype">unsigned</span> code, Reg31Mode r31mode,</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                              <span class="keywordtype">int</span> size_in_bytes = kXRegSize);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordtype">void</span> PrintVRegisterRawHelper(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">int</span> bytes = kQRegSize,</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                               <span class="keywordtype">int</span> lsb = 0);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordtype">void</span> PrintVRegisterFPHelper(<span class="keywordtype">unsigned</span> code, <span class="keywordtype">unsigned</span> lane_size_in_bytes,</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;                              <span class="keywordtype">int</span> lane_count = 1, <span class="keywordtype">int</span> rightmost_lane = 0);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* WRegNameForCode(<span class="keywordtype">unsigned</span> code,</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      Reg31Mode mode = Reg31IsZeroRegister);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* XRegNameForCode(<span class="keywordtype">unsigned</span> code,</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      Reg31Mode mode = Reg31IsZeroRegister);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* SRegNameForCode(<span class="keywordtype">unsigned</span> code);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* DRegNameForCode(<span class="keywordtype">unsigned</span> code);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* VRegNameForCode(<span class="keywordtype">unsigned</span> code);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> CodeFromName(<span class="keyword">const</span> <span class="keywordtype">char</span>* name);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160; <span class="keyword">protected</span>:</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="comment">// Simulation helpers ------------------------------------</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordtype">bool</span> ConditionPassed(Condition cond) {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    SimSystemRegister&amp; flags = nzcv();</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">switch</span> (cond) {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="keywordflow">case</span> eq:</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;        <span class="keywordflow">return</span> flags.Z();</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      <span class="keywordflow">case</span> ne:</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;        <span class="keywordflow">return</span> !flags.Z();</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;      <span class="keywordflow">case</span> hs:</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;        <span class="keywordflow">return</span> flags.C();</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      <span class="keywordflow">case</span> lo:</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;        <span class="keywordflow">return</span> !flags.C();</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      <span class="keywordflow">case</span> mi:</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;        <span class="keywordflow">return</span> flags.N();</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">case</span> pl:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;        <span class="keywordflow">return</span> !flags.N();</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      <span class="keywordflow">case</span> vs:</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;        <span class="keywordflow">return</span> flags.V();</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      <span class="keywordflow">case</span> vc:</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        <span class="keywordflow">return</span> !flags.V();</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      <span class="keywordflow">case</span> hi:</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        <span class="keywordflow">return</span> flags.C() &amp;&amp; !flags.Z();</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      <span class="keywordflow">case</span> ls:</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;        <span class="keywordflow">return</span> !(flags.C() &amp;&amp; !flags.Z());</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;      <span class="keywordflow">case</span> ge:</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        <span class="keywordflow">return</span> flags.N() == flags.V();</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      <span class="keywordflow">case</span> lt:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;        <span class="keywordflow">return</span> flags.N() != flags.V();</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      <span class="keywordflow">case</span> gt:</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;        <span class="keywordflow">return</span> !flags.Z() &amp;&amp; (flags.N() == flags.V());</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      <span class="keywordflow">case</span> le:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="keywordflow">return</span> !(!flags.Z() &amp;&amp; (flags.N() == flags.V()));</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      <span class="keywordflow">case</span> nv:  <span class="comment">// Fall through.</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      <span class="keywordflow">case</span> al:</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;        UNREACHABLE();</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  }</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordtype">bool</span> ConditionFailed(Condition cond) {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">return</span> !ConditionPassed(cond);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  }</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordtype">void</span> AddSubHelper(Instruction* instr, T op2);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  T AddWithCarry(<span class="keywordtype">bool</span> set_flags, T left, T right, <span class="keywordtype">int</span> carry_in = 0);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordtype">void</span> AddSubWithCarry(Instruction* instr);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordtype">void</span> LogicalHelper(Instruction* instr, T op2);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordtype">void</span> ConditionalCompareHelper(Instruction* instr, T op2);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordtype">void</span> LoadStoreHelper(Instruction* instr,</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                       <a class="code" href="classint64__t.html">int64_t</a> offset,</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                       AddrMode addrmode);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordtype">void</span> LoadStorePairHelper(Instruction* instr, AddrMode addrmode);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> LoadStoreAddress(<span class="keywordtype">unsigned</span> addr_reg, <a class="code" href="classint64__t.html">int64_t</a> offset,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                             AddrMode addrmode);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordtype">void</span> LoadStoreWriteBack(<span class="keywordtype">unsigned</span> addr_reg,</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                          <a class="code" href="classint64__t.html">int64_t</a> offset,</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                          AddrMode addrmode);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordtype">void</span> NEONLoadStoreMultiStructHelper(<span class="keyword">const</span> Instruction* instr,</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                                      AddrMode addr_mode);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordtype">void</span> NEONLoadStoreSingleStructHelper(<span class="keyword">const</span> Instruction* instr,</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                       AddrMode addr_mode);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordtype">void</span> CheckMemoryAccess(<a class="code" href="classuintptr__t.html">uintptr_t</a> address, <a class="code" href="classuintptr__t.html">uintptr_t</a> stack);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="comment">// Memory read helpers.</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keyword">typename</span> A&gt;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  T MemoryRead(A address) {</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    T value;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    STATIC_ASSERT((<span class="keyword">sizeof</span>(value) == 1) || (<span class="keyword">sizeof</span>(value) == 2) ||</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                  (<span class="keyword">sizeof</span>(value) == 4) || (<span class="keyword">sizeof</span>(value) == 8) ||</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                  (<span class="keyword">sizeof</span>(value) == 16));</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    memcpy(&amp;value, reinterpret_cast&lt;const void*&gt;(address), <span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">return</span> value;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  }</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">// Memory write helpers.</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keyword">typename</span> A&gt;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordtype">void</span> MemoryWrite(A address, T value) {</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    STATIC_ASSERT((<span class="keyword">sizeof</span>(value) == 1) || (<span class="keyword">sizeof</span>(value) == 2) ||</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                  (<span class="keyword">sizeof</span>(value) == 4) || (<span class="keyword">sizeof</span>(value) == 8) ||</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                  (<span class="keyword">sizeof</span>(value) == 16));</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    memcpy(reinterpret_cast&lt;void*&gt;(address), &amp;value, <span class="keyword">sizeof</span>(value));</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  }</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  T ShiftOperand(T value,</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                 Shift shift_type,</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                 <span class="keywordtype">unsigned</span> amount);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  T ExtendValue(T value,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                Extend extend_type,</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                <span class="keywordtype">unsigned</span> left_shift = 0);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordtype">void</span> Extract(Instruction* instr);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordtype">void</span> DataProcessing2Source(Instruction* instr);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordtype">void</span> BitfieldHelper(Instruction* instr);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  uint16_t PolynomialMult(uint8_t op1, uint8_t op2);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordtype">void</span> ld1(VectorFormat vform, LogicVRegister dst, uint64_t addr);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordtype">void</span> ld1(VectorFormat vform, LogicVRegister dst, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordtype">void</span> ld1r(VectorFormat vform, LogicVRegister dst, uint64_t addr);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordtype">void</span> ld2(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;           uint64_t addr);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordtype">void</span> ld2(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;           <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordtype">void</span> ld2r(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;            uint64_t addr);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordtype">void</span> ld3(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;           LogicVRegister dst3, uint64_t addr);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordtype">void</span> ld3(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;           LogicVRegister dst3, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordtype">void</span> ld3r(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            LogicVRegister dst3, uint64_t addr);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordtype">void</span> ld4(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;           LogicVRegister dst3, LogicVRegister dst4, uint64_t addr);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordtype">void</span> ld4(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;           LogicVRegister dst3, LogicVRegister dst4, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordtype">void</span> ld4r(VectorFormat vform, LogicVRegister dst1, LogicVRegister dst2,</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;            LogicVRegister dst3, LogicVRegister dst4, uint64_t addr);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordtype">void</span> st1(VectorFormat vform, LogicVRegister src, uint64_t addr);</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordtype">void</span> st1(VectorFormat vform, LogicVRegister src, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordtype">void</span> st2(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;           uint64_t addr);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordtype">void</span> st2(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;           <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordtype">void</span> st3(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;           LogicVRegister src3, uint64_t addr);</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordtype">void</span> st3(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;           LogicVRegister src3, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordtype">void</span> st4(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;           LogicVRegister src3, LogicVRegister src4, uint64_t addr);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordtype">void</span> st4(VectorFormat vform, LogicVRegister src, LogicVRegister src2,</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;           LogicVRegister src3, LogicVRegister src4, <span class="keywordtype">int</span> index, uint64_t addr);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  LogicVRegister cmp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                     Condition cond);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  LogicVRegister cmp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keywordtype">int</span> imm, Condition cond);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  LogicVRegister cmptst(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  LogicVRegister add(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  LogicVRegister addp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  LogicVRegister mla(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  LogicVRegister mls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  LogicVRegister mul(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  LogicVRegister mul(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                     <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  LogicVRegister mla(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                     <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  LogicVRegister mls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                     <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  LogicVRegister pmul(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keyword">typedef</span> LogicVRegister (Simulator::*ByElementOp)(VectorFormat vform,</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                                                   LogicVRegister dst,</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;                                                   <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;                                                   <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;                                                   <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  LogicVRegister fmul(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;                      <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  LogicVRegister fmla(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                      <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  LogicVRegister fmls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                      <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  LogicVRegister fmulx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  LogicVRegister smull(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  LogicVRegister smull2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  LogicVRegister umull(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  LogicVRegister umull2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  LogicVRegister smlal(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  LogicVRegister smlal2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  LogicVRegister umlal(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  LogicVRegister umlal2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  LogicVRegister smlsl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  LogicVRegister smlsl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  LogicVRegister umlsl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                       <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  LogicVRegister umlsl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                        <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  LogicVRegister sqdmull(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                         <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  LogicVRegister sqdmull2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  LogicVRegister sqdmlal(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                         <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  LogicVRegister sqdmlal2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  LogicVRegister sqdmlsl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                         <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  LogicVRegister sqdmlsl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  LogicVRegister sqdmulh(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                         <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  LogicVRegister sqrdmulh(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  LogicVRegister sub(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  LogicVRegister and_(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  LogicVRegister orr(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  LogicVRegister orn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  LogicVRegister eor(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  LogicVRegister bic(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  LogicVRegister bic(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, uint64_t imm);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  LogicVRegister bif(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  LogicVRegister bit(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  LogicVRegister bsl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  LogicVRegister cls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  LogicVRegister clz(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  LogicVRegister cnt(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  LogicVRegister not_(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  LogicVRegister rbit(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  LogicVRegister rev(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> revSize);</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  LogicVRegister rev16(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  LogicVRegister rev32(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  LogicVRegister rev64(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  LogicVRegister addlp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">bool</span> is_signed,</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                       <span class="keywordtype">bool</span> do_accumulate);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  LogicVRegister saddlp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  LogicVRegister uaddlp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  LogicVRegister sadalp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  LogicVRegister uadalp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  LogicVRegister ext(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                     <span class="keywordtype">int</span> index);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  LogicVRegister ins_element(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                             <span class="keywordtype">int</span> dst_index, <span class="keyword">const</span> LogicVRegister&amp; src,</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                             <span class="keywordtype">int</span> src_index);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  LogicVRegister ins_immediate(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                               <span class="keywordtype">int</span> dst_index, uint64_t imm);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  LogicVRegister dup_element(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                             <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> src_index);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  LogicVRegister dup_immediate(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                               uint64_t imm);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  LogicVRegister movi(VectorFormat vform, LogicVRegister dst, uint64_t imm);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  LogicVRegister mvni(VectorFormat vform, LogicVRegister dst, uint64_t imm);</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  LogicVRegister orr(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, uint64_t imm);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  LogicVRegister sshl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  LogicVRegister ushl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  LogicVRegister SMinMax(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;                         <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  LogicVRegister smax(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  LogicVRegister smin(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  LogicVRegister SMinMaxP(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  LogicVRegister smaxp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  LogicVRegister sminp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  LogicVRegister addp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  LogicVRegister addv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  LogicVRegister uaddlv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  LogicVRegister saddlv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  LogicVRegister SMinMaxV(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  LogicVRegister smaxv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  LogicVRegister sminv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  LogicVRegister uxtl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  LogicVRegister uxtl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  LogicVRegister sxtl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  LogicVRegister sxtl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  LogicVRegister Table(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; ind, <span class="keywordtype">bool</span> zero_out_of_bounds,</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;                       <span class="keyword">const</span> LogicVRegister* tab1,</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;                       <span class="keyword">const</span> LogicVRegister* tab2 = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;                       <span class="keyword">const</span> LogicVRegister* tab3 = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                       <span class="keyword">const</span> LogicVRegister* tab4 = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  LogicVRegister tbl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  LogicVRegister tbl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  LogicVRegister tbl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab3, <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  LogicVRegister tbl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab3, <span class="keyword">const</span> LogicVRegister&amp; tab4,</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  LogicVRegister tbx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  LogicVRegister tbx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  LogicVRegister tbx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab3, <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  LogicVRegister tbx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab, <span class="keyword">const</span> LogicVRegister&amp; tab2,</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; tab3, <span class="keyword">const</span> LogicVRegister&amp; tab4,</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; ind);</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  LogicVRegister uaddl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  LogicVRegister uaddl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  LogicVRegister uaddw(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  LogicVRegister uaddw2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  LogicVRegister saddl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  LogicVRegister saddl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  LogicVRegister saddw(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  LogicVRegister saddw2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  LogicVRegister usubl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  LogicVRegister usubl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  LogicVRegister usubw(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  LogicVRegister usubw2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  LogicVRegister ssubl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  LogicVRegister ssubl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  LogicVRegister ssubw(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  LogicVRegister ssubw2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  LogicVRegister UMinMax(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                         <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  LogicVRegister umax(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  LogicVRegister umin(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  LogicVRegister UMinMaxP(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  LogicVRegister umaxp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  LogicVRegister uminp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  LogicVRegister UMinMaxV(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">bool</span> max);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  LogicVRegister umaxv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  LogicVRegister uminv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  LogicVRegister trn1(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  LogicVRegister trn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  LogicVRegister zip1(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  LogicVRegister zip2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  LogicVRegister uzp1(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  LogicVRegister uzp2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  LogicVRegister shl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  LogicVRegister scvtf(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> fbits,</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;                       FPRounding rounding_mode);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  LogicVRegister ucvtf(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> fbits,</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                       FPRounding rounding_mode);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  LogicVRegister sshll(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  LogicVRegister sshll2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  LogicVRegister shll(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  LogicVRegister shll2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  LogicVRegister ushll(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  LogicVRegister ushll2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  LogicVRegister sli(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  LogicVRegister sri(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  LogicVRegister sshr(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  LogicVRegister ushr(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  LogicVRegister ssra(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  LogicVRegister usra(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  LogicVRegister srsra(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  LogicVRegister ursra(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  LogicVRegister suqadd(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  LogicVRegister usqadd(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  LogicVRegister sqshl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  LogicVRegister uqshl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  LogicVRegister sqshlu(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  LogicVRegister abs(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  LogicVRegister neg(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  LogicVRegister ExtractNarrow(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                               <span class="keywordtype">bool</span> dstIsSigned, <span class="keyword">const</span> LogicVRegister&amp; src,</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                               <span class="keywordtype">bool</span> srcIsSigned);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  LogicVRegister xtn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                     <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  LogicVRegister sqxtn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  LogicVRegister uqxtn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  LogicVRegister sqxtun(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  LogicVRegister AbsDiff(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                         <span class="keywordtype">bool</span> issigned);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  LogicVRegister saba(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  LogicVRegister uaba(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  LogicVRegister shrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  LogicVRegister shrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  LogicVRegister rshrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  LogicVRegister rshrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  LogicVRegister uqshrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  LogicVRegister uqshrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  LogicVRegister uqrshrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  LogicVRegister uqrshrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  LogicVRegister sqshrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  LogicVRegister sqshrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  LogicVRegister sqrshrn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  LogicVRegister sqrshrn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  LogicVRegister sqshrun(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  LogicVRegister sqshrun2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  LogicVRegister sqrshrun(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  LogicVRegister sqrshrun2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                           <span class="keyword">const</span> LogicVRegister&amp; src, <span class="keywordtype">int</span> shift);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  LogicVRegister sqrdmulh(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src2, <span class="keywordtype">bool</span> round = <span class="keyword">true</span>);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  LogicVRegister sqdmulh(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define NEON_3VREG_LOGIC_LIST(V) \</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">  V(addhn)                       \</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">  V(addhn2)                      \</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">  V(raddhn)                      \</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">  V(raddhn2)                     \</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">  V(subhn)                       \</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">  V(subhn2)                      \</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">  V(rsubhn)                      \</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">  V(rsubhn2)                     \</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">  V(pmull)                       \</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">  V(pmull2)                      \</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">  V(sabal)                       \</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">  V(sabal2)                      \</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">  V(uabal)                       \</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">  V(uabal2)                      \</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">  V(sabdl)                       \</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">  V(sabdl2)                      \</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">  V(uabdl)                       \</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">  V(uabdl2)                      \</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">  V(smull)                       \</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">  V(smull2)                      \</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">  V(umull)                       \</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">  V(umull2)                      \</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">  V(smlal)                       \</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">  V(smlal2)                      \</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">  V(umlal)                       \</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">  V(umlal2)                      \</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">  V(smlsl)                       \</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">  V(smlsl2)                      \</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">  V(umlsl)                       \</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">  V(umlsl2)                      \</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">  V(sqdmlal)                     \</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">  V(sqdmlal2)                    \</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">  V(sqdmlsl)                     \</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">  V(sqdmlsl2)                    \</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">  V(sqdmull)                     \</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">  V(sqdmull2)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define DEFINE_LOGIC_FUNC(FXN)                               \</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">  LogicVRegister FXN(VectorFormat vform, LogicVRegister dst, \</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">                     const LogicVRegister&amp; src1, const LogicVRegister&amp; src2);</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  NEON_3VREG_LOGIC_LIST(DEFINE_LOGIC_FUNC)</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#undef DEFINE_LOGIC_FUNC</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define NEON_FP3SAME_LIST(V) \</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">  V(fadd, FPAdd, false)      \</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">  V(fsub, FPSub, true)       \</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">  V(fmul, FPMul, true)       \</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">  V(fmulx, FPMulx, true)     \</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">  V(fdiv, FPDiv, true)       \</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">  V(fmax, FPMax, false)      \</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">  V(fmin, FPMin, false)      \</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">  V(fmaxnm, FPMaxNM, false)  \</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">  V(fminnm, FPMinNM, false)</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define DECLARE_NEON_FP_VECTOR_OP(FN, OP, PROCNAN)                           \</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">  template &lt;typename T&gt;                                                      \</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">  LogicVRegister FN(VectorFormat vform, LogicVRegister dst,                  \</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">                    const LogicVRegister&amp; src1, const LogicVRegister&amp; src2); \</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">  LogicVRegister FN(VectorFormat vform, LogicVRegister dst,                  \</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">                    const LogicVRegister&amp; src1, const LogicVRegister&amp; src2);</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  NEON_FP3SAME_LIST(DECLARE_NEON_FP_VECTOR_OP)</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#undef DECLARE_NEON_FP_VECTOR_OP</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define NEON_FPPAIRWISE_LIST(V) \</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">  V(faddp, fadd, FPAdd)         \</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">  V(fmaxp, fmax, FPMax)         \</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">  V(fmaxnmp, fmaxnm, FPMaxNM)   \</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">  V(fminp, fmin, FPMin)         \</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">  V(fminnmp, fminnm, FPMinNM)</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define DECLARE_NEON_FP_PAIR_OP(FNP, FN, OP)                                  \</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">  LogicVRegister FNP(VectorFormat vform, LogicVRegister dst,                  \</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">                     const LogicVRegister&amp; src1, const LogicVRegister&amp; src2); \</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">  LogicVRegister FNP(VectorFormat vform, LogicVRegister dst,                  \</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">                     const LogicVRegister&amp; src);</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  NEON_FPPAIRWISE_LIST(DECLARE_NEON_FP_PAIR_OP)</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#undef DECLARE_NEON_FP_PAIR_OP</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  LogicVRegister frecps(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  LogicVRegister frecps(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  LogicVRegister frsqrts(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  LogicVRegister frsqrts(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1,</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  LogicVRegister fmla(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  LogicVRegister fmla(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  LogicVRegister fmls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  LogicVRegister fmls(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  LogicVRegister fnmul(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  LogicVRegister fcmp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;                      Condition cond);</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  LogicVRegister fcmp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;                      Condition cond);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  LogicVRegister fabscmp(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2,</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                         Condition cond);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  LogicVRegister fcmp_zero(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;                           <span class="keyword">const</span> LogicVRegister&amp; src, Condition cond);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  LogicVRegister fneg(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  LogicVRegister fneg(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  LogicVRegister frecpx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  LogicVRegister frecpx(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  LogicVRegister fabs_(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  LogicVRegister fabs_(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  LogicVRegister fabd(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;                      <span class="keyword">const</span> LogicVRegister&amp; src1, <span class="keyword">const</span> LogicVRegister&amp; src2);</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  LogicVRegister frint(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, FPRounding rounding_mode,</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;                       <span class="keywordtype">bool</span> inexact_exception = <span class="keyword">false</span>);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  LogicVRegister fcvts(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, FPRounding rounding_mode,</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                       <span class="keywordtype">int</span> fbits = 0);</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  LogicVRegister fcvtu(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src, FPRounding rounding_mode,</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                       <span class="keywordtype">int</span> fbits = 0);</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  LogicVRegister fcvtl(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  LogicVRegister fcvtl2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  LogicVRegister fcvtn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  LogicVRegister fcvtn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  LogicVRegister fcvtxn(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  LogicVRegister fcvtxn2(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  LogicVRegister fsqrt(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  LogicVRegister frsqrte(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  LogicVRegister frecpe(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src, FPRounding rounding);</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  LogicVRegister ursqrte(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  LogicVRegister urecpe(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;                        <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keyword">typedef</span> float (Simulator::*FPMinMaxOp)(<span class="keywordtype">float</span> a, <span class="keywordtype">float</span> b);</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  LogicVRegister FMinMaxV(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                          <span class="keyword">const</span> LogicVRegister&amp; src, FPMinMaxOp Op);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  LogicVRegister fminv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  LogicVRegister fmaxv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;                       <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  LogicVRegister fminnmv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  LogicVRegister fmaxnmv(VectorFormat vform, LogicVRegister dst,</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                         <span class="keyword">const</span> LogicVRegister&amp; src);</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  T FPRecipSqrtEstimate(T op);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  T FPRecipEstimate(T op, FPRounding rounding);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keyword">typename</span> R&gt;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  R FPToFixed(T op, <span class="keywordtype">int</span> fbits, <span class="keywordtype">bool</span> is_signed, FPRounding rounding);</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordtype">void</span> FPCompare(<span class="keywordtype">double</span> val0, <span class="keywordtype">double</span> val1);</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="keywordtype">double</span> FPRoundInt(<span class="keywordtype">double</span> value, FPRounding round_mode);</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keywordtype">double</span> FPToDouble(<span class="keywordtype">float</span> value);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="keywordtype">float</span> FPToFloat(<span class="keywordtype">double</span> value, FPRounding round_mode);</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <span class="keywordtype">float</span> FPToFloat(float16 value);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  float16 FPToFloat16(<span class="keywordtype">float</span> value, FPRounding round_mode);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  float16 FPToFloat16(<span class="keywordtype">double</span> value, FPRounding round_mode);</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="keywordtype">double</span> recip_sqrt_estimate(<span class="keywordtype">double</span> a);</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordtype">double</span> recip_estimate(<span class="keywordtype">double</span> a);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordtype">double</span> FPRecipSqrtEstimate(<span class="keywordtype">double</span> a);</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keywordtype">double</span> FPRecipEstimate(<span class="keywordtype">double</span> a);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <span class="keywordtype">double</span> FixedToDouble(<a class="code" href="classint64__t.html">int64_t</a> src, <span class="keywordtype">int</span> fbits, FPRounding round_mode);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keywordtype">double</span> UFixedToDouble(uint64_t src, <span class="keywordtype">int</span> fbits, FPRounding round_mode);</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="keywordtype">float</span> FixedToFloat(<a class="code" href="classint64__t.html">int64_t</a> src, <span class="keywordtype">int</span> fbits, FPRounding round_mode);</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordtype">float</span> UFixedToFloat(uint64_t src, <span class="keywordtype">int</span> fbits, FPRounding round_mode);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  int32_t FPToInt32(<span class="keywordtype">double</span> value, FPRounding rmode);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <a class="code" href="classint64__t.html">int64_t</a> FPToInt64(<span class="keywordtype">double</span> value, FPRounding rmode);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> FPToUInt32(<span class="keywordtype">double</span> value, FPRounding rmode);</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  uint64_t FPToUInt64(<span class="keywordtype">double</span> value, FPRounding rmode);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  T FPAdd(T op1, T op2);</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  T FPDiv(T op1, T op2);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  T FPMax(T a, T b);</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  T FPMaxNM(T a, T b);</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  T FPMin(T a, T b);</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  T FPMinNM(T a, T b);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  T FPMul(T op1, T op2);</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  T FPMulx(T op1, T op2);</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  T FPMulAdd(T a, T op1, T op2);</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  T FPSqrt(T op);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  T FPSub(T op1, T op2);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  T FPRecipStepFused(T op1, T op2);</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  T FPRSqrtStepFused(T op1, T op2);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  <span class="comment">// This doesn&#39;t do anything at the moment. We&#39;ll need it if we want support</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="comment">// for cumulative exception bits or floating-point exceptions.</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordtype">void</span> FPProcessException() {}</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  <span class="comment">// Standard NaN processing.</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordtype">bool</span> FPProcessNaNs(Instruction* instr);</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;  <span class="keywordtype">void</span> CheckStackAlignment();</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">void</span> CheckPCSComplianceAndRun();</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="comment">// Corruption values should have their least significant byte cleared to</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="comment">// allow the code of the register being corrupted to be inserted.</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> uint64_t kCallerSavedRegisterCorruptionValue =</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;      0xca11edc0de000000UL;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="comment">// This value is a NaN in both 32-bit and 64-bit FP.</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> uint64_t kCallerSavedVRegisterCorruptionValue =</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;      0x7ff000007f801000UL;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="comment">// This value is a mix of 32/64-bits NaN and &quot;verbose&quot; immediate.</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> uint64_t kDefaultCPURegisterCorruptionValue =</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;      0x7ffbad007f8bad00UL;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="keywordtype">void</span> CorruptRegisters(CPURegList* list,</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;                        uint64_t value = kDefaultCPURegisterCorruptionValue);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keywordtype">void</span> CorruptAllCallerSavedCPURegisters();</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="comment">// Pseudo Printf instruction</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordtype">void</span> DoPrintf(Instruction* instr);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="comment">// Processor state ---------------------------------------</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <span class="comment">// Output stream.</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  FILE* stream_;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  PrintDisassembler* print_disasm_;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keywordtype">void</span> PRINTF_FORMAT(2, 3) TraceSim(const <span class="keywordtype">char</span>* format, ...);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  <span class="comment">// Instrumentation.</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  Instrument* instrument_;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <span class="comment">// General purpose registers. Register 31 is the stack pointer.</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  SimRegister registers_[kNumberOfRegisters];</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <span class="comment">// Floating point registers</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  SimVRegister vregisters_[kNumberOfVRegisters];</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <span class="comment">// Processor state</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="comment">// bits[31, 27]: Condition flags N, Z, C, and V.</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="comment">//               (Negative, Zero, Carry, Overflow)</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  SimSystemRegister nzcv_;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  <span class="comment">// Floating-Point Control Register</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  SimSystemRegister fpcr_;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="comment">// Only a subset of FPCR features are supported by the simulator. This helper</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="comment">// checks that the FPCR settings are supported.</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <span class="comment">// This is checked when floating-point instructions are executed, not when</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="comment">// FPCR is set. This allows generated code to modify FPCR for external</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <span class="comment">// functions, or to save and restore it when entering and leaving generated</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="comment">// code.</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="keywordtype">void</span> AssertSupportedFPCR() {</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    DCHECK_EQ(fpcr().FZ(), 0);            <span class="comment">// No flush-to-zero support.</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    DCHECK(fpcr().RMode() == FPTieEven);  <span class="comment">// Ties-to-even rounding only.</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <span class="comment">// The simulator does not support half-precision operations so fpcr().AHP()</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    <span class="comment">// is irrelevant, and is not checked here.</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  }</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> CalcNFlag(T result) {</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="keywordflow">return</span> (result &gt;&gt; (<span class="keyword">sizeof</span>(T) * 8 - 1)) &amp; 1;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  }</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> CalcZFlag(uint64_t result) {</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="keywordflow">return</span> result == 0;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  }</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> kConditionFlagsMask = 0xf0000000;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <span class="comment">// Stack</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> stack_;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">size_t</span> stack_protection_size_ = KB;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="keywordtype">size_t</span> stack_size_;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  <a class="code" href="classuintptr__t.html">uintptr_t</a> stack_limit_;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  Decoder&lt;DispatchingDecoderVisitor&gt;* decoder_;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  Decoder&lt;DispatchingDecoderVisitor&gt;* disassembler_decoder_;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="comment">// Indicates if the pc has been modified by the instruction and should not be</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <span class="comment">// automatically incremented.</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <span class="keywordtype">bool</span> pc_modified_;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  Instruction* pc_;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* xreg_names[];</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* wreg_names[];</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* sreg_names[];</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* dreg_names[];</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* vreg_names[];</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  <span class="comment">// Debugger input.</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <span class="keywordtype">void</span> set_last_debugger_input(<span class="keywordtype">char</span>* input) {</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    DeleteArray(last_debugger_input_);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    last_debugger_input_ = input;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  }</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordtype">char</span>* last_debugger_input() { <span class="keywordflow">return</span> last_debugger_input_; }</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordtype">char</span>* last_debugger_input_;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  <span class="comment">// Synchronization primitives. See ARM DDI 0487A.a, B2.10. Pair types not</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="comment">// implemented.</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <span class="keyword">enum class</span> MonitorAccess {</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    Open,</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    Exclusive,</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  };</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  <span class="keyword">enum class</span> TransactionSize {</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <a class="code" href="namespacev8.html#a05f25f935e108a1ea2d150e274602b87a7ab4d58719c33b3ea2dfaefa29b111df">None</a> = 0,</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    Byte = 1,</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    HalfWord = 2,</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    Word = 4,</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    DoubleWord = 8,</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  };</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  TransactionSize get_transaction_size(<span class="keywordtype">unsigned</span> size);</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="comment">// The least-significant bits of the address are ignored. The number of bits</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <span class="comment">// is implementation-defined, between 3 and 11. See ARM DDI 0487A.a, B2.10.3.</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuintptr__t.html">uintptr_t</a> kExclusiveTaggedAddrMask = ~((1 &lt;&lt; 11) - 1);</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keyword">class </span>LocalMonitor {</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;   <span class="keyword">public</span>:</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    LocalMonitor();</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    <span class="comment">// These functions manage the state machine for the local monitor, but do</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="comment">// not actually perform loads and stores. NotifyStoreExcl only returns</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="comment">// true if the exclusive store is allowed; the global monitor will still</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <span class="comment">// have to be checked to see whether the memory should be updated.</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="keywordtype">void</span> NotifyLoad();</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <span class="keywordtype">void</span> NotifyLoadExcl(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr, TransactionSize size);</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <span class="keywordtype">void</span> NotifyStore();</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <span class="keywordtype">bool</span> NotifyStoreExcl(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr, TransactionSize size);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;   <span class="keyword">private</span>:</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keywordtype">void</span> Clear();</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    MonitorAccess access_state_;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <a class="code" href="classuintptr__t.html">uintptr_t</a> tagged_addr_;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    TransactionSize size_;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  };</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="keyword">class </span>GlobalMonitor {</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;   <span class="keyword">public</span>:</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    GlobalMonitor();</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    <span class="keyword">class </span>Processor {</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;     <span class="keyword">public</span>:</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      Processor();</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;     <span class="keyword">private</span>:</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      <span class="keyword">friend</span> <span class="keyword">class </span>GlobalMonitor;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;      <span class="comment">// These functions manage the state machine for the global monitor, but do</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;      <span class="comment">// not actually perform loads and stores.</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      <span class="keywordtype">void</span> Clear_Locked();</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      <span class="keywordtype">void</span> NotifyLoadExcl_Locked(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr);</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;      <span class="keywordtype">void</span> NotifyStore_Locked(<span class="keywordtype">bool</span> is_requesting_processor);</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;      <span class="keywordtype">bool</span> NotifyStoreExcl_Locked(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr, <span class="keywordtype">bool</span> is_requesting_processor);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;      MonitorAccess access_state_;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;      <a class="code" href="classuintptr__t.html">uintptr_t</a> tagged_addr_;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;      Processor* next_;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      Processor* prev_;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;      <span class="comment">// A stxr can fail due to background cache evictions. Rather than</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;      <span class="comment">// simulating this, we&#39;ll just occasionally introduce cases where an</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="comment">// exclusive store fails. This will happen once after every</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <span class="comment">// kMaxFailureCounter exclusive stores.</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> kMaxFailureCounter = 5;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;      <span class="keywordtype">int</span> failure_counter_;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    };</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="comment">// Exposed so it can be accessed by Simulator::{Read,Write}Ex*.</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;    base::Mutex mutex;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="keywordtype">void</span> NotifyLoadExcl_Locked(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr, Processor* processor);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keywordtype">void</span> NotifyStore_Locked(Processor* processor);</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <span class="keywordtype">bool</span> NotifyStoreExcl_Locked(<a class="code" href="classuintptr__t.html">uintptr_t</a> addr, Processor* processor);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    <span class="comment">// Called when the simulator is destroyed.</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <span class="keywordtype">void</span> RemoveProcessor(Processor* processor);</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;   <span class="keyword">private</span>:</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <span class="keywordtype">bool</span> IsProcessorInLinkedList_Locked(Processor* processor) <span class="keyword">const</span>;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <span class="keywordtype">void</span> PrependProcessor_Locked(Processor* processor);</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    Processor* head_;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  };</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  LocalMonitor local_monitor_;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  GlobalMonitor::Processor global_monitor_processor_;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keyword">static</span> base::LazyInstance&lt;GlobalMonitor&gt;::type global_monitor_;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160; <span class="keyword">private</span>:</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="keywordtype">void</span> Init(FILE* stream);</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  V8_EXPORT_PRIVATE <span class="keywordtype">void</span> CallImpl(Address entry, CallArgument* args);</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="comment">// Read floating point return values.</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keyword">typename</span> std::enable_if&lt;std::is_floating_point&lt;T&gt;::value, T&gt;::type</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  ReadReturn() {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>T<span class="keyword">&gt;</span>(dreg(0));</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  }</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="comment">// Read non-float return values.</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keyword">typename</span> std::enable_if&lt;!std::is_floating_point&lt;T&gt;::value, T&gt;::type</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  ReadReturn() {</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="keywordflow">return</span> ConvertReturn&lt;T&gt;(xreg(0));</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  }</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keyword">static</span> T FPDefaultNaN();</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  T FPProcessNaN(T op) {</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    DCHECK(std::isnan(op));</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    <span class="keywordflow">return</span> fpcr().DN() ? FPDefaultNaN&lt;T&gt;() : ToQuietNaN(op);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  }</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  T FPProcessNaNs(T op1, T op2) {</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    <span class="keywordflow">if</span> (IsSignallingNaN(op1)) {</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op1);</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsSignallingNaN(op2)) {</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op2);</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (std::isnan(op1)) {</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;      DCHECK(IsQuietNaN(op1));</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op1);</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (std::isnan(op2)) {</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      DCHECK(IsQuietNaN(op2));</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op2);</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      <span class="keywordflow">return</span> 0.0;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    }</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  }</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  T FPProcessNaNs3(T op1, T op2, T op3) {</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="keywordflow">if</span> (IsSignallingNaN(op1)) {</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op1);</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsSignallingNaN(op2)) {</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op2);</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsSignallingNaN(op3)) {</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op3);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (std::isnan(op1)) {</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;      DCHECK(IsQuietNaN(op1));</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op1);</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (std::isnan(op2)) {</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;      DCHECK(IsQuietNaN(op2));</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op2);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (std::isnan(op3)) {</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      DCHECK(IsQuietNaN(op3));</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      <span class="keywordflow">return</span> FPProcessNaN(op3);</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      <span class="keywordflow">return</span> 0.0;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    }</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  }</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keywordtype">int</span>  log_parameters_;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  Isolate* isolate_;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;};</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="keyword">template</span> &lt;&gt;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">double</span> Simulator::FPDefaultNaN&lt;double&gt;() {</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">return</span> kFP64DefaultNaN;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;}</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="keyword">template</span> &lt;&gt;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">float</span> Simulator::FPDefaultNaN&lt;float&gt;() {</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="keywordflow">return</span> kFP32DefaultNaN;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;}</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#endif  // defined(USE_SIMULATOR)</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;}  <span class="comment">// namespace internal</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;}  <span class="comment">// namespace v8</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#endif  // V8_ARM64_SIMULATOR_ARM64_H_</span></div><div class="ttc" id="namespacev8_1_1internal_html"><div class="ttname"><a href="namespacev8_1_1internal.html">v8::internal</a></div><div class="ttdef"><b>Definition:</b> <a href="v8-internal_8h_source.html#l00021">v8-internal.h:21</a></div></div>
<div class="ttc" id="classint64__t_html"><div class="ttname"><a href="classint64__t.html">int64_t</a></div></div>
<div class="ttc" id="classuintptr__t_html"><div class="ttname"><a href="classuintptr__t.html">uintptr_t</a></div></div>
<div class="ttc" id="namespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition:</b> <a href="libplatform_8h_source.html#l00013">libplatform.h:13</a></div></div>
<div class="ttc" id="namespacev8_html_a05f25f935e108a1ea2d150e274602b87a7ab4d58719c33b3ea2dfaefa29b111df"><div class="ttname"><a href="namespacev8.html#a05f25f935e108a1ea2d150e274602b87a7ab4d58719c33b3ea2dfaefa29b111df">v8::None</a></div><div class="ttdef"><b>Definition:</b> <a href="include_2v8_8h_source.html#l03134">v8.h:3134</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1Isolate_html"><div class="ttname"><a href="classv8_1_1internal_1_1Isolate.html">v8::internal::Isolate</a></div><div class="ttdef"><b>Definition:</b> <a href="isolate_8h_source.html#l00516">isolate.h:516</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_3781060c2281b06b6f451f73ab8b8c52.html">v8</a></li><li class="navelem"><a class="el" href="dir_f9eb3fc84e0914cf7a95ca5a8cc73e85.html">src</a></li><li class="navelem"><a class="el" href="dir_dc809f910dcb50db89645ceff96f24bf.html">arm64</a></li><li class="navelem"><b>simulator-arm64.h</b></li>
    <li class="footer">Generated on Tue Dec 25 2018 14:38:12 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
