<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)</p>
        <p>Date: Fri Sep  5 01:28:18 2025
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>I_1/U0</td>
                <td>(720, 0)</td>
                <td>I_1/U0_Y</td>
                <td>5004</td>
            </tr>
            <tr>
                <td>2</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0</td>
                <td>(720, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>3</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0</td>
                <td>(721, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>4</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0</td>
                <td>(722, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>5</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0</td>
                <td>(723, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>6</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0</td>
                <td>(724, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>7</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0</td>
                <td>(725, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>8</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0</td>
                <td>(726, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>9</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0</td>
                <td>(727, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>10</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0</td>
                <td>(728, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>11</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0</td>
                <td>(728, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>12</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0</td>
                <td>(729, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>13</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0</td>
                <td>(729, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0</td>
                <td>(730, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>15</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0</td>
                <td>(730, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>16</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0</td>
                <td>(731, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>17</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0</td>
                <td>(731, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>18</td>
                <td>top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0</td>
                <td>(721, 0)</td>
                <td>top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>19</td>
                <td>top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0</td>
                <td>(722, 0)</td>
                <td>top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>20</td>
                <td>top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0</td>
                <td>(723, 0)</td>
                <td>top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>21</td>
                <td>top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0</td>
                <td>(724, 0)</td>
                <td>top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>22</td>
                <td>top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0</td>
                <td>(725, 0)</td>
                <td>top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>23</td>
                <td>top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0</td>
                <td>(726, 0)</td>
                <td>top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>24</td>
                <td>top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0</td>
                <td>(727, 0)</td>
                <td>top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0_Y</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>clk</td>
                <td>A5</td>
                <td>GPIO40NB1</td>
                <td>clk_ibuf/U_IOIN:Y</td>
                <td>(108, 4)</td>
                <td>I_1/U0</td>
                <td>clk_ibuf_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/un1_state_16:Y</td>
                <td>(895, 21)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_10</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/un1_state_16:Y</td>
                <td>(780, 33)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_9</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/un1_state_16:Y</td>
                <td>(946, 30)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_3</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/un1_state_16:Y</td>
                <td>(813, 48)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_4</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/un1_state_16:Y</td>
                <td>(764, 57)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_7</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/un1_state_16:Y</td>
                <td>(952, 75)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_14</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/un1_state_16:Y</td>
                <td>(769, 27)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_1</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/un1_state_16:Y</td>
                <td>(831, 27)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_12</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/un1_state_16:Y</td>
                <td>(830, 54)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_5</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/un1_state_16:Y</td>
                <td>(680, 21)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_11</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/un1_state_16:Y</td>
                <td>(948, 42)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/un1_state_16:Y</td>
                <td>(800, 21)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_13</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>13</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/un1_state_16:Y</td>
                <td>(864, 21)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_2</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>14</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/un1_state_16:Y</td>
                <td>(832, 45)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_15</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>15</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/un1_state_16:Y</td>
                <td>(894, 42)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_8</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/un1_state_16:Y</td>
                <td>(584, 21)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_6</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>17</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_14_0_a4:Y</td>
                <td>(776, 18)</td>
                <td>top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0</td>
                <td>top_bf_0/delay_ctrl/N_725</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>18</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_13_0_a4:Y</td>
                <td>(772, 21)</td>
                <td>top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0</td>
                <td>top_bf_0/delay_ctrl/N_726</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>19</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_12_0_a4:Y</td>
                <td>(771, 18)</td>
                <td>top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0</td>
                <td>top_bf_0/delay_ctrl/N_727</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_15_0_a2:Y</td>
                <td>(776, 21)</td>
                <td>top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0</td>
                <td>top_bf_0/delay_ctrl/N_728</td>
                <td>ROUTED</td>
                <td>3</td>
            </tr>
            <tr>
                <td>21</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_10_0_a4:Y</td>
                <td>(769, 21)</td>
                <td>top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0</td>
                <td>top_bf_0/delay_ctrl/N_729</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>22</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_9_0_a4:Y</td>
                <td>(775, 18)</td>
                <td>top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0</td>
                <td>top_bf_0/delay_ctrl/N_730</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>23</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_8_0_a4:Y</td>
                <td>(774, 18)</td>
                <td>top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0</td>
                <td>top_bf_0/delay_ctrl/N_731</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <p>(none)</p>
        <h2>CCC Input Connections</h2>
        <p>(none)</p>
        <h2>Local Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>reset</td>
                <td>AB19</td>
                <td>HSIO10PB0</td>
                <td>reset_ibuf/U_IOIN:Y</td>
                <td>(1008, 148)</td>
                <td>reset_c</td>
                <td>ROUTED</td>
                <td>2297</td>
                <td>(726, 151)</td>
                <td>246</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(727, 42)</td>
                <td>50</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(726, 97)</td>
                <td>750</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(720, 16)</td>
                <td>114</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(726, 124)</td>
                <td>709</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(726, 70)</td>
                <td>428</td>
            </tr>
        </table>
        <p/>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>I_1/U0</td>
                <td>(720, 0)</td>
                <td>I_1/U0_Y</td>
                <td>5004</td>
                <td>1</td>
                <td>(720, 15)</td>
                <td>357</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(726, 15)</td>
                <td>610</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(726, 42)</td>
                <td>1191</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(726, 69)</td>
                <td>857</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(726, 96)</td>
                <td>828</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(726, 123)</td>
                <td>745</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(726, 150)</td>
                <td>416</td>
            </tr>
            <tr>
                <td>2</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0</td>
                <td>(720, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[13].delay_calc_inst/N_20_inferred_clock_RNIK1UM/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(727, 15)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>3</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0</td>
                <td>(721, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[14].delay_calc_inst/N_20_inferred_clock_RNIL6P51/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(730, 42)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>4</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0</td>
                <td>(722, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[15].delay_calc_inst/N_20_inferred_clock_RNIMBKK1/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(728, 44)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>5</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0</td>
                <td>(723, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[1].delay_calc_inst/N_20_inferred_clock_RNI1VL92/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(731, 44)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>6</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0</td>
                <td>(724, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[2].delay_calc_inst/N_20_inferred_clock_RNI24HO2/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(727, 70)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>7</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0</td>
                <td>(725, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[3].delay_calc_inst/N_20_inferred_clock_RNI39C73/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(730, 70)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>8</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0</td>
                <td>(726, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[4].delay_calc_inst/N_20_inferred_clock_RNI4E7M3/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(727, 16)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>9</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0</td>
                <td>(727, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[5].delay_calc_inst/N_20_inferred_clock_RNI5J254/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(731, 17)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>10</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0</td>
                <td>(728, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[0].delay_calc_inst/N_20_inferred_clock_RNI0QQQ1/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(726, 44)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>11</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0</td>
                <td>(728, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[6].delay_calc_inst/N_20_inferred_clock_RNI6OTJ4/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(721, 16)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>12</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0</td>
                <td>(729, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[10].delay_calc_inst/N_20_inferred_clock_RNIHICA7/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(729, 44)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>13</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0</td>
                <td>(729, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[7].delay_calc_inst/N_20_inferred_clock_RNI7TO25/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(730, 16)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0</td>
                <td>(730, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[11].delay_calc_inst/N_20_inferred_clock_RNIIN7P7/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(728, 16)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>15</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0</td>
                <td>(730, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[8].delay_calc_inst/N_20_inferred_clock_RNI82KH5/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(730, 43)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>16</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0</td>
                <td>(731, 0)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[12].delay_calc_inst/N_20_inferred_clock_RNIJS28/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(731, 43)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>17</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0</td>
                <td>(731, 1)</td>
                <td>top_bf_0/delay_ctrl/delay_calc_arr[9].delay_calc_inst/N_20_inferred_clock_RNI97F06/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(724, 16)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>18</td>
                <td>top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0</td>
                <td>(721, 0)</td>
                <td>top_bf_0/delay_ctrl/N_725_inferred_clock_RNILCSR2/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(729, 42)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>19</td>
                <td>top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0</td>
                <td>(722, 0)</td>
                <td>top_bf_0/delay_ctrl/N_726_inferred_clock_RNIMR566/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(727, 17)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>20</td>
                <td>top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0</td>
                <td>(723, 0)</td>
                <td>top_bf_0/delay_ctrl/N_727_inferred_clock_RNINAFG1/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(730, 44)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>21</td>
                <td>top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0</td>
                <td>(724, 0)</td>
                <td>top_bf_0/delay_ctrl/N_728_inferred_clock_RNIOPOQ4/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(726, 43)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>22</td>
                <td>top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0</td>
                <td>(725, 0)</td>
                <td>top_bf_0/delay_ctrl/N_729_inferred_clock_RNIP825/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(729, 43)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>23</td>
                <td>top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0</td>
                <td>(726, 0)</td>
                <td>top_bf_0/delay_ctrl/N_730_inferred_clock_RNIHH5S7/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(722, 15)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>24</td>
                <td>top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0</td>
                <td>(727, 0)</td>
                <td>top_bf_0/delay_ctrl/N_731_inferred_clock_RNII0F63/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(731, 42)</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>24</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>30</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>51</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>572</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals below to dedicated global resources. Refer to the PolarFire and PolarFire SoC Clocking Resources User Guide for more information
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_6_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_733</td>
                <td>top_bf_0/delay_ctrl/x_ic[6][0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[6][1]:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_3_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_740</td>
                <td>top_bf_0/delay_ctrl/x_ic[3][0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[3][1]:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_2_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_737</td>
                <td>top_bf_0/delay_ctrl/x_ic[2][0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[2][1]:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_5_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_734</td>
                <td>top_bf_0/delay_ctrl/x_ic[5][1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[5][0]:CLK</td>
            </tr>
            <tr>
                <td>5</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_4_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_735</td>
                <td>top_bf_0/delay_ctrl/x_ic[4][0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[4][1]:CLK</td>
            </tr>
            <tr>
                <td>6</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_1_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_738</td>
                <td>top_bf_0/delay_ctrl/x_ic[1][1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[1][0]:CLK</td>
            </tr>
            <tr>
                <td>7</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_11_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_732</td>
                <td>top_bf_0/delay_ctrl/x_ic[11][0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[11][1]:CLK</td>
            </tr>
            <tr>
                <td>8</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_0_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_739</td>
                <td>top_bf_0/delay_ctrl/x_ic[0][1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[0][0]:CLK</td>
            </tr>
            <tr>
                <td>9</td>
                <td>top_bf_0/delay_ctrl/coord_inst/un1_channel_idx_7_0_a4:Y</td>
                <td>top_bf_0/delay_ctrl/N_736</td>
                <td>top_bf_0/delay_ctrl/x_ic[7][1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>top_bf_0/delay_ctrl/x_ic[7][0]:CLK</td>
            </tr>
        </table>
    </body>
</html>
