SCHM0103

HEADER
{
 FREEID 9652
 VARIABLES
 {
  #ARCHITECTURE="test_environment"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="test_environment"
  #LANGUAGE="VHDL"
  AUTHOR="Mariusz Dykierek"
  COMPANY="Aldec-ADT"
  CREATIONDATE="10/03/2005"
  TITLE="No Title"
 }
 SYMBOL "#default" "fifo" "fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="data_width:INTEGER:=16"
    #GENERIC1="fifo_depth:INTEGER:=16"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1093619686"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,480,280)
    FREEID 21
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,460,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,78,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (401,30,455,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,76,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (429,70,455,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,48,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (254,110,455,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,80,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,228,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,78,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (480,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="empty"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_en"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (480,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="full"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (480,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_data(data_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_data(data_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_en"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "clocks" "clocks"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="clk_period:TIME:=10 ns"
    #GENERIC1="clk_ratio:POSITIVE:=4"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1093799812"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,120)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (82,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (80,70,135,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "tester" "tester"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,STD;\n"+
"use IEEE.STD_LOGIC_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1117896027"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,200)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,74,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,104,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (154,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,109,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (136,110,195,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (80,150,195,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FULL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ID(2:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_CLK"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WR_CLK"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VALID"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (220,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VALUE(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="fifo"
    #GENERIC0="data_width:INTEGER:=data_width"
    #GENERIC1="fifo_depth:INTEGER:=fifo_depth"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="fifo"
   }
   COORD (1420,580)
   VERTEXES ( (6,8683), (16,8685), (18,8687), (4,8697), (8,9131), (10,9166) )
   PINPROP 10,"#PIN_STATE","0"
  }
  TEXT  11, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1394,544,1433,579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  15, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1394,860,1435,895)
   MARGINS (1,1)
   PARENT 10
  }
  INSTANCE  296, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #LIBRARY="#connectors"
    #REFERENCE="rd_clk"
    #SYMBOL="Global"
   }
   COORD (460,560)
  }
  TEXT  297, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (475,543,555,578)
   ALIGN 4
   MARGINS (1,1)
   PARENT 296
  }
  INSTANCE  301, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #LIBRARY="#connectors"
    #REFERENCE="wr_clk"
    #SYMBOL="Global"
   }
   COORD (460,640)
  }
  TEXT  302, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (475,623,560,658)
   ALIGN 4
   MARGINS (1,1)
   PARENT 301
  }
  NET WIRE  355, 0, 0
  {
   VARIABLES
   {
    #NAME="rd_en"
   }
  }
  TEXT  373, 0, 0
  {
   TEXT "$#NAME"
   RECT (1328,631,1392,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8702
  }
  GENERIC  479, 0, 0
  {
   LABEL "Generic_1"
   TEXT "data_width : integer :=16"
   RECT (1400,240,1760,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  490, 0, 0
  {
   LABEL "Generic_2"
   TEXT "fifo_depth : integer :=16"
   RECT (1400,380,1760,460)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  1576, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="clocks"
    #GENERIC0="clk_period:TIME:=clk_period"
    #GENERIC1="clk_ratio:POSITIVE:=clk_ratio"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="clocks"
   }
   COORD (260,540)
  }
  TEXT  1577, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (260,504,299,539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1576
  }
  TEXT  1581, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (260,660,344,695)
   MARGINS (1,1)
   PARENT 1576
  }
  GENERIC  1616, 0, 0
  {
   LABEL "Generic_3"
   TEXT "clk_period : time := 10 ns"
   RECT (220,240,600,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  1617, 0, 0
  {
   LABEL "Generic_4"
   TEXT "clk_ratio : positive := 4"
   RECT (220,380,600,460)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  1775, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (1140,620)
   VERTEXES ( (2,8684) )
  }
  TEXT  1776, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1151,573,1214,608)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1775
  }
  NET BUS  1838, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_data(11:0)"
   }
  }
  TEXT  1839, 0, 0
  {
   TEXT "$#NAME"
   RECT (1164,1031,1313,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9156
  }
  TEXT  1855, 0, 0
  {
   TEXT "$#NAME"
   RECT (1161,991,1323,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9162
  }
  NET BUS  1903, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_data(data_width-1:0)"
   }
  }
  TEXT  1904, 0, 0
  {
   TEXT "$#NAME"
   RECT (1340,906,1601,935)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8706
  }
  NET WIRE  2060, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_data(15)"
   }
  }
  TEXT  2061, 0, 0
  {
   TEXT "$#NAME"
   RECT (1196,941,1325,970)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8710
  }
  NET WIRE  2354, 0, 0
  {
   VARIABLES
   {
    #NAME="full"
   }
  }
  TEXT  2355, 0, 0
  {
   TEXT "$#NAME"
   RECT (1279,490,1314,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9143
  }
  NET BUS  7619, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_data(14:12)"
   }
  }
  TEXT  8605, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (240,700,540,766)
   PARENT 1576
  }
  TEXT  8609, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1660,880,1974,946)
   PARENT 10
  }
  NET WIRE  8667, 0, 0
  {
   VARIABLES
   {
    #NAME="empty"
   }
  }
  TEXT  8668, 0, 0
  {
   TEXT "$#NAME"
   RECT (1896,590,1964,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8726
  }
  VTX  8683, 0, 0
  {
   COORD (1420,660)
  }
  VTX  8684, 0, 0
  {
   COORD (1140,620)
  }
  VTX  8685, 0, 0
  {
   COORD (1420,780)
  }
  VTX  8686, 0, 0
  {
   COORD (1340,1020)
  }
  VTX  8687, 0, 0
  {
   COORD (1420,820)
  }
  VTX  8688, 0, 0
  {
   COORD (1120,980)
  }
  VTX  8689, 0, 0
  {
   COORD (1340,980)
  }
  VTX  8697, 0, 0
  {
   COORD (1900,620)
  }
  VTX  8698, 0, 0
  {
   COORD (1960,620)
  }
  VTX  8701, 0, 0
  {
   COORD (1140,660)
  }
  WIRE  8702, 0, 0
  {
   NET 355
   VTX 8683, 8701
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  8703, 0, 0
  {
   NET 355
   VTX 8701, 8684
  }
  VTX  8704, 0, 0
  {
   COORD (1340,780)
  }
  BUS  8705, 0, 0
  {
   NET 1903
   VTX 8685, 8704
  }
  BUS  8706, 0, 0
  {
   NET 1903
   VTX 8704, 8686
   BUSTAPS ( 8689 )
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8707, 0, 0
  {
   COORD (1120,820)
  }
  WIRE  8708, 0, 0
  {
   NET 2060
   VTX 8687, 8707
  }
  WIRE  8709, 0, 0
  {
   NET 2060
   VTX 8707, 8688
  }
  WIRE  8710, 0, 0
  {
   NET 2060
   VTX 8688, 8689
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  8726, 0, 0
  {
   NET 8667
   VTX 8697, 8698
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9131, 0, 0
  {
   COORD (1900,660)
  }
  VTX  9132, 0, 0
  {
   COORD (680,940)
  }
  VTX  9137, 0, 0
  {
   COORD (900,1060)
  }
  VTX  9138, 0, 0
  {
   COORD (1980,660)
  }
  WIRE  9139, 0, 0
  {
   NET 2354
   VTX 9131, 9138
  }
  VTX  9140, 0, 0
  {
   COORD (1980,520)
  }
  WIRE  9141, 0, 0
  {
   NET 2354
   VTX 9138, 9140
  }
  VTX  9142, 0, 0
  {
   COORD (620,520)
  }
  WIRE  9143, 0, 0
  {
   NET 2354
   VTX 9140, 9142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9144, 0, 0
  {
   COORD (620,940)
  }
  WIRE  9145, 0, 0
  {
   NET 2354
   VTX 9142, 9144
  }
  WIRE  9146, 0, 0
  {
   NET 2354
   VTX 9144, 9132
  }
  VTX  9154, 0, 0
  {
   COORD (1340,1060)
  }
  BUS  9155, 0, 0
  {
   NET 1838
   VTX 8686, 9154
  }
  BUS  9156, 0, 0
  {
   NET 1838
   VTX 9154, 9137
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9160, 0, 0
  {
   COORD (900,940)
  }
  VTX  9161, 0, 0
  {
   COORD (920,1020)
  }
  BUS  9162, 0, 0
  {
   NET 7619
   VTX 8686, 9161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9163, 0, 0
  {
   COORD (920,940)
  }
  BUS  9164, 0, 0
  {
   NET 7619
   VTX 9161, 9163
  }
  BUS  9165, 0, 0
  {
   NET 7619
   VTX 9163, 9160
  }
  VTX  9166, 0, 0
  {
   COORD (1420,700)
  }
  VTX  9167, 0, 0
  {
   COORD (900,980)
  }
  VTX  9168, 0, 0
  {
   COORD (940,700)
  }
  WIRE  9169, 0, 0
  {
   NET 9591
   VTX 9166, 9168
  }
  VTX  9170, 0, 0
  {
   COORD (940,980)
  }
  WIRE  9171, 0, 0
  {
   NET 9591
   VTX 9168, 9170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9172, 0, 0
  {
   NET 9591
   VTX 9170, 9167
  }
  VTX  9201, 0, 0
  {
   COORD (900,1020)
  }
  VTX  9202, 0, 0
  {
   COORD (910,1020)
  }
  WIRE  9203, 0, 0
  {
   NET 2060
   VTX 9201, 9202
  }
  VTX  9204, 0, 0
  {
   COORD (910,1000)
  }
  WIRE  9205, 0, 0
  {
   NET 2060
   VTX 9202, 9204
  }
  VTX  9206, 0, 0
  {
   COORD (1040,1000)
  }
  WIRE  9207, 0, 0
  {
   NET 2060
   VTX 9204, 9206
  }
  VTX  9208, 0, 0
  {
   COORD (1040,980)
  }
  WIRE  9209, 0, 0
  {
   NET 2060
   VTX 9206, 9208
  }
  WIRE  9210, 0, 0
  {
   NET 2060
   VTX 9208, 8688
  }
  INSTANCE  9428, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="tester"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="tester"
   }
   COORD (680,900)
   VERTEXES ( (2,9132), (4,9160), (8,9167), (12,9201), (14,9137) )
  }
  TEXT  9429, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (680,864,719,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9428
  }
  TEXT  9433, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (680,1100,755,1135)
   MARGINS (1,1)
   PARENT 9428
  }
  NET WIRE  9591, 0, 0
  {
   VARIABLES
   {
    #NAME="reset"
   }
  }
  TEXT  9592, 0, 0
  {
   TEXT "$#NAME"
   RECT (942,826,997,855)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9171
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1112952848"
  }
 }
 
 BODY
 {
  TEXT  9624, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1386,1257,1439)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  9625, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  9626, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1141,1444,1212,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  9627, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  9628, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1130,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  9629, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1130,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  9630, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1380), (1300,1500) )
  }
  LINE  9631, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1240), (1130,1240), (1130,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  9632, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1140,1260,1435,1361)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  9633, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1440,1240), (1440,1380) )
  }
  LINE  9634, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1616,1304), (1682,1304) )
   FILL (0,(0,4,255),0)
  }
  LINE  9635, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1585,1300), (1585,1300) )
   FILL (0,(0,4,255),0)
  }
  LINE  9636, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1634,1304), (1650,1264) )
   FILL (0,(0,4,255),0)
  }
  TEXT  9637, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (1663,1246,1961,1348)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  9638, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1576,1264), (1551,1327) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  9639, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (1583,1290), (1616,1304), (1583,1315), (1583,1290) )
   CONTROLS (( (1607,1290), (1615,1289)),( (1613,1315), (1610,1315)),( (1583,1307), (1583,1302)) )
  }
  LINE  9640, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1495,1311), (1583,1311) )
   FILL (0,(0,4,255),0)
  }
  LINE  9641, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1502,1294), (1583,1294) )
   FILL (0,(0,4,255),0)
  }
  LINE  9642, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1688,1271), (1511,1271) )
   FILL (0,(0,4,255),0)
  }
  LINE  9643, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1686,1278), (1508,1278) )
   FILL (0,(0,4,255),0)
  }
  LINE  9644, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1700,1286), (1506,1286) )
   FILL (0,(0,4,255),0)
  }
  LINE  9645, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1702,1294), (1510,1294) )
   FILL (0,(0,4,255),0)
  }
  LINE  9646, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1615,1302), (1499,1302) )
   FILL (0,(0,4,255),0)
  }
  LINE  9647, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1680,1311), (1495,1311) )
   FILL (0,(0,4,255),0)
  }
  LINE  9648, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1673,1319), (1492,1319) )
   FILL (0,(0,4,255),0)
  }
  TEXT  9649, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (1482,1336,1934,1370)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  9650, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1667,1327), (1489,1327) )
   FILL (0,(0,4,255),0)
  }
  LINE  9651, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1690,1264), (1514,1264) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

