-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity backprop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights1_ce0 : OUT STD_LOGIC;
    weights1_we0 : OUT STD_LOGIC;
    weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights2_ce0 : OUT STD_LOGIC;
    weights2_we0 : OUT STD_LOGIC;
    weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights3_ce0 : OUT STD_LOGIC;
    weights3_we0 : OUT STD_LOGIC;
    weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases1_ce0 : OUT STD_LOGIC;
    biases1_we0 : OUT STD_LOGIC;
    biases1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases2_ce0 : OUT STD_LOGIC;
    biases2_we0 : OUT STD_LOGIC;
    biases2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    biases3_ce0 : OUT STD_LOGIC;
    biases3_we0 : OUT STD_LOGIC;
    biases3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    training_data_ce0 : OUT STD_LOGIC;
    training_data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_targets_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    training_targets_ce0 : OUT STD_LOGIC;
    training_targets_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of backprop is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "backprop_backprop,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.974629,HLS_SYN_LAT=50132118,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=10800,HLS_SYN_LUT=12085,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv8_A3 : STD_LOGIC_VECTOR (7 downto 0) := "10100011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phi_mul_load_reg_867 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_32_reg_873 : STD_LOGIC_VECTOR (7 downto 0);
    signal activations3_0_reg_909 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal activations3_1_reg_914 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations3_2_reg_919 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln374_fu_618_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln374_reg_972 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal activations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal activations1_ce0 : STD_LOGIC;
    signal activations1_we0 : STD_LOGIC;
    signal activations1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal activations1_ce1 : STD_LOGIC;
    signal activations1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal activations2_ce0 : STD_LOGIC;
    signal activations2_we0 : STD_LOGIC;
    signal activations2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal activations2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal activations2_ce1 : STD_LOGIC;
    signal activations2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dactivations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dactivations1_ce0 : STD_LOGIC;
    signal dactivations1_we0 : STD_LOGIC;
    signal dactivations1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dactivations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dactivations2_ce0 : STD_LOGIC;
    signal dactivations2_we0 : STD_LOGIC;
    signal dactivations2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal delta_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal delta_weights1_ce0 : STD_LOGIC;
    signal delta_weights1_we0 : STD_LOGIC;
    signal delta_weights1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal delta_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal delta_weights2_ce0 : STD_LOGIC;
    signal delta_weights2_we0 : STD_LOGIC;
    signal delta_weights2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal delta_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal delta_weights3_ce0 : STD_LOGIC;
    signal delta_weights3_we0 : STD_LOGIC;
    signal delta_weights3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal oracle_activations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal oracle_activations1_ce0 : STD_LOGIC;
    signal oracle_activations1_we0 : STD_LOGIC;
    signal oracle_activations1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal oracle_activations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal oracle_activations2_ce0 : STD_LOGIC;
    signal oracle_activations2_we0 : STD_LOGIC;
    signal oracle_activations2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_2_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_2_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_1_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_1_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_0_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_0_1_out_ap_vld : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_idle : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_ready : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_we0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce1 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce1 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_idle : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_ready : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_we0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce1 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce1 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_we0 : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_idle : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_ready : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_ce0 : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_ce : STD_LOGIC;
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_sum_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_sum_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_idle : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_ready : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_ce0 : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out_ap_vld : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_ap_start : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_ap_done : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_ap_idle : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_ap_ready : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_delta_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_delta_matrix_weights3_fu_361_delta_weights3_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_delta_weights3_we0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_delta_weights3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights3_fu_361_last_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_delta_matrix_weights3_fu_361_last_activations_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_ap_start : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_ap_done : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_ap_idle : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_ap_ready : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_weights3_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_oracle_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_oracle_activations_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_oracle_activations_we0 : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_oracle_activations_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_dactivations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_dactivations_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_ap_start : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_ap_done : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_ap_idle : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_ap_ready : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_delta_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_delta_weights2_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_delta_weights2_we0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_delta_weights2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_output_difference_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_output_difference_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_last_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_last_activations_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_ap_start : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_ap_done : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_ap_idle : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_ap_ready : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_weights2_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_output_differences_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_output_differences_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_oracle_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_oracle_activations_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_oracle_activations_we0 : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_oracle_activations_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_dactivations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_dactivations_ce0 : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_ap_start : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_ap_done : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_ap_idle : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_ap_ready : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_we0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_output_difference_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_output_difference_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_training_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_training_data_ce0 : STD_LOGIC;
    signal grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_update_weights_1_fu_406_ap_start : STD_LOGIC;
    signal grp_update_weights_1_fu_406_ap_done : STD_LOGIC;
    signal grp_update_weights_1_fu_406_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_fu_406_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_fu_406_weights1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights1_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_fu_406_weights2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights2_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_fu_406_weights3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights3_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_weights3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_d_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_fu_406_d_weights1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_d_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_fu_406_d_weights2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_d_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_fu_406_d_weights3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_fu_406_biases1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases1_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_fu_406_biases2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases2_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_biases3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_fu_406_biases3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases3_we0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_biases3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_d_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_fu_406_d_biases1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_d_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_fu_406_d_biases2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_fu_406_grp_fu_986_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_986_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_986_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_986_p_ce : STD_LOGIC;
    signal grp_update_weights_1_fu_406_grp_fu_990_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_990_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_990_p_ce : STD_LOGIC;
    signal grp_update_weights_1_fu_406_grp_fu_998_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_998_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_fu_406_grp_fu_998_p_ce : STD_LOGIC;
    signal grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln356_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_get_delta_matrix_weights3_fu_361_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_get_oracle_activations2_1_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal grp_get_delta_matrix_weights2_fu_381_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_get_oracle_activations1_1_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_update_weights_1_fu_406_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal phi_mul_fu_90 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln356_1_fu_446_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_fu_94 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln356_fu_458_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal dactivations3_0_01_fu_98 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dactivations3_1_02_fu_102 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dactivations3_2_03_fu_106 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal net_outputs_0_04_fu_110 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal net_outputs_1_05_fu_114 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal net_outputs_2_06_fu_118 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal activations3_0_0_fu_122 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal activations3_1_0_fu_126 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal activations3_2_0_fu_130 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal output_difference_0_020_fu_134 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal output_difference_1_021_fu_138 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal output_difference_2_022_fu_142 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal trunc_ln374_fu_607_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_610_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_fu_580_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_986_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_986_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_986_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_986_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_986_ce : STD_LOGIC;
    signal grp_fu_990_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_990_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_990_ce : STD_LOGIC;
    signal grp_fu_994_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_994_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_994_ce : STD_LOGIC;
    signal grp_fu_998_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_998_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_998_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_998_ce : STD_LOGIC;
    signal grp_fu_1002_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1002_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1002_ce : STD_LOGIC;
    signal grp_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_block_state22_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component backprop_backprop_Pipeline_backprop_loop1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        activations3_2_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_1_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_0_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations1_ce0 : OUT STD_LOGIC;
        activations1_we0 : OUT STD_LOGIC;
        activations1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations2_ce0 : OUT STD_LOGIC;
        activations2_we0 : OUT STD_LOGIC;
        activations2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_1_out_ap_vld : OUT STD_LOGIC;
        activations3_1_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_1_1_out_ap_vld : OUT STD_LOGIC;
        activations3_0_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component backprop_matrix_vector_product_with_bias_input_layer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce0 : OUT STD_LOGIC;
        biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce0 : OUT STD_LOGIC;
        weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations_ce0 : OUT STD_LOGIC;
        activations_we0 : OUT STD_LOGIC;
        activations_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations_ce1 : OUT STD_LOGIC;
        activations_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        training_data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        training_data_ce0 : OUT STD_LOGIC;
        training_data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        idx : IN STD_LOGIC_VECTOR (11 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_RELU_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        activations1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations1_ce0 : OUT STD_LOGIC;
        activations1_we0 : OUT STD_LOGIC;
        activations1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations1_ce1 : OUT STD_LOGIC;
        activations1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dactivations1_ce0 : OUT STD_LOGIC;
        dactivations1_we0 : OUT STD_LOGIC;
        dactivations1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_994_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_994_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC;
        grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_matrix_vector_product_with_bias_second_layer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce0 : OUT STD_LOGIC;
        biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce0 : OUT STD_LOGIC;
        weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations_ce0 : OUT STD_LOGIC;
        activations_we0 : OUT STD_LOGIC;
        activations_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations_ce1 : OUT STD_LOGIC;
        activations_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        input_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_activations_ce0 : OUT STD_LOGIC;
        input_activations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_RELU_loop11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        activations2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations2_ce0 : OUT STD_LOGIC;
        activations2_we0 : OUT STD_LOGIC;
        activations2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        activations2_ce1 : OUT STD_LOGIC;
        activations2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dactivations2_ce0 : OUT STD_LOGIC;
        dactivations2_we0 : OUT STD_LOGIC;
        dactivations2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_994_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_994_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC;
        grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_matrix_vector_product_with_bias_output_layer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        biases3_ce0 : OUT STD_LOGIC;
        biases3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce0 : OUT STD_LOGIC;
        weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        input_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_activations_ce0 : OUT STD_LOGIC;
        input_activations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_994_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_994_p_ce : OUT STD_LOGIC;
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_RELU_loop12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        activations3_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_2_03 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_1_02 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_0_01 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_4_out_ap_vld : OUT STD_LOGIC;
        activations3_1_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_1_4_out_ap_vld : OUT STD_LOGIC;
        activations3_0_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        activations3_0_4_out_ap_vld : OUT STD_LOGIC;
        dactivations3_2_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_2_1_out_ap_vld : OUT STD_LOGIC;
        dactivations3_1_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_1_1_out_ap_vld : OUT STD_LOGIC;
        dactivations3_0_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_0_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC;
        grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_soft_max_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        activations3_0_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_1_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_soft_max_loop2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_outputs_2_06 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_1_05 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_0_04 : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_0_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_1_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        activations3_2_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_2_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_2_1_out_ap_vld : OUT STD_LOGIC;
        net_outputs_1_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_1_1_out_ap_vld : OUT STD_LOGIC;
        net_outputs_0_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_0_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_backprop_Pipeline_take_difference_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_difference_2_022 : IN STD_LOGIC_VECTOR (63 downto 0);
        output_difference_1_021 : IN STD_LOGIC_VECTOR (63 downto 0);
        output_difference_0_020 : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_0_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_1_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        net_outputs_2_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        sub_ln374 : IN STD_LOGIC_VECTOR (8 downto 0);
        training_targets_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        training_targets_ce0 : OUT STD_LOGIC;
        training_targets_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_0_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_1_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        dactivations3_2_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        output_difference_2_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_difference_2_1_out_ap_vld : OUT STD_LOGIC;
        output_difference_1_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_difference_1_1_out_ap_vld : OUT STD_LOGIC;
        output_difference_0_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_difference_0_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_get_delta_matrix_weights3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        delta_weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        delta_weights3_ce0 : OUT STD_LOGIC;
        delta_weights3_we0 : OUT STD_LOGIC;
        delta_weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        last_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        last_activations_ce0 : OUT STD_LOGIC;
        last_activations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_get_oracle_activations2_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce0 : OUT STD_LOGIC;
        weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        oracle_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        oracle_activations_ce0 : OUT STD_LOGIC;
        oracle_activations_we0 : OUT STD_LOGIC;
        oracle_activations_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dactivations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dactivations_ce0 : OUT STD_LOGIC;
        dactivations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_get_delta_matrix_weights2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        delta_weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        delta_weights2_ce0 : OUT STD_LOGIC;
        delta_weights2_we0 : OUT STD_LOGIC;
        delta_weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_difference_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_difference_ce0 : OUT STD_LOGIC;
        output_difference_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        last_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        last_activations_ce0 : OUT STD_LOGIC;
        last_activations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_get_oracle_activations1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce0 : OUT STD_LOGIC;
        weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        output_differences_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_differences_ce0 : OUT STD_LOGIC;
        output_differences_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        oracle_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        oracle_activations_ce0 : OUT STD_LOGIC;
        oracle_activations_we0 : OUT STD_LOGIC;
        oracle_activations_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dactivations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dactivations_ce0 : OUT STD_LOGIC;
        dactivations_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_get_delta_matrix_weights1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        delta_weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        delta_weights1_ce0 : OUT STD_LOGIC;
        delta_weights1_we0 : OUT STD_LOGIC;
        delta_weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_difference_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_difference_ce0 : OUT STD_LOGIC;
        output_difference_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        training_data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        training_data_ce0 : OUT STD_LOGIC;
        training_data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        idx : IN STD_LOGIC_VECTOR (11 downto 0);
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce0 : OUT STD_LOGIC;
        weights1_we0 : OUT STD_LOGIC;
        weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce0 : OUT STD_LOGIC;
        weights2_we0 : OUT STD_LOGIC;
        weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce0 : OUT STD_LOGIC;
        weights3_we0 : OUT STD_LOGIC;
        weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        d_weights1_ce0 : OUT STD_LOGIC;
        d_weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        d_weights2_ce0 : OUT STD_LOGIC;
        d_weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        d_weights3_ce0 : OUT STD_LOGIC;
        d_weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce0 : OUT STD_LOGIC;
        biases1_we0 : OUT STD_LOGIC;
        biases1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce0 : OUT STD_LOGIC;
        biases2_we0 : OUT STD_LOGIC;
        biases2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        biases3_ce0 : OUT STD_LOGIC;
        biases3_we0 : OUT STD_LOGIC;
        biases3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_biases1_ce0 : OUT STD_LOGIC;
        d_biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_biases2_ce0 : OUT STD_LOGIC;
        d_biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_986_p_ce : OUT STD_LOGIC;
        grp_fu_990_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_990_p_ce : OUT STD_LOGIC;
        grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_998_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dadd_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_ddiv_64ns_64ns_64_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dexp_64ns_64ns_64_10_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_activations1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dactivations1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_delta_weights1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_delta_weights2_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_delta_weights3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    activations1_U : component backprop_activations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activations1_address0,
        ce0 => activations1_ce0,
        we0 => activations1_we0,
        d0 => activations1_d0,
        q0 => activations1_q0,
        address1 => activations1_address1,
        ce1 => activations1_ce1,
        q1 => activations1_q1);

    activations2_U : component backprop_activations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activations2_address0,
        ce0 => activations2_ce0,
        we0 => activations2_we0,
        d0 => activations2_d0,
        q0 => activations2_q0,
        address1 => activations2_address1,
        ce1 => activations2_ce1,
        q1 => activations2_q1);

    dactivations1_U : component backprop_dactivations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dactivations1_address0,
        ce0 => dactivations1_ce0,
        we0 => dactivations1_we0,
        d0 => grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_d0,
        q0 => dactivations1_q0);

    dactivations2_U : component backprop_dactivations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dactivations2_address0,
        ce0 => dactivations2_ce0,
        we0 => dactivations2_we0,
        d0 => grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_d0,
        q0 => dactivations2_q0);

    delta_weights1_U : component backprop_delta_weights1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 832,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delta_weights1_address0,
        ce0 => delta_weights1_ce0,
        we0 => delta_weights1_we0,
        d0 => grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_d0,
        q0 => delta_weights1_q0);

    delta_weights2_U : component backprop_delta_weights2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delta_weights2_address0,
        ce0 => delta_weights2_ce0,
        we0 => delta_weights2_we0,
        d0 => grp_get_delta_matrix_weights2_fu_381_delta_weights2_d0,
        q0 => delta_weights2_q0);

    delta_weights3_U : component backprop_delta_weights3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delta_weights3_address0,
        ce0 => delta_weights3_ce0,
        we0 => delta_weights3_we0,
        d0 => grp_get_delta_matrix_weights3_fu_361_delta_weights3_d0,
        q0 => delta_weights3_q0);

    oracle_activations1_U : component backprop_dactivations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => oracle_activations1_address0,
        ce0 => oracle_activations1_ce0,
        we0 => oracle_activations1_we0,
        d0 => grp_get_oracle_activations1_1_fu_388_oracle_activations_d0,
        q0 => oracle_activations1_q0);

    oracle_activations2_U : component backprop_dactivations1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => oracle_activations2_address0,
        ce0 => oracle_activations2_ce0,
        we0 => oracle_activations2_we0,
        d0 => grp_get_oracle_activations2_1_fu_370_oracle_activations_d0,
        q0 => oracle_activations2_q0);

    grp_backprop_Pipeline_backprop_loop1_1_fu_246 : component backprop_backprop_Pipeline_backprop_loop1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start,
        ap_done => grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done,
        ap_idle => grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_idle,
        ap_ready => grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_ready,
        activations3_2_0 => activations3_2_0_fu_130,
        activations3_1_0 => activations3_1_0_fu_126,
        activations3_0_0 => activations3_0_0_fu_122,
        activations1_address0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_address0,
        activations1_ce0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_ce0,
        activations1_we0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_we0,
        activations1_d0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_d0,
        activations2_address0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_address0,
        activations2_ce0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_ce0,
        activations2_we0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_we0,
        activations2_d0 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_d0,
        activations3_2_1_out => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_2_1_out,
        activations3_2_1_out_ap_vld => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_2_1_out_ap_vld,
        activations3_1_1_out => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_1_1_out,
        activations3_1_1_out_ap_vld => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_1_1_out_ap_vld,
        activations3_0_1_out => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_0_1_out,
        activations3_0_1_out_ap_vld => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_0_1_out_ap_vld);

    grp_matrix_vector_product_with_bias_input_layer_1_fu_258 : component backprop_matrix_vector_product_with_bias_input_layer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start,
        ap_done => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done,
        ap_idle => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_idle,
        ap_ready => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_ready,
        biases1_address0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_address0,
        biases1_ce0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_ce0,
        biases1_q0 => biases1_q0,
        weights1_address0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_address0,
        weights1_ce0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_ce0,
        weights1_q0 => weights1_q0,
        activations_address0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address0,
        activations_ce0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce0,
        activations_we0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_we0,
        activations_d0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_d0,
        activations_address1 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address1,
        activations_ce1 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce1,
        activations_q1 => activations1_q1,
        training_data_address0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_address0,
        training_data_ce0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_ce0,
        training_data_q0 => training_data_q0,
        idx => phi_mul_load_reg_867,
        grp_fu_986_p_din0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_ce);

    grp_backprop_Pipeline_RELU_loop1_fu_270 : component backprop_backprop_Pipeline_RELU_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start,
        ap_done => grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done,
        ap_idle => grp_backprop_Pipeline_RELU_loop1_fu_270_ap_idle,
        ap_ready => grp_backprop_Pipeline_RELU_loop1_fu_270_ap_ready,
        activations1_address0 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address0,
        activations1_ce0 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce0,
        activations1_we0 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_we0,
        activations1_d0 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_d0,
        activations1_address1 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address1,
        activations1_ce1 => grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce1,
        activations1_q1 => activations1_q1,
        dactivations1_address0 => grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_address0,
        dactivations1_ce0 => grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_ce0,
        dactivations1_we0 => grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_we0,
        dactivations1_d0 => grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_d0,
        grp_fu_986_p_din0 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_ce,
        grp_fu_994_p_din0 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din0,
        grp_fu_994_p_din1 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din1,
        grp_fu_994_p_opcode => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_opcode,
        grp_fu_994_p_dout0 => grp_fu_994_p2,
        grp_fu_994_p_ce => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_ce,
        grp_fu_990_p_din0 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_ce,
        grp_fu_998_p_din0 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din0,
        grp_fu_998_p_din1 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din1,
        grp_fu_998_p_dout0 => grp_fu_998_p2,
        grp_fu_998_p_ce => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_ce,
        grp_fu_1002_p_din0 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_ce);

    grp_matrix_vector_product_with_bias_second_layer_1_fu_276 : component backprop_matrix_vector_product_with_bias_second_layer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start,
        ap_done => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done,
        ap_idle => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_idle,
        ap_ready => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_ready,
        biases2_address0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_address0,
        biases2_ce0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_ce0,
        biases2_q0 => biases2_q0,
        weights2_address0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_address0,
        weights2_ce0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_ce0,
        weights2_q0 => weights2_q0,
        activations_address0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address0,
        activations_ce0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce0,
        activations_we0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_we0,
        activations_d0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_d0,
        activations_address1 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address1,
        activations_ce1 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce1,
        activations_q1 => activations2_q1,
        input_activations_address0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_address0,
        input_activations_ce0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_ce0,
        input_activations_q0 => activations1_q0,
        grp_fu_986_p_din0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_ce);

    grp_backprop_Pipeline_RELU_loop11_fu_286 : component backprop_backprop_Pipeline_RELU_loop11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start,
        ap_done => grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done,
        ap_idle => grp_backprop_Pipeline_RELU_loop11_fu_286_ap_idle,
        ap_ready => grp_backprop_Pipeline_RELU_loop11_fu_286_ap_ready,
        activations2_address0 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address0,
        activations2_ce0 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce0,
        activations2_we0 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_we0,
        activations2_d0 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_d0,
        activations2_address1 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address1,
        activations2_ce1 => grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce1,
        activations2_q1 => activations2_q1,
        dactivations2_address0 => grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_address0,
        dactivations2_ce0 => grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_ce0,
        dactivations2_we0 => grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_we0,
        dactivations2_d0 => grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_d0,
        grp_fu_986_p_din0 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_ce,
        grp_fu_994_p_din0 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din0,
        grp_fu_994_p_din1 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din1,
        grp_fu_994_p_opcode => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_opcode,
        grp_fu_994_p_dout0 => grp_fu_994_p2,
        grp_fu_994_p_ce => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_ce,
        grp_fu_990_p_din0 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_ce,
        grp_fu_998_p_din0 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din0,
        grp_fu_998_p_din1 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din1,
        grp_fu_998_p_dout0 => grp_fu_998_p2,
        grp_fu_998_p_ce => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_ce,
        grp_fu_1002_p_din0 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_ce);

    grp_matrix_vector_product_with_bias_output_layer_1_fu_292 : component backprop_matrix_vector_product_with_bias_output_layer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start,
        ap_done => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done,
        ap_idle => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_idle,
        ap_ready => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_ready,
        biases3_address0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_address0,
        biases3_ce0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_ce0,
        biases3_q0 => biases3_q0,
        weights3_address0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_address0,
        weights3_ce0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_ce0,
        weights3_q0 => weights3_q0,
        p_read => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_0_1_out,
        p_read1 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_1_1_out,
        p_read2 => grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations3_2_1_out,
        input_activations_address0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_address0,
        input_activations_ce0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_ce0,
        input_activations_q0 => activations2_q0,
        ap_return_0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_0,
        ap_return_1 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_1,
        ap_return_2 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_2,
        grp_fu_994_p_din0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din0,
        grp_fu_994_p_din1 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din1,
        grp_fu_994_p_opcode => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_opcode,
        grp_fu_994_p_dout0 => grp_fu_994_p2,
        grp_fu_994_p_ce => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_ce,
        grp_fu_1006_p_din0 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din1,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_ce);

    grp_backprop_Pipeline_RELU_loop12_fu_304 : component backprop_backprop_Pipeline_RELU_loop12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start,
        ap_done => grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done,
        ap_idle => grp_backprop_Pipeline_RELU_loop12_fu_304_ap_idle,
        ap_ready => grp_backprop_Pipeline_RELU_loop12_fu_304_ap_ready,
        activations3_2 => activations3_2_reg_919,
        activations3_1 => activations3_1_reg_914,
        activations3_0 => activations3_0_reg_909,
        dactivations3_2_03 => dactivations3_2_03_fu_106,
        dactivations3_1_02 => dactivations3_1_02_fu_102,
        dactivations3_0_01 => dactivations3_0_01_fu_98,
        activations3_2_4_out => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out,
        activations3_2_4_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out_ap_vld,
        activations3_1_4_out => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out,
        activations3_1_4_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out_ap_vld,
        activations3_0_4_out => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out,
        activations3_0_4_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out_ap_vld,
        dactivations3_2_1_out => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out,
        dactivations3_2_1_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out_ap_vld,
        dactivations3_1_1_out => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out,
        dactivations3_1_1_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out_ap_vld,
        dactivations3_0_1_out => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out,
        dactivations3_0_1_out_ap_vld => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out_ap_vld,
        grp_fu_986_p_din0 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_ce,
        grp_fu_998_p_din0 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din0,
        grp_fu_998_p_din1 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din1,
        grp_fu_998_p_dout0 => grp_fu_998_p2,
        grp_fu_998_p_ce => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_ce,
        grp_fu_1002_p_din0 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_ce);

    grp_backprop_Pipeline_soft_max_loop1_fu_320 : component backprop_backprop_Pipeline_soft_max_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start,
        ap_done => grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done,
        ap_idle => grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_idle,
        ap_ready => grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_ready,
        activations3_0_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out,
        activations3_1_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out,
        activations3_2_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out,
        sum_out => grp_backprop_Pipeline_soft_max_loop1_fu_320_sum_out,
        sum_out_ap_vld => grp_backprop_Pipeline_soft_max_loop1_fu_320_sum_out_ap_vld,
        grp_fu_986_p_din0 => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_ce,
        grp_fu_1002_p_din0 => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_ce);

    grp_backprop_Pipeline_soft_max_loop2_fu_328 : component backprop_backprop_Pipeline_soft_max_loop2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start,
        ap_done => grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done,
        ap_idle => grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_idle,
        ap_ready => grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_ready,
        net_outputs_2_06 => net_outputs_2_06_fu_118,
        net_outputs_1_05 => net_outputs_1_05_fu_114,
        net_outputs_0_04 => net_outputs_0_04_fu_110,
        activations3_0_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out,
        activations3_1_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out,
        activations3_2_4_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out,
        sum_reload => grp_backprop_Pipeline_soft_max_loop1_fu_320_sum_out,
        net_outputs_2_1_out => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out,
        net_outputs_2_1_out_ap_vld => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out_ap_vld,
        net_outputs_1_1_out => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out,
        net_outputs_1_1_out_ap_vld => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out_ap_vld,
        net_outputs_0_1_out => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out,
        net_outputs_0_1_out_ap_vld => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out_ap_vld,
        grp_fu_998_p_din0 => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din0,
        grp_fu_998_p_din1 => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din1,
        grp_fu_998_p_dout0 => grp_fu_998_p2,
        grp_fu_998_p_ce => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_ce,
        grp_fu_1002_p_din0 => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_ce);

    grp_backprop_Pipeline_take_difference_loop1_fu_342 : component backprop_backprop_Pipeline_take_difference_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start,
        ap_done => grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done,
        ap_idle => grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_idle,
        ap_ready => grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_ready,
        output_difference_2_022 => output_difference_2_022_fu_142,
        output_difference_1_021 => output_difference_1_021_fu_138,
        output_difference_0_020 => output_difference_0_020_fu_134,
        net_outputs_0_1_reload => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out,
        net_outputs_1_1_reload => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out,
        net_outputs_2_1_reload => grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out,
        sub_ln374 => sub_ln374_reg_972,
        training_targets_address0 => grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_address0,
        training_targets_ce0 => grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_ce0,
        training_targets_q0 => training_targets_q0,
        dactivations3_0_1_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out,
        dactivations3_1_1_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out,
        dactivations3_2_1_reload => grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out,
        output_difference_2_1_out => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out,
        output_difference_2_1_out_ap_vld => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out_ap_vld,
        output_difference_1_1_out => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out,
        output_difference_1_1_out_ap_vld => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out_ap_vld,
        output_difference_0_1_out => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out,
        output_difference_0_1_out_ap_vld => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out_ap_vld,
        grp_fu_986_p_din0 => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_ce);

    grp_get_delta_matrix_weights3_fu_361 : component backprop_get_delta_matrix_weights3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_delta_matrix_weights3_fu_361_ap_start,
        ap_done => grp_get_delta_matrix_weights3_fu_361_ap_done,
        ap_idle => grp_get_delta_matrix_weights3_fu_361_ap_idle,
        ap_ready => grp_get_delta_matrix_weights3_fu_361_ap_ready,
        delta_weights3_address0 => grp_get_delta_matrix_weights3_fu_361_delta_weights3_address0,
        delta_weights3_ce0 => grp_get_delta_matrix_weights3_fu_361_delta_weights3_ce0,
        delta_weights3_we0 => grp_get_delta_matrix_weights3_fu_361_delta_weights3_we0,
        delta_weights3_d0 => grp_get_delta_matrix_weights3_fu_361_delta_weights3_d0,
        p_read => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out,
        p_read1 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out,
        p_read2 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out,
        last_activations_address0 => grp_get_delta_matrix_weights3_fu_361_last_activations_address0,
        last_activations_ce0 => grp_get_delta_matrix_weights3_fu_361_last_activations_ce0,
        last_activations_q0 => activations2_q0,
        grp_fu_990_p_din0 => grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_ce);

    grp_get_oracle_activations2_1_fu_370 : component backprop_get_oracle_activations2_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_oracle_activations2_1_fu_370_ap_start,
        ap_done => grp_get_oracle_activations2_1_fu_370_ap_done,
        ap_idle => grp_get_oracle_activations2_1_fu_370_ap_idle,
        ap_ready => grp_get_oracle_activations2_1_fu_370_ap_ready,
        weights3_address0 => grp_get_oracle_activations2_1_fu_370_weights3_address0,
        weights3_ce0 => grp_get_oracle_activations2_1_fu_370_weights3_ce0,
        weights3_q0 => weights3_q0,
        p_read => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out,
        p_read1 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out,
        p_read2 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out,
        oracle_activations_address0 => grp_get_oracle_activations2_1_fu_370_oracle_activations_address0,
        oracle_activations_ce0 => grp_get_oracle_activations2_1_fu_370_oracle_activations_ce0,
        oracle_activations_we0 => grp_get_oracle_activations2_1_fu_370_oracle_activations_we0,
        oracle_activations_d0 => grp_get_oracle_activations2_1_fu_370_oracle_activations_d0,
        dactivations_address0 => grp_get_oracle_activations2_1_fu_370_dactivations_address0,
        dactivations_ce0 => grp_get_oracle_activations2_1_fu_370_dactivations_ce0,
        dactivations_q0 => dactivations2_q0,
        grp_fu_986_p_din0 => grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_ce,
        grp_fu_1006_p_din0 => grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din1,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_ce);

    grp_get_delta_matrix_weights2_fu_381 : component backprop_get_delta_matrix_weights2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_delta_matrix_weights2_fu_381_ap_start,
        ap_done => grp_get_delta_matrix_weights2_fu_381_ap_done,
        ap_idle => grp_get_delta_matrix_weights2_fu_381_ap_idle,
        ap_ready => grp_get_delta_matrix_weights2_fu_381_ap_ready,
        delta_weights2_address0 => grp_get_delta_matrix_weights2_fu_381_delta_weights2_address0,
        delta_weights2_ce0 => grp_get_delta_matrix_weights2_fu_381_delta_weights2_ce0,
        delta_weights2_we0 => grp_get_delta_matrix_weights2_fu_381_delta_weights2_we0,
        delta_weights2_d0 => grp_get_delta_matrix_weights2_fu_381_delta_weights2_d0,
        output_difference_address0 => grp_get_delta_matrix_weights2_fu_381_output_difference_address0,
        output_difference_ce0 => grp_get_delta_matrix_weights2_fu_381_output_difference_ce0,
        output_difference_q0 => oracle_activations2_q0,
        last_activations_address0 => grp_get_delta_matrix_weights2_fu_381_last_activations_address0,
        last_activations_ce0 => grp_get_delta_matrix_weights2_fu_381_last_activations_ce0,
        last_activations_q0 => activations1_q0,
        grp_fu_990_p_din0 => grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_ce);

    grp_get_oracle_activations1_1_fu_388 : component backprop_get_oracle_activations1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_oracle_activations1_1_fu_388_ap_start,
        ap_done => grp_get_oracle_activations1_1_fu_388_ap_done,
        ap_idle => grp_get_oracle_activations1_1_fu_388_ap_idle,
        ap_ready => grp_get_oracle_activations1_1_fu_388_ap_ready,
        weights2_address0 => grp_get_oracle_activations1_1_fu_388_weights2_address0,
        weights2_ce0 => grp_get_oracle_activations1_1_fu_388_weights2_ce0,
        weights2_q0 => weights2_q0,
        output_differences_address0 => grp_get_oracle_activations1_1_fu_388_output_differences_address0,
        output_differences_ce0 => grp_get_oracle_activations1_1_fu_388_output_differences_ce0,
        output_differences_q0 => oracle_activations2_q0,
        oracle_activations_address0 => grp_get_oracle_activations1_1_fu_388_oracle_activations_address0,
        oracle_activations_ce0 => grp_get_oracle_activations1_1_fu_388_oracle_activations_ce0,
        oracle_activations_we0 => grp_get_oracle_activations1_1_fu_388_oracle_activations_we0,
        oracle_activations_d0 => grp_get_oracle_activations1_1_fu_388_oracle_activations_d0,
        dactivations_address0 => grp_get_oracle_activations1_1_fu_388_dactivations_address0,
        dactivations_ce0 => grp_get_oracle_activations1_1_fu_388_dactivations_ce0,
        dactivations_q0 => dactivations1_q0,
        grp_fu_986_p_din0 => grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_ce);

    grp_get_delta_matrix_weights1_1_fu_397 : component backprop_get_delta_matrix_weights1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_delta_matrix_weights1_1_fu_397_ap_start,
        ap_done => grp_get_delta_matrix_weights1_1_fu_397_ap_done,
        ap_idle => grp_get_delta_matrix_weights1_1_fu_397_ap_idle,
        ap_ready => grp_get_delta_matrix_weights1_1_fu_397_ap_ready,
        delta_weights1_address0 => grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_address0,
        delta_weights1_ce0 => grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_ce0,
        delta_weights1_we0 => grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_we0,
        delta_weights1_d0 => grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_d0,
        output_difference_address0 => grp_get_delta_matrix_weights1_1_fu_397_output_difference_address0,
        output_difference_ce0 => grp_get_delta_matrix_weights1_1_fu_397_output_difference_ce0,
        output_difference_q0 => oracle_activations1_q0,
        training_data_address0 => grp_get_delta_matrix_weights1_1_fu_397_training_data_address0,
        training_data_ce0 => grp_get_delta_matrix_weights1_1_fu_397_training_data_ce0,
        training_data_q0 => training_data_q0,
        idx => phi_mul_load_reg_867,
        grp_fu_990_p_din0 => grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_ce);

    grp_update_weights_1_fu_406 : component backprop_update_weights_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_fu_406_ap_start,
        ap_done => grp_update_weights_1_fu_406_ap_done,
        ap_idle => grp_update_weights_1_fu_406_ap_idle,
        ap_ready => grp_update_weights_1_fu_406_ap_ready,
        weights1_address0 => grp_update_weights_1_fu_406_weights1_address0,
        weights1_ce0 => grp_update_weights_1_fu_406_weights1_ce0,
        weights1_we0 => grp_update_weights_1_fu_406_weights1_we0,
        weights1_d0 => grp_update_weights_1_fu_406_weights1_d0,
        weights1_q0 => weights1_q0,
        weights2_address0 => grp_update_weights_1_fu_406_weights2_address0,
        weights2_ce0 => grp_update_weights_1_fu_406_weights2_ce0,
        weights2_we0 => grp_update_weights_1_fu_406_weights2_we0,
        weights2_d0 => grp_update_weights_1_fu_406_weights2_d0,
        weights2_q0 => weights2_q0,
        weights3_address0 => grp_update_weights_1_fu_406_weights3_address0,
        weights3_ce0 => grp_update_weights_1_fu_406_weights3_ce0,
        weights3_we0 => grp_update_weights_1_fu_406_weights3_we0,
        weights3_d0 => grp_update_weights_1_fu_406_weights3_d0,
        weights3_q0 => weights3_q0,
        d_weights1_address0 => grp_update_weights_1_fu_406_d_weights1_address0,
        d_weights1_ce0 => grp_update_weights_1_fu_406_d_weights1_ce0,
        d_weights1_q0 => delta_weights1_q0,
        d_weights2_address0 => grp_update_weights_1_fu_406_d_weights2_address0,
        d_weights2_ce0 => grp_update_weights_1_fu_406_d_weights2_ce0,
        d_weights2_q0 => delta_weights2_q0,
        d_weights3_address0 => grp_update_weights_1_fu_406_d_weights3_address0,
        d_weights3_ce0 => grp_update_weights_1_fu_406_d_weights3_ce0,
        d_weights3_q0 => delta_weights3_q0,
        biases1_address0 => grp_update_weights_1_fu_406_biases1_address0,
        biases1_ce0 => grp_update_weights_1_fu_406_biases1_ce0,
        biases1_we0 => grp_update_weights_1_fu_406_biases1_we0,
        biases1_d0 => grp_update_weights_1_fu_406_biases1_d0,
        biases1_q0 => biases1_q0,
        biases2_address0 => grp_update_weights_1_fu_406_biases2_address0,
        biases2_ce0 => grp_update_weights_1_fu_406_biases2_ce0,
        biases2_we0 => grp_update_weights_1_fu_406_biases2_we0,
        biases2_d0 => grp_update_weights_1_fu_406_biases2_d0,
        biases2_q0 => biases2_q0,
        biases3_address0 => grp_update_weights_1_fu_406_biases3_address0,
        biases3_ce0 => grp_update_weights_1_fu_406_biases3_ce0,
        biases3_we0 => grp_update_weights_1_fu_406_biases3_we0,
        biases3_d0 => grp_update_weights_1_fu_406_biases3_d0,
        biases3_q0 => biases3_q0,
        d_biases1_address0 => grp_update_weights_1_fu_406_d_biases1_address0,
        d_biases1_ce0 => grp_update_weights_1_fu_406_d_biases1_ce0,
        d_biases1_q0 => oracle_activations1_q0,
        d_biases2_address0 => grp_update_weights_1_fu_406_d_biases2_address0,
        d_biases2_ce0 => grp_update_weights_1_fu_406_d_biases2_ce0,
        d_biases2_q0 => oracle_activations2_q0,
        p_read => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out,
        p_read1 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out,
        p_read2 => grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out,
        grp_fu_986_p_din0 => grp_update_weights_1_fu_406_grp_fu_986_p_din0,
        grp_fu_986_p_din1 => grp_update_weights_1_fu_406_grp_fu_986_p_din1,
        grp_fu_986_p_opcode => grp_update_weights_1_fu_406_grp_fu_986_p_opcode,
        grp_fu_986_p_dout0 => grp_fu_986_p2,
        grp_fu_986_p_ce => grp_update_weights_1_fu_406_grp_fu_986_p_ce,
        grp_fu_990_p_din0 => grp_update_weights_1_fu_406_grp_fu_990_p_din0,
        grp_fu_990_p_din1 => grp_update_weights_1_fu_406_grp_fu_990_p_din1,
        grp_fu_990_p_dout0 => grp_fu_990_p2,
        grp_fu_990_p_ce => grp_update_weights_1_fu_406_grp_fu_990_p_ce,
        grp_fu_998_p_din0 => grp_update_weights_1_fu_406_grp_fu_998_p_din0,
        grp_fu_998_p_din1 => grp_update_weights_1_fu_406_grp_fu_998_p_din1,
        grp_fu_998_p_dout0 => grp_fu_998_p2,
        grp_fu_998_p_ce => grp_update_weights_1_fu_406_grp_fu_998_p_ce);

    dadddsub_64ns_64ns_64_4_full_dsp_1_U166 : component backprop_dadddsub_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_986_p0,
        din1 => grp_fu_986_p1,
        opcode => grp_fu_986_opcode,
        ce => grp_fu_986_ce,
        dout => grp_fu_986_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U167 : component backprop_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_990_p0,
        din1 => grp_fu_990_p1,
        ce => grp_fu_990_ce,
        dout => grp_fu_990_p2);

    dadd_64ns_64ns_64_4_full_dsp_1_U168 : component backprop_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_994_p0,
        din1 => grp_fu_994_p1,
        ce => grp_fu_994_ce,
        dout => grp_fu_994_p2);

    ddiv_64ns_64ns_64_14_no_dsp_1_U169 : component backprop_ddiv_64ns_64ns_64_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_998_p0,
        din1 => grp_fu_998_p1,
        ce => grp_fu_998_ce,
        dout => grp_fu_998_p2);

    dexp_64ns_64ns_64_10_full_dsp_1_U170 : component backprop_dexp_64ns_64ns_64_10_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1002_p0,
        din1 => grp_fu_1002_p1,
        ce => grp_fu_1002_ce,
        dout => grp_fu_1002_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U171 : component backprop_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1006_p0,
        din1 => grp_fu_1006_p1,
        ce => grp_fu_1006_ce,
        dout => grp_fu_1006_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_RELU_loop11_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_RELU_loop12_fu_304_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_RELU_loop1_fu_270_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln356_fu_452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_ready = ap_const_logic_1)) then 
                    grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_delta_matrix_weights1_1_fu_397_ap_ready = ap_const_logic_1)) then 
                    grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_delta_matrix_weights2_fu_381_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_delta_matrix_weights2_fu_381_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_get_delta_matrix_weights2_fu_381_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_delta_matrix_weights2_fu_381_ap_ready = ap_const_logic_1)) then 
                    grp_get_delta_matrix_weights2_fu_381_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_delta_matrix_weights3_fu_361_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_delta_matrix_weights3_fu_361_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_get_delta_matrix_weights3_fu_361_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_delta_matrix_weights3_fu_361_ap_ready = ap_const_logic_1)) then 
                    grp_get_delta_matrix_weights3_fu_361_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_oracle_activations1_1_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_oracle_activations1_1_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_get_oracle_activations1_1_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_oracle_activations1_1_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_get_oracle_activations1_1_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_oracle_activations2_1_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_oracle_activations2_1_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_get_oracle_activations2_1_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_oracle_activations2_1_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_get_oracle_activations2_1_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_ready = ap_const_logic_1)) then 
                    grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_ready = ap_const_logic_1)) then 
                    grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_fu_406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_fu_406_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_update_weights_1_fu_406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_fu_406_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_fu_406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_94 <= ap_const_lv8_0;
            elsif (((icmp_ln356_fu_452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_94 <= add_ln356_fu_458_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_90 <= ap_const_lv12_0;
            elsif (((icmp_ln356_fu_452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_fu_90 <= add_ln356_1_fu_446_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                activations3_0_0_fu_122 <= grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_0_4_out;
                activations3_1_0_fu_126 <= grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_1_4_out;
                activations3_2_0_fu_130 <= grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                activations3_0_reg_909 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_0;
                activations3_1_reg_914 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_1;
                activations3_2_reg_919 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                dactivations3_0_01_fu_98 <= grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_0_1_out;
                dactivations3_1_02_fu_102 <= grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_1_1_out;
                dactivations3_2_03_fu_106 <= grp_backprop_Pipeline_RELU_loop12_fu_304_dactivations3_2_1_out;
                net_outputs_0_04_fu_110 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_0_1_out;
                net_outputs_1_05_fu_114 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_1_1_out;
                net_outputs_2_06_fu_118 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_net_outputs_2_1_out;
                sub_ln374_reg_972 <= sub_ln374_fu_618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_32_reg_873 <= i_fu_94;
                phi_mul_load_reg_867 <= phi_mul_fu_90;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                output_difference_0_020_fu_134 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_0_1_out;
                output_difference_1_021_fu_138 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_1_1_out;
                output_difference_2_022_fu_142 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_output_difference_2_1_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state13, grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done, grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done, grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done, grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done, grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done, grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done, grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done, grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done, grp_get_delta_matrix_weights2_fu_381_ap_done, grp_get_oracle_activations1_1_fu_388_ap_done, grp_get_delta_matrix_weights1_1_fu_397_ap_done, grp_update_weights_1_fu_406_ap_done, icmp_ln356_fu_452_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_block_state22_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln356_fu_452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_boolean_0 = ap_block_state22_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_get_delta_matrix_weights2_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_get_oracle_activations1_1_fu_388_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_get_delta_matrix_weights1_1_fu_397_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_update_weights_1_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    activations1_address0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_address0, grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address0, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_address0, grp_get_delta_matrix_weights2_fu_381_last_activations_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            activations1_address0 <= grp_get_delta_matrix_weights2_fu_381_last_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations1_address0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_address0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_address0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations1_address0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_address0;
        else 
            activations1_address0 <= "XXXXXX";
        end if; 
    end process;


    activations1_address1_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address1, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_address1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_address1 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_address1;
        else 
            activations1_address1 <= "XXXXXX";
        end if; 
    end process;


    activations1_ce0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_ce0, grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce0, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_ce0, grp_get_delta_matrix_weights2_fu_381_last_activations_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            activations1_ce0 <= grp_get_delta_matrix_weights2_fu_381_last_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations1_ce0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_input_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_ce0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_ce0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations1_ce0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_ce0;
        else 
            activations1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activations1_ce1_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce1, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_ce1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_ce1 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_ce1;
        else 
            activations1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activations1_d0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_d0, grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_d0, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_d0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_d0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_d0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations1_d0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_d0;
        else 
            activations1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    activations1_we0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_we0, grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_we0, grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            activations1_we0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_activations1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            activations1_we0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_activations_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations1_we0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations1_we0;
        else 
            activations1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activations2_address0_assign_proc : process(ap_CS_fsm_state13, grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_address0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address0, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address0, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_address0, grp_get_delta_matrix_weights3_fu_361_last_activations_address0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            activations2_address0 <= grp_get_delta_matrix_weights3_fu_361_last_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            activations2_address0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_address0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_address0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations2_address0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_address0;
        else 
            activations2_address0 <= "XXXXXX";
        end if; 
    end process;


    activations2_address1_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address1, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_address1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_address1 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_address1;
        else 
            activations2_address1 <= "XXXXXX";
        end if; 
    end process;


    activations2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_ce0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce0, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce0, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_ce0, grp_get_delta_matrix_weights3_fu_361_last_activations_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            activations2_ce0 <= grp_get_delta_matrix_weights3_fu_361_last_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            activations2_ce0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_input_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_ce0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_ce0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations2_ce0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_ce0;
        else 
            activations2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activations2_ce1_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce1, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_ce1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_ce1 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_ce1;
        else 
            activations2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activations2_d0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_d0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_d0, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_d0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_d0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_d0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations2_d0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_d0;
        else 
            activations2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    activations2_we0_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_we0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_we0, grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_we0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            activations2_we0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_activations2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            activations2_we0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_activations_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            activations2_we0 <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_activations2_we0;
        else 
            activations2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln356_1_fu_446_p2 <= std_logic_vector(unsigned(phi_mul_fu_90) + unsigned(ap_const_lv12_D));
    add_ln356_fu_458_p2 <= std_logic_vector(unsigned(i_fu_94) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done)
    begin
        if ((grp_backprop_Pipeline_RELU_loop11_fu_286_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done)
    begin
        if ((grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done)
    begin
        if ((grp_backprop_Pipeline_RELU_loop12_fu_304_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done)
    begin
        if ((grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done)
    begin
        if ((grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done)
    begin
        if ((grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_block_state22_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state22_on_subcall_done)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_get_delta_matrix_weights2_fu_381_ap_done)
    begin
        if ((grp_get_delta_matrix_weights2_fu_381_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_get_oracle_activations1_1_fu_388_ap_done)
    begin
        if ((grp_get_oracle_activations1_1_fu_388_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_get_delta_matrix_weights1_1_fu_397_ap_done)
    begin
        if ((grp_get_delta_matrix_weights1_1_fu_397_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_update_weights_1_fu_406_ap_done)
    begin
        if ((grp_update_weights_1_fu_406_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done)
    begin
        if ((grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done)
    begin
        if ((grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done)
    begin
        if ((grp_backprop_Pipeline_RELU_loop1_fu_270_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done)
    begin
        if ((grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state22_on_subcall_done_assign_proc : process(grp_get_delta_matrix_weights3_fu_361_ap_done, grp_get_oracle_activations2_1_fu_370_ap_done)
    begin
                ap_block_state22_on_subcall_done <= ((grp_get_oracle_activations2_1_fu_370_ap_done = ap_const_logic_0) or (grp_get_delta_matrix_weights3_fu_361_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln356_fu_452_p2)
    begin
        if (((icmp_ln356_fu_452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln356_fu_452_p2)
    begin
        if (((icmp_ln356_fu_452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    biases1_address0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_address0, grp_update_weights_1_fu_406_biases1_address0, ap_CS_fsm_state5, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases1_address0 <= grp_update_weights_1_fu_406_biases1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            biases1_address0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_address0;
        else 
            biases1_address0 <= "XXXXXX";
        end if; 
    end process;


    biases1_ce0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_ce0, grp_update_weights_1_fu_406_biases1_ce0, ap_CS_fsm_state5, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases1_ce0 <= grp_update_weights_1_fu_406_biases1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            biases1_ce0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_biases1_ce0;
        else 
            biases1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    biases1_d0 <= grp_update_weights_1_fu_406_biases1_d0;

    biases1_we0_assign_proc : process(grp_update_weights_1_fu_406_biases1_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases1_we0 <= grp_update_weights_1_fu_406_biases1_we0;
        else 
            biases1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    biases2_address0_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_address0, grp_update_weights_1_fu_406_biases2_address0, ap_CS_fsm_state9, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases2_address0 <= grp_update_weights_1_fu_406_biases2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            biases2_address0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_address0;
        else 
            biases2_address0 <= "XXXXXX";
        end if; 
    end process;


    biases2_ce0_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_ce0, grp_update_weights_1_fu_406_biases2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases2_ce0 <= grp_update_weights_1_fu_406_biases2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            biases2_ce0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_biases2_ce0;
        else 
            biases2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    biases2_d0 <= grp_update_weights_1_fu_406_biases2_d0;

    biases2_we0_assign_proc : process(grp_update_weights_1_fu_406_biases2_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases2_we0 <= grp_update_weights_1_fu_406_biases2_we0;
        else 
            biases2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    biases3_address0_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_address0, grp_update_weights_1_fu_406_biases3_address0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases3_address0 <= grp_update_weights_1_fu_406_biases3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            biases3_address0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_address0;
        else 
            biases3_address0 <= "XX";
        end if; 
    end process;


    biases3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_ce0, grp_update_weights_1_fu_406_biases3_ce0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases3_ce0 <= grp_update_weights_1_fu_406_biases3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            biases3_ce0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_biases3_ce0;
        else 
            biases3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    biases3_d0 <= grp_update_weights_1_fu_406_biases3_d0;

    biases3_we0_assign_proc : process(grp_update_weights_1_fu_406_biases3_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            biases3_we0 <= grp_update_weights_1_fu_406_biases3_we0;
        else 
            biases3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dactivations1_address0_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_address0, grp_get_oracle_activations1_1_fu_388_dactivations_address0, ap_CS_fsm_state7, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dactivations1_address0 <= grp_get_oracle_activations1_1_fu_388_dactivations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dactivations1_address0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_address0;
        else 
            dactivations1_address0 <= "XXXXXX";
        end if; 
    end process;


    dactivations1_ce0_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_ce0, grp_get_oracle_activations1_1_fu_388_dactivations_ce0, ap_CS_fsm_state7, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dactivations1_ce0 <= grp_get_oracle_activations1_1_fu_388_dactivations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dactivations1_ce0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_ce0;
        else 
            dactivations1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dactivations1_we0_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dactivations1_we0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_dactivations1_we0;
        else 
            dactivations1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dactivations2_address0_assign_proc : process(grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_address0, grp_get_oracle_activations2_1_fu_370_dactivations_address0, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dactivations2_address0 <= grp_get_oracle_activations2_1_fu_370_dactivations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dactivations2_address0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_address0;
        else 
            dactivations2_address0 <= "XXXXXX";
        end if; 
    end process;


    dactivations2_ce0_assign_proc : process(grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_ce0, grp_get_oracle_activations2_1_fu_370_dactivations_ce0, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dactivations2_ce0 <= grp_get_oracle_activations2_1_fu_370_dactivations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dactivations2_ce0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_ce0;
        else 
            dactivations2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dactivations2_we0_assign_proc : process(grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dactivations2_we0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_dactivations2_we0;
        else 
            dactivations2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights1_address0_assign_proc : process(grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_address0, grp_update_weights_1_fu_406_d_weights1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights1_address0 <= grp_update_weights_1_fu_406_d_weights1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            delta_weights1_address0 <= grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_address0;
        else 
            delta_weights1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    delta_weights1_ce0_assign_proc : process(grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_ce0, grp_update_weights_1_fu_406_d_weights1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights1_ce0 <= grp_update_weights_1_fu_406_d_weights1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            delta_weights1_ce0 <= grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_ce0;
        else 
            delta_weights1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights1_we0_assign_proc : process(grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            delta_weights1_we0 <= grp_get_delta_matrix_weights1_1_fu_397_delta_weights1_we0;
        else 
            delta_weights1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights2_address0_assign_proc : process(grp_get_delta_matrix_weights2_fu_381_delta_weights2_address0, grp_update_weights_1_fu_406_d_weights2_address0, ap_CS_fsm_state24, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights2_address0 <= grp_update_weights_1_fu_406_d_weights2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            delta_weights2_address0 <= grp_get_delta_matrix_weights2_fu_381_delta_weights2_address0;
        else 
            delta_weights2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    delta_weights2_ce0_assign_proc : process(grp_get_delta_matrix_weights2_fu_381_delta_weights2_ce0, grp_update_weights_1_fu_406_d_weights2_ce0, ap_CS_fsm_state24, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights2_ce0 <= grp_update_weights_1_fu_406_d_weights2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            delta_weights2_ce0 <= grp_get_delta_matrix_weights2_fu_381_delta_weights2_ce0;
        else 
            delta_weights2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights2_we0_assign_proc : process(grp_get_delta_matrix_weights2_fu_381_delta_weights2_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            delta_weights2_we0 <= grp_get_delta_matrix_weights2_fu_381_delta_weights2_we0;
        else 
            delta_weights2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights3_address0_assign_proc : process(grp_get_delta_matrix_weights3_fu_361_delta_weights3_address0, grp_update_weights_1_fu_406_d_weights3_address0, ap_CS_fsm_state22, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights3_address0 <= grp_update_weights_1_fu_406_d_weights3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            delta_weights3_address0 <= grp_get_delta_matrix_weights3_fu_361_delta_weights3_address0;
        else 
            delta_weights3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    delta_weights3_ce0_assign_proc : process(grp_get_delta_matrix_weights3_fu_361_delta_weights3_ce0, grp_update_weights_1_fu_406_d_weights3_ce0, ap_CS_fsm_state22, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            delta_weights3_ce0 <= grp_update_weights_1_fu_406_d_weights3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            delta_weights3_ce0 <= grp_get_delta_matrix_weights3_fu_361_delta_weights3_ce0;
        else 
            delta_weights3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delta_weights3_we0_assign_proc : process(grp_get_delta_matrix_weights3_fu_361_delta_weights3_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            delta_weights3_we0 <= grp_get_delta_matrix_weights3_fu_361_delta_weights3_we0;
        else 
            delta_weights3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start <= grp_backprop_Pipeline_RELU_loop11_fu_286_ap_start_reg;
    grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start <= grp_backprop_Pipeline_RELU_loop12_fu_304_ap_start_reg;
    grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start <= grp_backprop_Pipeline_RELU_loop1_fu_270_ap_start_reg;
    grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start <= grp_backprop_Pipeline_backprop_loop1_1_fu_246_ap_start_reg;
    grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start <= grp_backprop_Pipeline_soft_max_loop1_fu_320_ap_start_reg;
    grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start <= grp_backprop_Pipeline_soft_max_loop2_fu_328_ap_start_reg;
    grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start <= grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg;

    grp_fu_1002_ce_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_ce, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_ce, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_ce, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_ce, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1002_ce <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1002_ce <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1002_ce <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1002_ce <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1002_ce <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_ce;
        else 
            grp_fu_1002_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1002_p0_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din0, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din0, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din0, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din0, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1002_p0 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1002_p0 <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1002_p0 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1002_p0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1002_p0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din0;
        else 
            grp_fu_1002_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1002_p1_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din1, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din1, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din1, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din1, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1002_p1 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1002_p1 <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1002_p1 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1002_p1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1002_p1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_1002_p_din1;
        else 
            grp_fu_1002_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_ce_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_ce, grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_ce, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1006_ce <= grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1006_ce <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_ce;
        else 
            grp_fu_1006_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1006_p0_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din0, grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1006_p0 <= grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1006_p0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din0;
        else 
            grp_fu_1006_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_p1_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din1, grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1006_p1 <= grp_get_oracle_activations2_1_fu_370_grp_fu_1006_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1006_p1 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_1006_p_din1;
        else 
            grp_fu_1006_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_986_ce_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_ce, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_ce, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_ce, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_ce, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_ce, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_ce, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_ce, grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_ce, grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_ce, grp_update_weights_1_fu_406_grp_fu_986_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_986_ce <= grp_update_weights_1_fu_406_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_986_ce <= grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_986_ce <= grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_986_ce <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_986_ce <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_986_ce <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_986_ce <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_986_ce <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_986_ce <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_986_ce <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_ce;
        else 
            grp_fu_986_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_986_opcode_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_opcode, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_opcode, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_opcode, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_opcode, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_opcode, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_opcode, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_opcode, grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_opcode, grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_opcode, grp_update_weights_1_fu_406_grp_fu_986_p_opcode, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_986_opcode <= grp_update_weights_1_fu_406_grp_fu_986_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_986_opcode <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_986_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_opcode),2));
        else 
            grp_fu_986_opcode <= "XX";
        end if; 
    end process;


    grp_fu_986_p0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din0, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din0, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din0, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din0, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din0, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din0, grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din0, grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din0, grp_update_weights_1_fu_406_grp_fu_986_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_986_p0 <= grp_update_weights_1_fu_406_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_986_p0 <= grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_986_p0 <= grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_986_p0 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_986_p0 <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_986_p0 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_986_p0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_986_p0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_986_p0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_986_p0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din0;
        else 
            grp_fu_986_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_986_p1_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din1, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din1, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din1, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din1, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din1, grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din1, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din1, grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din1, grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din1, grp_update_weights_1_fu_406_grp_fu_986_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_986_p1 <= grp_update_weights_1_fu_406_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_986_p1 <= grp_get_oracle_activations1_1_fu_388_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_986_p1 <= grp_get_oracle_activations2_1_fu_370_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_986_p1 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_986_p1 <= grp_backprop_Pipeline_soft_max_loop1_fu_320_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_986_p1 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_986_p1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_986_p1 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_986_p1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_986_p1 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_986_p_din1;
        else 
            grp_fu_986_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_990_ce_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_ce, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_ce, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_ce, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_ce, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_ce, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_ce, grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_ce, grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_ce, grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_ce, grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_ce, grp_update_weights_1_fu_406_grp_fu_990_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_990_ce <= grp_update_weights_1_fu_406_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_990_ce <= grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_990_ce <= grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_990_ce <= grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_990_ce <= grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_990_ce <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_990_ce <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_990_ce <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_990_ce <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_990_ce <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_990_ce <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_ce;
        else 
            grp_fu_990_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_990_p0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din0, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din0, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din0, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din0, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din0, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din0, grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din0, grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din0, grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din0, grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din0, grp_update_weights_1_fu_406_grp_fu_990_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_990_p0 <= grp_update_weights_1_fu_406_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_990_p0 <= grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_990_p0 <= grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_990_p0 <= grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_990_p0 <= grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_990_p0 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_990_p0 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_990_p0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_990_p0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_990_p0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_990_p0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din0;
        else 
            grp_fu_990_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_990_p1_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din1, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din1, grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din1, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din1, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din1, grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din1, grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din1, grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din1, grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din1, grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din1, grp_update_weights_1_fu_406_grp_fu_990_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_990_p1 <= grp_update_weights_1_fu_406_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_990_p1 <= grp_get_delta_matrix_weights1_1_fu_397_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_990_p1 <= grp_get_oracle_activations1_1_fu_388_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_990_p1 <= grp_get_delta_matrix_weights2_fu_381_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_990_p1 <= grp_get_delta_matrix_weights3_fu_361_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_990_p1 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_990_p1 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_990_p1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_990_p1 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_990_p1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_990_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_990_p1 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_grp_fu_990_p_din1;
        else 
            grp_fu_990_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_994_ce_assign_proc : process(ap_CS_fsm_state13, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_ce, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_ce, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_994_ce <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_994_ce <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_994_ce <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_ce;
        else 
            grp_fu_994_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_994_p0_assign_proc : process(ap_CS_fsm_state13, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din0, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din0, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_994_p0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_994_p0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_994_p0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din0;
        else 
            grp_fu_994_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_994_p1_assign_proc : process(ap_CS_fsm_state13, grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din1, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din1, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_994_p1 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_grp_fu_994_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_994_p1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_994_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_994_p1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_994_p_din1;
        else 
            grp_fu_994_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_998_ce_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_ce, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_ce, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_ce, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_ce, grp_update_weights_1_fu_406_grp_fu_998_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_998_ce <= grp_update_weights_1_fu_406_grp_fu_998_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_998_ce <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_998_ce <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_998_ce <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_998_ce <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_ce;
        else 
            grp_fu_998_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_998_p0_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din0, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din0, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din0, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din0, grp_update_weights_1_fu_406_grp_fu_998_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_998_p0 <= grp_update_weights_1_fu_406_grp_fu_998_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_998_p0 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_998_p0 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_998_p0 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_998_p0 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din0;
        else 
            grp_fu_998_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_998_p1_assign_proc : process(grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din1, grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din1, grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din1, grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din1, grp_update_weights_1_fu_406_grp_fu_998_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_998_p1 <= grp_update_weights_1_fu_406_grp_fu_998_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_998_p1 <= grp_backprop_Pipeline_soft_max_loop2_fu_328_grp_fu_998_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_998_p1 <= grp_backprop_Pipeline_RELU_loop12_fu_304_grp_fu_998_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_998_p1 <= grp_backprop_Pipeline_RELU_loop11_fu_286_grp_fu_998_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_998_p1 <= grp_backprop_Pipeline_RELU_loop1_fu_270_grp_fu_998_p_din1;
        else 
            grp_fu_998_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_get_delta_matrix_weights1_1_fu_397_ap_start <= grp_get_delta_matrix_weights1_1_fu_397_ap_start_reg;
    grp_get_delta_matrix_weights2_fu_381_ap_start <= grp_get_delta_matrix_weights2_fu_381_ap_start_reg;
    grp_get_delta_matrix_weights3_fu_361_ap_start <= grp_get_delta_matrix_weights3_fu_361_ap_start_reg;
    grp_get_oracle_activations1_1_fu_388_ap_start <= grp_get_oracle_activations1_1_fu_388_ap_start_reg;
    grp_get_oracle_activations2_1_fu_370_ap_start <= grp_get_oracle_activations2_1_fu_370_ap_start_reg;
    grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_ap_start_reg;
    grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_ap_start_reg;
    grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_ap_start_reg;
    grp_update_weights_1_fu_406_ap_start <= grp_update_weights_1_fu_406_ap_start_reg;
    icmp_ln356_fu_452_p2 <= "1" when (i_fu_94 = ap_const_lv8_A3) else "0";

    oracle_activations1_address0_assign_proc : process(grp_get_oracle_activations1_1_fu_388_oracle_activations_address0, grp_get_delta_matrix_weights1_1_fu_397_output_difference_address0, grp_update_weights_1_fu_406_d_biases1_address0, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            oracle_activations1_address0 <= grp_update_weights_1_fu_406_d_biases1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            oracle_activations1_address0 <= grp_get_delta_matrix_weights1_1_fu_397_output_difference_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            oracle_activations1_address0 <= grp_get_oracle_activations1_1_fu_388_oracle_activations_address0;
        else 
            oracle_activations1_address0 <= "XXXXXX";
        end if; 
    end process;


    oracle_activations1_ce0_assign_proc : process(grp_get_oracle_activations1_1_fu_388_oracle_activations_ce0, grp_get_delta_matrix_weights1_1_fu_397_output_difference_ce0, grp_update_weights_1_fu_406_d_biases1_ce0, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            oracle_activations1_ce0 <= grp_update_weights_1_fu_406_d_biases1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            oracle_activations1_ce0 <= grp_get_delta_matrix_weights1_1_fu_397_output_difference_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            oracle_activations1_ce0 <= grp_get_oracle_activations1_1_fu_388_oracle_activations_ce0;
        else 
            oracle_activations1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oracle_activations1_we0_assign_proc : process(grp_get_oracle_activations1_1_fu_388_oracle_activations_we0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            oracle_activations1_we0 <= grp_get_oracle_activations1_1_fu_388_oracle_activations_we0;
        else 
            oracle_activations1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oracle_activations2_address0_assign_proc : process(grp_get_oracle_activations2_1_fu_370_oracle_activations_address0, grp_get_delta_matrix_weights2_fu_381_output_difference_address0, grp_get_oracle_activations1_1_fu_388_output_differences_address0, grp_update_weights_1_fu_406_d_biases2_address0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            oracle_activations2_address0 <= grp_update_weights_1_fu_406_d_biases2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            oracle_activations2_address0 <= grp_get_oracle_activations1_1_fu_388_output_differences_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            oracle_activations2_address0 <= grp_get_delta_matrix_weights2_fu_381_output_difference_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            oracle_activations2_address0 <= grp_get_oracle_activations2_1_fu_370_oracle_activations_address0;
        else 
            oracle_activations2_address0 <= "XXXXXX";
        end if; 
    end process;


    oracle_activations2_ce0_assign_proc : process(grp_get_oracle_activations2_1_fu_370_oracle_activations_ce0, grp_get_delta_matrix_weights2_fu_381_output_difference_ce0, grp_get_oracle_activations1_1_fu_388_output_differences_ce0, grp_update_weights_1_fu_406_d_biases2_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            oracle_activations2_ce0 <= grp_update_weights_1_fu_406_d_biases2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            oracle_activations2_ce0 <= grp_get_oracle_activations1_1_fu_388_output_differences_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            oracle_activations2_ce0 <= grp_get_delta_matrix_weights2_fu_381_output_difference_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            oracle_activations2_ce0 <= grp_get_oracle_activations2_1_fu_370_oracle_activations_ce0;
        else 
            oracle_activations2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oracle_activations2_we0_assign_proc : process(grp_get_oracle_activations2_1_fu_370_oracle_activations_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            oracle_activations2_we0 <= grp_get_oracle_activations2_1_fu_370_oracle_activations_we0;
        else 
            oracle_activations2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_610_p3 <= (trunc_ln374_fu_607_p1 & ap_const_lv2_0);
    sub_ln374_fu_618_p2 <= std_logic_vector(unsigned(shl_ln_fu_610_p3) - unsigned(zext_ln356_fu_580_p1));

    training_data_address0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_address0, grp_get_delta_matrix_weights1_1_fu_397_training_data_address0, ap_CS_fsm_state5, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            training_data_address0 <= grp_get_delta_matrix_weights1_1_fu_397_training_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            training_data_address0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_address0;
        else 
            training_data_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    training_data_ce0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_ce0, grp_get_delta_matrix_weights1_1_fu_397_training_data_ce0, ap_CS_fsm_state5, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            training_data_ce0 <= grp_get_delta_matrix_weights1_1_fu_397_training_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            training_data_ce0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_training_data_ce0;
        else 
            training_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    training_targets_address0 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_address0;
    training_targets_ce0 <= grp_backprop_Pipeline_take_difference_loop1_fu_342_training_targets_ce0;
    trunc_ln374_fu_607_p1 <= i_32_reg_873(7 - 1 downto 0);

    weights1_address0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_address0, grp_update_weights_1_fu_406_weights1_address0, ap_CS_fsm_state5, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights1_address0 <= grp_update_weights_1_fu_406_weights1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weights1_address0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_address0;
        else 
            weights1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    weights1_ce0_assign_proc : process(grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_ce0, grp_update_weights_1_fu_406_weights1_ce0, ap_CS_fsm_state5, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights1_ce0 <= grp_update_weights_1_fu_406_weights1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weights1_ce0 <= grp_matrix_vector_product_with_bias_input_layer_1_fu_258_weights1_ce0;
        else 
            weights1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights1_d0 <= grp_update_weights_1_fu_406_weights1_d0;

    weights1_we0_assign_proc : process(grp_update_weights_1_fu_406_weights1_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights1_we0 <= grp_update_weights_1_fu_406_weights1_we0;
        else 
            weights1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights2_address0_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_address0, grp_get_oracle_activations1_1_fu_388_weights2_address0, grp_update_weights_1_fu_406_weights2_address0, ap_CS_fsm_state9, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights2_address0 <= grp_update_weights_1_fu_406_weights2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            weights2_address0 <= grp_get_oracle_activations1_1_fu_388_weights2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weights2_address0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_address0;
        else 
            weights2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights2_ce0_assign_proc : process(grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_ce0, grp_get_oracle_activations1_1_fu_388_weights2_ce0, grp_update_weights_1_fu_406_weights2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state26, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights2_ce0 <= grp_update_weights_1_fu_406_weights2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            weights2_ce0 <= grp_get_oracle_activations1_1_fu_388_weights2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weights2_ce0 <= grp_matrix_vector_product_with_bias_second_layer_1_fu_276_weights2_ce0;
        else 
            weights2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights2_d0 <= grp_update_weights_1_fu_406_weights2_d0;

    weights2_we0_assign_proc : process(grp_update_weights_1_fu_406_weights2_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights2_we0 <= grp_update_weights_1_fu_406_weights2_we0;
        else 
            weights2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights3_address0_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_address0, grp_get_oracle_activations2_1_fu_370_weights3_address0, grp_update_weights_1_fu_406_weights3_address0, ap_CS_fsm_state22, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights3_address0 <= grp_update_weights_1_fu_406_weights3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            weights3_address0 <= grp_get_oracle_activations2_1_fu_370_weights3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            weights3_address0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_address0;
        else 
            weights3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weights3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_ce0, grp_get_oracle_activations2_1_fu_370_weights3_ce0, grp_update_weights_1_fu_406_weights3_ce0, ap_CS_fsm_state22, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights3_ce0 <= grp_update_weights_1_fu_406_weights3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            weights3_ce0 <= grp_get_oracle_activations2_1_fu_370_weights3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            weights3_ce0 <= grp_matrix_vector_product_with_bias_output_layer_1_fu_292_weights3_ce0;
        else 
            weights3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights3_d0 <= grp_update_weights_1_fu_406_weights3_d0;

    weights3_we0_assign_proc : process(grp_update_weights_1_fu_406_weights3_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            weights3_we0 <= grp_update_weights_1_fu_406_weights3_we0;
        else 
            weights3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln356_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_32_reg_873),9));
end behav;
