set TESTBENCH_SCRIPT "../../fpga/sim/isim.tcl"
set SIM_ENVIRONMENT "ise"
source "../../../../../base/xilinxisim.tcl"
