{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 17 17:00:23 2015 " "Info: Processing started: Tue Feb 17 17:00:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off g48_Lab_2 -c g48_Lab_2 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off g48_Lab_2 -c g48_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "P:/DSD/Projects/g48_Lab_2/g48_sine.vwf " "Info: Using vector source file \"P:/DSD/Projects/g48_Lab_2/g48_sine.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "g48_sine.vwf g48_Lab_2.sim_ori.vwf " "Info: A backup of g48_sine.vwf called g48_Lab_2.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD_LIST" "" "Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer" { { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[0\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[0\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[1\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[1\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[2\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[2\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[3\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[3\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[4\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[4\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[5\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[5\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[6\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[6\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[7\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[7\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[8\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[8\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[9\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[9\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[10\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[10\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[11\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[11\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[12\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[12\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[13\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[13\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[14\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[14\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[15\] " "Warning: Output port: \"\|g48_sine\|lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[15\]\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSIM_MISSING_CHANNEL_FOR_POWER_VCD" "\|g48_sine\|clock~clkctrl " "Warning: Output port: \"\|g48_sine\|clock~clkctrl\"" {  } {  } 0 0 "Output port: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "    100.00 % " "Info: Simulation coverage is     100.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "2295 " "Info: Number of transitions in simulation is 2295" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "g48_sine.vwf " "Info: Vector file g48_sine.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "ISDB_POWERPLAY_VCD_WRITTEN" "P:/DSD/Projects/g48_Lab_2/g48_Lab_2.vcd " "Info: Created VCD File P:/DSD/Projects/g48_Lab_2/g48_Lab_2.vcd" {  } {  } 0 0 "Created VCD File %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 18 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 17 17:00:26 2015 " "Info: Processing ended: Tue Feb 17 17:00:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
