Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/kool-/OneDrive/Documents/University/Third Year/ENEL 453/Lab 2/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
