
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder 18.0std b614 "</param>
    <param name="generateAbsoluteOutputPath">"C:\\git_projects\\MCC150/C:/git_projects/MCC150/./rtl"</param>
    <param name="generateLanguage">VHDL</param>
    <param name="generateOutputPath">"C:/git_projects/MCC150/./rtl"</param>
    <param name="generateSubPath">mp</param>
    <model name="mp_txrx">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"mp/txrx"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(pin (1 fromADC_I))">
        <param name="0">[/mp_txrx/inputBlock/(1 fromADC_I)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (1 toDAC_I))">
        <param name="0">[/mp_txrx/ChanView/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (2 fromADC_Q))">
        <param name="0">[/mp_txrx/inputBlock/(2 fromADC_Q)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (2 toDAC_Q))">
        <param name="0">[/mp_txrx/ChanView/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (3 sym_phase))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (4 BER))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (5 bit_error))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (6 sym_pwr))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (7 BBI))">
        <param name="0">[/mp_txrx/ChanView1/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 19 11)</param>
      </block>
      <block name="(pin (8 BBQ))">
        <param name="0">[/mp_txrx/ChanView2/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 19 11)</param>
      </block>
      <block name="(pin (9 mem_o))">
        <param name="0">[/mp_txrx/ChanView3/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (10 bit_o))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (11 pow_rx))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (12 pow_rx_preshift))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (13 trigger))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="ChanView">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/mp_txrx/Scale/scaleWireData]</param>
        <param name="portChannel">[/mp_txrx/Scale/wireChannel]</param>
        <param name="portValid">[/mp_txrx/Scale/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/ChanView"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView1">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/mp_txrx/SingleRateFIR_I/firWireData]</param>
        <param name="portChannel">[/mp_txrx/SingleRateFIR_I/wireChannel]</param>
        <param name="portValid">[/mp_txrx/SingleRateFIR_I/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 30 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 30 11 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/ChanView1"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView2">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/mp_txrx/SingleRateFIR1_Q/firWireData]</param>
        <param name="portChannel">[/mp_txrx/SingleRateFIR1_Q/wireChannel]</param>
        <param name="portValid">[/mp_txrx/SingleRateFIR1_Q/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 30 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 30 11 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/ChanView2"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView3">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/mp_txrx/Memory/(4 m1)]</param>
        <param name="portChannel">[/mp_txrx/Channel/primWireOut]</param>
        <param name="portValid">[/mp_txrx/Valid/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/ChanView3"</param>
        <wire name="0"/>
      </block>
      <block name="Channel">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="InterpolatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x8p-12 -0x6p-12 -0x4p-12 0 0x2p-12 0x4p-12 0x6p-12 0xAp-12 0xCp-12 0xEp-12 0x1p-8 0x1.2p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1p-8 0xCp-12 0xAp-12 0x6p-12 0x2p-12 -0x4p-12 -0xAp-12 -0xEp-12 -0x1.4p-8 -0x1.ap-8 -0x2p-8 -0x2.6p-8 -0x2.cp-8 -0x3.2p-8 -0x3.8p-8 -0x3.cp-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.ap-8 -0x3.2p-8 -0x2.8p-8 -0x1.ep-8 -0x1p-8 0 0x1.2p-8 0x2.4p-8 0x3.ap-8 0x5.2p-8 0x6.ap-8 0x8.4p-8 0xA.2p-8 0xB.ep-8 0xD.ep-8 0xF.ep-8 0x1.1ep-4 0x1.4p-4 0x1.62p-4 0x1.86p-4 0x1.a8p-4 0x1.cap-4 0x1.ecp-4 0x2.0cp-4 0x2.2ep-4 0x2.4cp-4 0x2.6ap-4 0x2.86p-4 0x2.9ep-4 0x2.b6p-4 0x2.ccp-4 0x2.ep-4 0x2.fp-4 0x2.fcp-4 0x3.08p-4 0x3.1p-4 0x3.14p-4 0x3.16p-4 0x3.14p-4 0x3.1p-4 0x3.08p-4 0x2.fcp-4 0x2.fp-4 0x2.ep-4 0x2.ccp-4 0x2.b6p-4 0x2.9ep-4 0x2.86p-4 0x2.6ap-4 0x2.4cp-4 0x2.2ep-4 0x2.0cp-4 0x1.ecp-4 0x1.cap-4 0x1.a8p-4 0x1.86p-4 0x1.62p-4 0x1.4p-4 0x1.1ep-4 0xF.ep-8 0xD.ep-8 0xB.ep-8 0xA.2p-8 0x8.4p-8 0x6.ap-8 0x5.2p-8 0x3.ap-8 0x2.4p-8 0x1.2p-8 0 -0x1p-8 -0x1.ep-8 -0x2.8p-8 -0x3.2p-8 -0x3.ap-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.cp-8 -0x3.8p-8 -0x3.2p-8 -0x2.cp-8 -0x2.6p-8 -0x2p-8 -0x1.ap-8 -0x1.4p-8 -0xEp-12 -0xAp-12 -0x4p-12 0x2p-12 0x6p-12 0xAp-12 0xCp-12 0x1p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1.2p-8 0x1p-8 0xEp-12 0xCp-12 0xAp-12 0x6p-12 0x4p-12 0x2p-12 0 -0x4p-12 -0x6p-12 -0x8p-12))</param>
        <param name="firCoefsType">(typeSFixed -1 11)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">1</param>
        <param name="firInterpFactor">40</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/mp_txrx/Memory/(1 m2)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/mp_txrx/Memory/(3 qc)]</param>
        <param name="portValid">[/mp_txrx/Memory/(2 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 15 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/InterpolatingFIR"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Memory">
        <param name="(1 dv)">[/mp_txrx/Valid/primWireOut]</param>
        <param name="(2 dc)">[/mp_txrx/Channel/primWireOut]</param>
        <param name="(3 trigger)">[/mp_txrx/Valid2/primWireOut]</param>
        <param name="(4 dc1)">[/mp_txrx/Channel/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/mp_txrx_Memory]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 m2)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
        <wire name="(4 m1)"/>
        <wire name="(5 qv1)"/>
        <wire name="(6 qc1)"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/mp_txrx/InterpolatingFIR/wireChannel]</param>
        <param name="portValid">[/mp_txrx/InterpolatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/mp_txrx/InterpolatingFIR/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(12)</param>
        <param name="simulinkExtraCacheKeys">((1 15 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/Scale"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR1_Q">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">512</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x8p-12 -0x6p-12 -0x4p-12 0 0x2p-12 0x4p-12 0x6p-12 0xAp-12 0xCp-12 0xEp-12 0x1p-8 0x1.2p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1p-8 0xCp-12 0xAp-12 0x6p-12 0x2p-12 -0x4p-12 -0xAp-12 -0xEp-12 -0x1.4p-8 -0x1.ap-8 -0x2p-8 -0x2.6p-8 -0x2.cp-8 -0x3.2p-8 -0x3.8p-8 -0x3.cp-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.ap-8 -0x3.2p-8 -0x2.8p-8 -0x1.ep-8 -0x1p-8 0 0x1.2p-8 0x2.4p-8 0x3.ap-8 0x5.2p-8 0x6.ap-8 0x8.4p-8 0xA.2p-8 0xB.ep-8 0xD.ep-8 0xF.ep-8 0x1.1ep-4 0x1.4p-4 0x1.62p-4 0x1.86p-4 0x1.a8p-4 0x1.cap-4 0x1.ecp-4 0x2.0cp-4 0x2.2ep-4 0x2.4cp-4 0x2.6ap-4 0x2.86p-4 0x2.9ep-4 0x2.b6p-4 0x2.ccp-4 0x2.ep-4 0x2.fp-4 0x2.fcp-4 0x3.08p-4 0x3.1p-4 0x3.14p-4 0x3.16p-4 0x3.14p-4 0x3.1p-4 0x3.08p-4 0x2.fcp-4 0x2.fp-4 0x2.ep-4 0x2.ccp-4 0x2.b6p-4 0x2.9ep-4 0x2.86p-4 0x2.6ap-4 0x2.4cp-4 0x2.2ep-4 0x2.0cp-4 0x1.ecp-4 0x1.cap-4 0x1.a8p-4 0x1.86p-4 0x1.62p-4 0x1.4p-4 0x1.1ep-4 0xF.ep-8 0xD.ep-8 0xB.ep-8 0xA.2p-8 0x8.4p-8 0x6.ap-8 0x5.2p-8 0x3.ap-8 0x2.4p-8 0x1.2p-8 0 -0x1p-8 -0x1.ep-8 -0x2.8p-8 -0x3.2p-8 -0x3.ap-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.cp-8 -0x3.8p-8 -0x3.2p-8 -0x2.cp-8 -0x2.6p-8 -0x2p-8 -0x1.ap-8 -0x1.4p-8 -0xEp-12 -0xAp-12 -0x4p-12 0x2p-12 0x6p-12 0xAp-12 0xCp-12 0x1p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1.2p-8 0x1p-8 0xEp-12 0xCp-12 0xAp-12 0x6p-12 0x4p-12 0x2p-12 0 -0x4p-12 -0x6p-12 -0x8p-12))</param>
        <param name="firCoefsType">(typeSFixed -1 11)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/mp_txrx/inputBlock/(2 fromADC_Q)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/mp_txrx/Channel/primWireOut]</param>
        <param name="portValid">[/mp_txrx/Valid/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 30 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/SingleRateFIR1_Q"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR_I">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">1024</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x8p-12 -0x6p-12 -0x4p-12 0 0x2p-12 0x4p-12 0x6p-12 0xAp-12 0xCp-12 0xEp-12 0x1p-8 0x1.2p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1p-8 0xCp-12 0xAp-12 0x6p-12 0x2p-12 -0x4p-12 -0xAp-12 -0xEp-12 -0x1.4p-8 -0x1.ap-8 -0x2p-8 -0x2.6p-8 -0x2.cp-8 -0x3.2p-8 -0x3.8p-8 -0x3.cp-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.ap-8 -0x3.2p-8 -0x2.8p-8 -0x1.ep-8 -0x1p-8 0 0x1.2p-8 0x2.4p-8 0x3.ap-8 0x5.2p-8 0x6.ap-8 0x8.4p-8 0xA.2p-8 0xB.ep-8 0xD.ep-8 0xF.ep-8 0x1.1ep-4 0x1.4p-4 0x1.62p-4 0x1.86p-4 0x1.a8p-4 0x1.cap-4 0x1.ecp-4 0x2.0cp-4 0x2.2ep-4 0x2.4cp-4 0x2.6ap-4 0x2.86p-4 0x2.9ep-4 0x2.b6p-4 0x2.ccp-4 0x2.ep-4 0x2.fp-4 0x2.fcp-4 0x3.08p-4 0x3.1p-4 0x3.14p-4 0x3.16p-4 0x3.14p-4 0x3.1p-4 0x3.08p-4 0x2.fcp-4 0x2.fp-4 0x2.ep-4 0x2.ccp-4 0x2.b6p-4 0x2.9ep-4 0x2.86p-4 0x2.6ap-4 0x2.4cp-4 0x2.2ep-4 0x2.0cp-4 0x1.ecp-4 0x1.cap-4 0x1.a8p-4 0x1.86p-4 0x1.62p-4 0x1.4p-4 0x1.1ep-4 0xF.ep-8 0xD.ep-8 0xB.ep-8 0xA.2p-8 0x8.4p-8 0x6.ap-8 0x5.2p-8 0x3.ap-8 0x2.4p-8 0x1.2p-8 0 -0x1p-8 -0x1.ep-8 -0x2.8p-8 -0x3.2p-8 -0x3.ap-8 -0x4p-8 -0x4.4p-8 -0x4.6p-8 -0x4.8p-8 -0x4.8p-8 -0x4.6p-8 -0x4.4p-8 -0x4p-8 -0x3.cp-8 -0x3.8p-8 -0x3.2p-8 -0x2.cp-8 -0x2.6p-8 -0x2p-8 -0x1.ap-8 -0x1.4p-8 -0xEp-12 -0xAp-12 -0x4p-12 0x2p-12 0x6p-12 0xAp-12 0xCp-12 0x1p-8 0x1.2p-8 0x1.4p-8 ^5 0x1.2p-8 0x1.2p-8 0x1p-8 0xEp-12 0xCp-12 0xAp-12 0x6p-12 0x4p-12 0x2p-12 0 -0x4p-12 -0x6p-12 -0x8p-12))</param>
        <param name="firCoefsType">(typeSFixed -1 11)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/mp_txrx/inputBlock/(1 fromADC_I)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/mp_txrx/Channel/primWireOut]</param>
        <param name="portValid">[/mp_txrx/Valid/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 30 11 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/SingleRateFIR_I"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Valid">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 fromADC_I)"/>
        <wire name="(2 fromADC_Q)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 toDAC_I)">[/mp_txrx/ChanView/0]</param>
        <param name="(2 toDAC_Q)">[/mp_txrx/ChanView/0]</param>
        <param name="(7 BBI)">[/mp_txrx/ChanView1/0]</param>
        <param name="(8 BBQ)">[/mp_txrx/ChanView2/0]</param>
        <param name="(9 mem_o)">[/mp_txrx/ChanView3/0]</param>
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
      </block>
    </model>
    <model name="mp_txrx_Memory">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"mp/txrx/Memory"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/mp_txrx_Memory/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="And1">
        <param name="0">[/mp_txrx_Memory/ChannelIn1/wireValid]</param>
        <param name="1">[/mp_txrx_Memory/Not1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And3">
        <param name="0">[/mp_txrx_Memory/DualMem/dualMemWireData1]</param>
        <param name="1">[/mp_txrx_Memory/ChannelIn1/wireValid]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/mp_txrx_Memory/inputBlock/(2 dc)]</param>
        <param name="portValid">[/mp_txrx_Memory/inputBlock/(1 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/Memory/ChannelIn"</param>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelIn1">
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/mp_txrx_Memory/inputBlock/(4 dc1)]</param>
        <param name="portValid">[/mp_txrx_Memory/inputBlock/(3 trigger)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"mp/txrx/Memory/ChannelIn1"</param>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/mp_txrx_Memory/"Mapper 1"/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/mp_txrx_Memory/ChannelIn/wireChannel]</param>
        <param name="portValid">[/mp_txrx_Memory/Not/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/Memory/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/mp_txrx_Memory/And3/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/mp_txrx_Memory/ChannelIn1/wireChannel]</param>
        <param name="portValid">[/mp_txrx_Memory/And1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"mp/txrx/Memory/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/mp_txrx_Memory/Not/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/mp_txrx_Memory/SampleDelay2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1_PostCast_primWireOut">
        <param name="0">[/mp_txrx_Memory/Counter1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/mp_txrx_Memory/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 1 0 1 ^4 0 1 0 1 1 0 1 ^5 0 ^6 1 1 0 1 1 0 1 0 1 ^5 0 ^4 1 1 0 0 1 1 1 0 0 1 1 1 0 1 0 0 0 1 0 ^6 1 0 1 0 1 ^4 0 0 1 0 0 0 1 1 1 0 1 1 1 0 0 1 0 ^7 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1 1 1 0 0 0 1 0 0 1 0 0 1 ^5 0 1 ^4 0 1 1 1 0 0 1 0 1 0 1 ^6 0 1 0 0 1 1 1 0 ^5 1 0 0 0 1 0 1 1 0 1 0 1 1 0 ^4 1 1 1 0 0 0 1 0 0 1 ^7 0 1 1 1 0 0 1 ^5 0 1 0 1 1 1 0 1 1 0 1 1 0 ^7 1 0 1 1 1 0 1 0 0 0 1 0 0 0 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 0 0 1 1 0 1 0 ^4 1 1 0 0 1 0 0 1 ^6 0 0 1 0 0 0 1 0 ^5 1 1 0 ^7 1 1 0 1 1 0 0 1 ^4 0 1 0 1 1 0 0 1 0 1 1 1 0 0 1 1 0 1 1 0 1 0 ^5 1 1 1 0 0 1 0 0 1 ^12 0 0 1 0 0 1 1 0 1 1 1 0 1 0 ^4 1 1 1 0 0 1 1 0 0 1 1 0 1 0 ^4 1 0 1 0 0 0 1 0 0 1 0 ^4 1 1 0 1 0 1 1 0 0 1 0 0 1 1 0 1 0 0 0 1 1 1 0 0 0 1 1 0 1 0 ^8 1 0 1 0 1 1 0 1 0 ^4 1 1 0 1 ^4 0 0 1 1 1 0 1 1 0 0 0 1 0 0 1 1 0 ^6 1 1 1 0 ^6 1 ^4 0 1 0 0 0 1 0 1 0 ^6 1 0 0 1 1 1 0 1 0 ^4 1 1 0 0 0 1 1 0 1 ^6 0 1 0 0 0 1 ^4 0 1 1 0 1 0 ^6 1 0 0 0 1 1 0 1 0 0 1 0 ^8 1 0 1 0 0 1 1 0 ^5 1 1 0 0 0 1 1 0 0 0 1 ^4 0 1 0 0 0 1 ^4 0 ^9 1 0 ^4 1 0 1 1 1 0 1 0 1 0 ^4 1 ^5 0 1 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 1 1 1 0 ^4 1 0 1 1 0 ^5 1 0 0 1 1 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 1 0 ^4 1 1 1 0 1 0 0 1 ^4 0 0 0 1 0 1 1 0 ^5 1 0 1 0 ^5 1 1 0 1 ^4 0 ^4 1 1 1 0 1 1 0 1 0 ^4 1 0 ^4 1 0 ^4 1 0 1 1 1 0 1 ^6 0 1 0 1 1 1 0 1 ^4 0 0 1 1 1 0 0 1 1 0 1 ^5 0 0 0 1 0 ^5 1 0 0 1 0 0 1 ^4 0 0 1 1 0 1 0 ^4 1 1 1 0 0 1 0 1 0 1 0 0 0 1 ^4 0 0 1 1 1 0 1 1 0 0 1 0 1 1 0 0 1 1 1 0 ^4 1 ^5 0 1 0 1 1 1 0 ^6 1 1 0 ^6 1 1 0 1 1 1 0 1 ^5 0 1 0 1 0 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 1 0 0 1 1 0 1 1 0 1 1 0 1 0 0 0 1 1 0 1 1 0 0 1 1 0 ^4 1 1 0 0 1 0 1 0 0 0 1 0 ^5 1 1 0 1 0 0 0 1 0 1 0)</param>
        <param name="dualMemPortAddr1">[/mp_txrx_Memory/Counter1_PostCast_primWireOut/primWireOut]</param>
        <param name="dualMemPortAddr2">[/mp_txrx_Memory/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="dualMemPortData1">[/mp_txrx_Memory/Const2/primWireOut]</param>
        <param name="dualMemPortWrite1En">[/mp_txrx_Memory/Const2/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="&quot;Mapper 1&quot;">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(-1 1)</param>
        <param name="lutPortAddr">[/mp_txrx_Memory/DualMem/dualMemWireData2]</param>
        <param name="lutType">(typeSFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/mp_txrx_Memory/Sequence/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/mp_txrx_Memory/Sequence1/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/mp_txrx_Memory/And1/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sequence">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/mp_txrx_Memory/ChannelIn/wireValid]</param>
        <param name="sequencePeriod">40</param>
        <param name="sequencePhase">0</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sequence1">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/mp_txrx_Memory/ChannelIn1/wireValid]</param>
        <param name="sequencePeriod">40</param>
        <param name="sequencePhase">35</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 dc)"/>
        <wire name="(3 trigger)"/>
        <wire name="(4 dc1)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 m2)">[/mp_txrx_Memory/ChannelOut/0]</param>
        <param name="(2 qv)">[/mp_txrx_Memory/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/mp_txrx_Memory/ChannelOut/wireChannel]</param>
        <param name="(4 m1)">[/mp_txrx_Memory/ChannelOut1/0]</param>
        <param name="(5 qv1)">[/mp_txrx_Memory/ChannelOut1/wireValid]</param>
        <param name="(6 qc1)">[/mp_txrx_Memory/ChannelOut1/wireChannel]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      </block>
    </model>
  </design>

</dsp-builder>