

================================================================
== Vitis HLS Report for 'SubBytes'
================================================================
* Date:           Thu Apr 17 13:41:48 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    428|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     130|    428|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |s_box_U  |SubBytes_s_box_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                            |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  93|         19|    1|         19|
    |reg_324         |   9|          2|    8|         16|
    |reg_335         |   9|          2|    8|         16|
    |reg_345         |   9|          2|    8|         16|
    |reg_355         |   9|          2|    8|         16|
    |s_box_address0  |  81|         17|    8|        136|
    |state_address0  |  81|         17|    4|         68|
    |state_address1  |  81|         17|    4|         68|
    |state_d0        |  31|          6|    8|         48|
    |state_d1        |  25|          5|    8|         40|
    +----------------+----+-----------+-----+-----------+
    |Total           | 428|         89|   65|        443|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  18|   0|   18|          0|
    |reg_324                |   8|   0|    8|          0|
    |reg_329                |   8|   0|    8|          0|
    |reg_335                |   8|   0|    8|          0|
    |reg_340                |   8|   0|    8|          0|
    |reg_345                |   8|   0|    8|          0|
    |reg_350                |   8|   0|    8|          0|
    |reg_355                |   8|   0|    8|          0|
    |s_box_load_3_reg_506   |   8|   0|    8|          0|
    |s_box_load_4_reg_531   |   8|   0|    8|          0|
    |s_box_load_5_reg_558   |   8|   0|    8|          0|
    |state_load_11_reg_541  |   8|   0|    8|          0|
    |state_load_13_reg_568  |   8|   0|    8|          0|
    |state_load_15_reg_590  |   8|   0|    8|          0|
    |state_load_9_reg_516   |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 130|   0|  130|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      SubBytes|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      SubBytes|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      SubBytes|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      SubBytes|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      SubBytes|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      SubBytes|  return value|
|state_address0  |  out|    4|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|    1|   ap_memory|         state|         array|
|state_d0        |  out|    8|   ap_memory|         state|         array|
|state_q0        |   in|    8|   ap_memory|         state|         array|
|state_address1  |  out|    4|   ap_memory|         state|         array|
|state_ce1       |  out|    1|   ap_memory|         state|         array|
|state_we1       |  out|    1|   ap_memory|         state|         array|
|state_d1        |  out|    8|   ap_memory|         state|         array|
|state_q1        |   in|    8|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

