----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 00000083
ID.PC: 4
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00410113
ID.PC: 8
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 000000000000
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 00001
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: True
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
ID.PC: 12
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 000000000100
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 00010
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 00001
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 8
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 00001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 00001
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 4
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00410113
ID.PC: 8
EX.nop: False
EX.Read_data1: 4
EX.Read_data2: 00001
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
ID.PC: 12
EX.nop: False
EX.Read_data1: 4
EX.Read_data2: 0
EX.Imm: 000000000100
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 00010
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 3
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
EX.nop: True
EX.Read_data1: 4
EX.Read_data2: 00001
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 3
WB.Rs: 00010
WB.Rt: 00001
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: fe111ee3
EX.nop: True
EX.Read_data1: 4
EX.Read_data2: 00001
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 8
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: ffffffff
ID.PC: 16
EX.nop: False
EX.Read_data1: 8
EX.Read_data2: 00001
EX.Imm: 1111111111100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: None
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: None
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 1000
MEM.nop: False
MEM.ALUresult: 7
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 7
WB.Rs: 00010
WB.Rt: 00001
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
