<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p81" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_81{left:83px;bottom:1080px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t2_81{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_81{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_81{left:83px;bottom:1014px;letter-spacing:-0.31px;word-spacing:-0.02px;}
#t5_81{left:138px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t6_81{left:138px;bottom:900px;letter-spacing:0.08px;word-spacing:0.03px;}
#t7_81{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t8_81{left:138px;bottom:845px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t9_81{left:138px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ta_81{left:138px;bottom:808px;letter-spacing:0.11px;word-spacing:0.01px;}
#tb_81{left:138px;bottom:790px;letter-spacing:0.11px;word-spacing:0.01px;}
#tc_81{left:138px;bottom:771px;letter-spacing:0.11px;word-spacing:0.02px;}
#td_81{left:138px;bottom:735px;letter-spacing:0.12px;word-spacing:-0.02px;}
#te_81{left:138px;bottom:717px;letter-spacing:-0.13px;}
#tf_81{left:185px;bottom:714px;letter-spacing:0.16px;}
#tg_81{left:226px;bottom:716px;letter-spacing:0.09px;word-spacing:0.03px;}
#th_81{left:138px;bottom:677px;letter-spacing:0.08px;word-spacing:0.05px;}
#ti_81{left:138px;bottom:640px;}
#tj_81{left:165px;bottom:641px;letter-spacing:-0.18px;}
#tk_81{left:243px;bottom:640px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tl_81{left:137px;bottom:603px;}
#tm_81{left:165px;bottom:603px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tn_81{left:165px;bottom:585px;letter-spacing:0.11px;word-spacing:-0.06px;}
#to_81{left:165px;bottom:567px;letter-spacing:0.11px;word-spacing:0.01px;}
#tp_81{left:137px;bottom:530px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tq_81{left:138px;bottom:512px;letter-spacing:-0.18px;}
#tr_81{left:215px;bottom:512px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ts_81{left:138px;bottom:475px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tt_81{left:138px;bottom:457px;letter-spacing:0.11px;}
#tu_81{left:138px;bottom:438px;letter-spacing:0.11px;}
#tv_81{left:453px;bottom:438px;letter-spacing:0.09px;}
#tw_81{left:588px;bottom:438px;}
#tx_81{left:138px;bottom:402px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ty_81{left:83px;bottom:355px;letter-spacing:0.17px;}
#tz_81{left:123px;bottom:355px;letter-spacing:0.21px;word-spacing:0.03px;}
#t10_81{left:138px;bottom:313px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t11_81{left:711px;bottom:314px;letter-spacing:-0.18px;}
#t12_81{left:785px;bottom:313px;}
#t13_81{left:793px;bottom:313px;letter-spacing:0.12px;word-spacing:-0.25px;}
#t14_81{left:138px;bottom:295px;letter-spacing:0.09px;word-spacing:0.01px;}
#t15_81{left:141px;bottom:258px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t16_81{left:138px;bottom:240px;letter-spacing:0.11px;}
#t17_81{left:138px;bottom:222px;letter-spacing:0.1px;word-spacing:0.02px;}
#t18_81{left:138px;bottom:185px;letter-spacing:0.12px;}
#t19_81{left:138px;bottom:166px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_81{left:137px;bottom:148px;letter-spacing:0.11px;word-spacing:-0.01px;}

.s1_81{font-size:18px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s2_81{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_81{font-size:28px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_81{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_81{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_81{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_81{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_81{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s9_81{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#000;}
.t.v0_81{transform:scaleX(0.895);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts81" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg81Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg81" style="-webkit-user-select: none;"><object width="935" height="1210" data="81/81.svg" type="image/svg+xml" id="pdf81" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_81" class="t v0_81 s1_81">Chapter 5 </span>
<span id="t2_81" class="t s2_81">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_81" class="t s2_81">81 </span>
<span id="t4_81" class="t s3_81">Common Device Memory Map </span>
<span id="t5_81" class="t s4_81">MIPS processors may include memory-mapped IO devices that are packaged as part of the CPU. An example is the </span>
<span id="t6_81" class="t s4_81">Fast Debug Channel, which is a UART-like communication device that uses the EJTAG probe pins to move data to </span>
<span id="t7_81" class="t s4_81">the external world. </span>
<span id="t8_81" class="t s4_81">The Common Device Memory Map (CDMM) is a region of physical address space that is reserved for mapping IO </span>
<span id="t9_81" class="t s4_81">device configuration registers within a MIPS processor. The CDMM helps aggregate various device mappings into </span>
<span id="ta_81" class="t s4_81">one area, preventing fragmentation of the memory address space. It also enables the use of access control and mem- </span>
<span id="tb_81" class="t s4_81">ory address translation mechanisms for these device registers. The CDMM occupies a maximum of 32 kB in the </span>
<span id="tc_81" class="t s4_81">physical address map. </span>
<span id="td_81" class="t s4_81">The CMDMM is an optional feature of the architecture. Software detects if CDMM is implemented by reading the </span>
<span id="te_81" class="t s5_81">Config3 </span>
<span id="tf_81" class="t s6_81">CDMM </span>
<span id="tg_81" class="t s4_81">register field (bit 3). </span>
<span id="th_81" class="t s4_81">Two blocks are defined for the CDMM - </span>
<span id="ti_81" class="t s4_81">• </span><span id="tj_81" class="t s5_81">CDMMBase </span><span id="tk_81" class="t s4_81">- A new Coprocessor 0 register that sets the base physical address of the CDMM </span>
<span id="tl_81" class="t s4_81">• </span><span id="tm_81" class="t s4_81">CDMM Access Control and Device Register Block - The 32 kB CDMM region is divided into smaller 64-byte </span>
<span id="tn_81" class="t s4_81">aligned blocks called ‘Device Register Blocks’ (DRBs). Each block has access control and status information in </span>
<span id="to_81" class="t s4_81">access control and status registers (ACSRs), followed by IO device registers. </span>
<span id="tp_81" class="t s4_81">For implementations that have multiple VPEs, the IO devices and their ACSRs are instantiated once per VPE, but the </span>
<span id="tq_81" class="t s5_81">CDMMBase </span><span id="tr_81" class="t s4_81">register is shared among the VPEs. </span>
<span id="ts_81" class="t s4_81">Implementations are not required to maintain cache coherence for the CDMM region. For that reason, the memory </span>
<span id="tt_81" class="t s4_81">mapped registers located within this region must be accessed only using uncached memory transactions. Accessing </span>
<span id="tu_81" class="t s4_81">these register using a cacheable CCA may result in </span><span id="tv_81" class="t s7_81">UNPREDICTABLE </span><span id="tw_81" class="t s4_81">behavior. </span>
<span id="tx_81" class="t s4_81">Each of these blocks are now described in detail. </span>
<span id="ty_81" class="t s8_81">5.1 </span><span id="tz_81" class="t s8_81">CDMMBase Register </span>
<span id="t10_81" class="t s4_81">The physical base address for the CDMM facility is defined by a coprocessor 0 register called </span><span id="t11_81" class="t s5_81">CDMMBase</span><span id="t12_81" class="t s9_81">, </span><span id="t13_81" class="t s4_81">(CP0 reg- </span>
<span id="t14_81" class="t s4_81">ister 15, select 2). This address must be aligned to a 32 kB boundary. </span>
<span id="t15_81" class="t s4_81">On a 64-bit core with a TLB-based MMU, this region would most likely be mapped to a physical address which can </span>
<span id="t16_81" class="t s4_81">be accessed through one of the kernel unmapped, uncached virtual address segments (kseg1 or xkphys). User-mode </span>
<span id="t17_81" class="t s4_81">access could be allowed through a TLB mapping using an uncached coherency. </span>
<span id="t18_81" class="t s4_81">On cores that use a FMT MMU, the region would most likely be mapped to the lower 512 MB and made accessible </span>
<span id="t19_81" class="t s4_81">via kernel mode. Alternatively, if user-mode access is allowed, this region could be mapped to correspond to the </span>
<span id="t1a_81" class="t s4_81">kuseg physical address segment. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
