$date
	Sun Oct 23 04:23:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#404267
b101 !
1"
#404270
b101 &
b101 %
1$
#404271
0"
#404274
b10000 &
b10000 %
#404278
b1000 &
b1000 %
#404282
b100 &
b100 %
#404286
b10 &
b10 %
#404290
b1 &
b1 %
1#
#404294
b0 &
0#
b0 %
0$
#1395220
b100 !
1"
#1395222
b100 &
b100 %
1$
#1395223
0"
#1395226
b10 &
b10 %
#1395230
b1 &
1#
b1 %
#1395234
b0 &
b0 %
0#
0$
#2342533
b10011 !
1"
#2342534
b10011 &
b10011 %
1$
#2342535
0"
#2342538
b111010 &
b111010 %
#2342542
b11101 &
b11101 %
#2342546
b1011000 &
b1011000 %
#2342550
b101100 &
b101100 %
#2342554
b10110 &
b10110 %
#2342558
b1011 &
b1011 %
#2342562
b100010 &
b100010 %
#2342566
b10001 &
b10001 %
#2342570
b110100 &
b110100 %
#2342574
b11010 &
b11010 %
#2342578
b1101 &
b1101 %
#2342582
b101000 &
b101000 %
#2342586
b10100 &
b10100 %
#2342590
b1010 &
b1010 %
#2342594
b101 &
b101 %
#2342598
b10000 &
b10000 %
#2342602
b1000 &
b1000 %
#2342606
b100 &
b100 %
#2342610
b10 &
b10 %
#2342614
b1 &
1#
b1 %
#2342618
b0 &
b0 %
0#
0$
#4500012
