$date
	Sat Oct 26 15:23:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module buffer_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
0!
1"
#10
0"
1#
#15
1!
1"
#20
0"
#25
1"
#30
0"
0#
#35
0!
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
1#
#75
1!
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
0#
#135
0!
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
