# Ripple-Carry-Full-Adder-using-Verilog

Designed and simulated a 4-bit ripple carry full adder using Verilog on EDA Playground. The project focused on implementing multi-bit binary addition with carry propagation across stages.
