-------------------------------------------------------------------------------
(c) ChipVerify
-------------------------------------------------------------------------------
                                 README
-------------------------------------------------------------------------------

Let's see how hierarchical connections can be made via TLM. We'll create a few
subcomponents inside ComponentA and ComponentB, and then connect them using TLM

.-----------------------------------.                .-----------------------.
|                                   |                |                       |
| subComp1 --> FIFO --> subComp2 -->|Port ---> Export| FIFO -----> subComp2  |
|                                   |                |                       |
'-----------------------------------'                '-----------------------'

-------------------------------------------------------------------------------

