# ğŸ‘‹ Hi, I'm Krishanu Bandyopadhyay                 ![Profile views](https://komarev.com/ghpvc/?username=Krishanu-007&label=Profile%20views&color=0e75b6&style=flat)
ğŸ“ VLSI & Embedded Systems Engineer | ğŸ”¬ Digital & Mixed-Signal Design | ğŸ“ RTL to GDSII Workflow Enthusiast

<p align="center">
  <img src="https://media.giphy.com/media/v1.Y2lkPTc5MGI3NjExdXQ5dnRlc2diemUxNHo2ZzFkbThqYjh4eWtlMGZzaXI4cmpqbGJmMyZlcD12MV9naWZzX3NlYXJjaCZjdD1n/MUlmRFnTQxwJ2/giphy.gif" width="600" alt="VLSI GIF">
</p>


### ğŸ‘¨â€ğŸ’» About Me

I'm an aspiring VLSI and Embedded Systems enthusiast with hands-on experience across the full design flow â€” from **Register Transfer Level (RTL)** design to **physical layout (GDSII)** and embedded firmware development. I am passionate about designing efficient hardware systems and contributing to the open-source silicon ecosystem.

- ğŸ§  RTL design and simulation using- **Verilog**, **SystemVerilog**, and **Yosys**
- ğŸ§ª ASIC design using- **OpenLane**, **OpenROAD**, **Xschem**, **Magic**, and **Netgen** with **Sky130 PDK**
- ğŸ’» Architectural depths in- **AVR**, **ARMv7**, and **RISC-V** microarchitectures
- ğŸ”© FPGA prototyping using **iCE40HX8K**, **arachne-pnr**, and **nextpnr**
- ğŸ“¡ Experience in **Microwave filter design** using **Keysight ADS**
- ğŸ”¬ Strong foundation in Digital Logic, Computer Architecture, and Physical Design Methodologies

---
### ğŸ§° Toolchain & Environment

- **Simulators**: Ngspice, GTKWave  
- **Layout Tools**: Magic, KLayout  
- **Synthesis/PD Tools**: OpenLane, OpenROAD, Yosys, Netgen  
- **PCB Design**: KiCad, Eagle  
- **Microcontrollers**: ATTiny, STM32, AVR, 8051  
- **Languages**: Verilog, SystemVerilog, Embedded C, Assembly, Rust  
- **FPGA Tools**: IceStorm, arachne-pnr, nextpnr, TinyFPGA BX toolchain

-----
### ğŸ›°ï¸ Hardware Platforms Iâ€™ve Worked On

- ğŸ§© Lattice iCE40HX8K FPGA (CB132)
- ğŸ“Ÿ ATTiny204, ATmega328P (AVR), Xtensa LX6 (ESP32 DevKit v1)
- ğŸ® STM32F103 Blue Pill (Cortex-M3)
- ğŸ“¡ Custom microstrip filters on 9.9 Er substrates

-------
### ğŸ§­ Areas of Focus

- âœ”ï¸ Digital and Mixed-Signal VLSI Design  
- âœ”ï¸ RTL-to-GDSII using Open-Source Tools  
- âœ”ï¸ FPGA-Based Prototyping  
- âœ”ï¸ RISC-V Architecture and Custom Accelerators  
- âœ”ï¸ Embedded Firmware Development (C, Assembly)  
- âœ”ï¸ Microwave Filter Design and RF Layout

---
### ğŸŒ± Currently Exploring

- Physical Verification with Calibre and DRC/LVS techniques
- High-level synthesis (HLS) to Verilog flow
- Rust-based bare-metal embedded systems
- Custom ISA extensions in RISC-V cores
----
### ğŸ”¬ Featured Projects
- ğŸ§  4-stage pipelined RISC-V core with DFT hardware accelerator.[upcoming future work]
- ğŸ§® 16-bit ALU implemented using RTL-to-GDS flow via OpenLane and Sky130. [currently working]     
- ğŸ“¡  Stub-loaded resonator filter designed for 3.825 GHz using keysight ADS

---
### ğŸ¤ Open to Collaborate On:

- VLSI design & verification (Verilog/SystemVerilog)
- RTL-to-GDSII projects using OpenLane/OpenROAD
- RISC-V architecture extensions
- Embedded systems, robotics, and real-time firmware

---

### ğŸ“« Let's Connect
- ğŸ”— [LinkedIn](www.linkedin.com/in/k-bandyopadhyay)
- ğŸ’» [GitHub](https://github.com/Krishanu-007)
- âœ‰ï¸ Email: *kbandyopadhyay2792@gmail.com*

---

### ğŸ’¬ Quote

> *"Design is not just about functionalityâ€”it's about precision, reliability, and innovation in silicon."*


---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Krishanu-007&show_icons=true&theme=github_dark&hide_border=true" width="48%" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Krishanu-007&theme=github-dark&hide_border=true" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=Krishanu-007&theme=github-compact" />
</p>
