#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27122c0 .scope module, "tb_sipo" "tb_sipo" 2 3;
 .timescale 0 0;
v0x2726080_0 .var "clkt", 0 0;
v0x2726150_0 .net "pot", 3 0, v0x2725e90_0; 1 drivers
v0x2726200_0 .var "resett", 0 0;
v0x27262b0_0 .var "sit", 0 0;
S_0x27123b0 .scope module, "sipo_inst" "sipo" 2 11, 3 3, S_0x27122c0;
 .timescale 0 0;
v0x2700400_0 .net "clk", 0 0, v0x2726080_0; 1 drivers
v0x2725df0_0 .var "int_reg", 3 0;
v0x2725e90_0 .var "po", 3 0;
v0x2725f30_0 .net "reset", 0 0, v0x2726200_0; 1 drivers
v0x2725fe0_0 .net "si", 0 0, v0x27262b0_0; 1 drivers
E_0x26efa00 .event posedge, v0x2700400_0;
E_0x26ef830 .event posedge, v0x2725f30_0, v0x2700400_0;
    .scope S_0x27123b0;
T_0 ;
    %set/v v0x2725df0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x27123b0;
T_1 ;
    %wait E_0x26ef830;
    %load/v 8, v0x2725f30_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2725df0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x2725fe0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x2725df0_0, 0, 8;
    %load/v 8, v0x2725df0_0, 3; Only need 3 of 4 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 3, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x2725df0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x27123b0;
T_2 ;
    %wait E_0x26efa00;
    %load/v 8, v0x2725f30_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2725e90_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x2725df0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2725e90_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27122c0;
T_3 ;
    %delay 0, 0;
    %set/v v0x2726080_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/v 8, v0x2726080_0, 1;
    %inv 8, 1;
    %set/v v0x2726080_0, 8, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x27122c0;
T_4 ;
    %set/v v0x2726200_0, 1, 1;
    %set/v v0x27262b0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x2726200_0, 0, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x2726200_0, 1, 1;
    %delay 10, 0;
    %set/v v0x2726200_0, 0, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x27262b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x27122c0;
T_5 ;
    %delay 100, 0;
    %vpi_call 2 43 "$finish";
    %end;
    .thread T_5;
    .scope S_0x27122c0;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "dump.vcd";
    %vpi_call 2 49 "$dumpvars", 1'sb0, S_0x27123b0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
