###############################################################################
#
# IAR ELF Linker V8.50.1.245/W32 for ARM                  12/Sep/2020  15:31:47
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Exe\Motor.out
#    Map file     =
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\List\Motor.map
#    Command line =
#        -f C:\Users\KUSSBA~1\AppData\Local\Temp\EWFB6A.tmp
#        (C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\main.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\startup_stm32f071xb.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_it.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_dma.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_exti.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_gpio.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_pwr.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_rcc.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_spi.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_tim.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\stm32f0xx_ll_utils.o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj\system_stm32f0xx.o
#        --redirect _Printf=_PrintfFull --redirect _Scanf=_ScanfFull
#        --no_out_extension -o
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Exe\Motor.out --map
#        C:\Users\kussbandara\Documents\Motor\EWARM\Motor\List\Motor.map
#        --config
#        C:\Users\kussbandara\Documents\Motor\EWARM/stm32f071xb_flash.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x801'ffff] { ro };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 512, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'3fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                        0xbc
  .intvec            ro code   0x800'0000    0xbc  startup_stm32f071xb.o [1]
                             - 0x800'00bc    0xbc

"P1":                                      0x1272
  .text              ro code   0x800'00bc   0xab8  main.o [1]
  .text              ro code   0x800'0b74    0x48  stm32f0xx_ll_utils.o [1]
  .text              ro code   0x800'0bbc    0x14  memset.o [3]
  .text              ro code   0x800'0bd0   0x134  stm32f0xx_ll_gpio.o [1]
  .text              ro code   0x800'0d04    0x90  stm32f0xx_ll_spi.o [1]
  .text              ro code   0x800'0d94   0x368  stm32f0xx_ll_tim.o [1]
  .text              ro code   0x800'10fc    0xae  I32DivModFast.o [3]
  .text              ro code   0x800'11aa     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'11ac    0x4e  ABImemset.o [3]
  .text              ro code   0x800'11fa     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'11fc     0x2  IntDivZer.o [3]
  .text              ro code   0x800'11fe    0x30  copy_init3.o [3]
  .text              ro code   0x800'122e     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1230    0x28  data_init.o [3]
  .iar.init_table    const     0x800'1258    0x14  - Linker created -
  .text              ro code   0x800'126c    0x1e  cmain.o [3]
  .text              ro code   0x800'128a     0x4  low_level_init.o [2]
  .text              ro code   0x800'128e     0x8  exit.o [2]
  .text              ro code   0x800'1296     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1298     0xa  cexit.o [3]
  .text              ro code   0x800'12a2     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'12a4    0x14  exit.o [4]
  .text              ro code   0x800'12b8    0x10  startup_stm32f071xb.o [1]
  .text              ro code   0x800'12c8     0xc  stm32f0xx_it.o [1]
  .text              ro code   0x800'12d4     0xc  cstartup_M.o [3]
  .rodata            const     0x800'12e0     0x8  main.o [1]
  .rodata            const     0x800'12e8     0x8  main.o [1]
  Initializer bytes  const     0x800'12f0     0x8  <for P2-1>
  .text              ro code   0x800'12f8     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'12fa     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'12fc     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'12fe     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1300     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1302     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1304     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1306     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1308     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'130a     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'130c     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'130e     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1310     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1312     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1314     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1316     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1318     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'131a     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'131c     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'131e     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1320     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1322     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1324     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1326     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'1328     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'132a     0x2  startup_stm32f071xb.o [1]
  .text              ro code   0x800'132c     0x2  system_stm32f0xx.o [1]
  .rodata            const     0x800'132e     0x0  copy_init3.o [3]
                             - 0x800'132e  0x1272

"P2", part 1 of 2:                            0x8
  P2-1                        0x2000'0000     0x5  <Init block>
    .data            inited   0x2000'0000     0x4  system_stm32f0xx.o [1]
    .bss             inited   0x2000'0004     0x1  main.o [1]
                            - 0x2000'0005     0x5

"P2", part 2 of 2:                          0x400
  CSTACK                      0x2000'0008   0x400  <Block>
    CSTACK           uninit   0x2000'0008   0x400  <Block tail>
                            - 0x2000'0408   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'132e   0x801'ffff  0x1'ecd2
  0x2000'0408  0x2000'3fff    0x3bf8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy (__iar_copy_init3)
    1 source range, total size 0x8 (160% of destination):
           0x800'12f0   0x8
    1 destination range, total size 0x5:
          0x2000'0000   0x5



*******************************************************************************
*** MODULE SUMMARY
***

    Module                 ro code  ro data  rw data
    ------                 -------  -------  -------
command line/config:
    ------------------------------------------------
    Total:

C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj: [1]
    main.o                   2'744       17        1
    startup_stm32f071xb.o      266
    stm32f0xx_it.o              12
    stm32f0xx_ll_gpio.o        308
    stm32f0xx_ll_spi.o         144
    stm32f0xx_ll_tim.o         872
    stm32f0xx_ll_utils.o        72
    system_stm32f0xx.o           2        4        4
    ------------------------------------------------
    Total:                   4'420       21        5

dl6M_tln.a: [2]
    exit.o                       8
    low_level_init.o             4
    ------------------------------------------------
    Total:                      12

rt6M_tl.a: [3]
    ABImemset.o                 78
    I32DivModFast.o            174
    IntDivZer.o                  2
    cexit.o                     10
    cmain.o                     30
    copy_init3.o                48
    cstartup_M.o                12
    data_init.o                 40
    memset.o                    20
    ------------------------------------------------
    Total:                     414

shb_l.a: [4]
    exit.o                      20
    ------------------------------------------------
    Total:                      20

    Linker created                       23    1'024
----------------------------------------------------
    Grand Total:             4'866       44    1'029


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'1258          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'126c          --   Gb  - Linker created -
?main                    0x800'126d         Code  Gb  cmain.o [3]
CSTACK$$Base            0x2000'0008          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0408          --   Gb  - Linker created -
HardFault_Handler        0x800'12cb    0x4  Code  Gb  stm32f0xx_it.o [1]
LL_AHB1_GRP1_EnableClock
                         0x800'0149   0x16  Code  Lc  main.o [1]
LL_APB1_GRP1_EnableClock
                         0x800'015f   0x16  Code  Lc  main.o [1]
LL_APB1_GRP2_EnableClock
                         0x800'0175   0x16  Code  Lc  main.o [1]
LL_FLASH_GetLatency      0x800'0199    0xc  Code  Lc  main.o [1]
LL_FLASH_SetLatency      0x800'018b    0xe  Code  Lc  main.o [1]
LL_GPIO_Init             0x800'0c8b   0x7a  Code  Gb  stm32f0xx_ll_gpio.o [1]
LL_GPIO_ResetOutputPin   0x800'02eb    0x4  Code  Lc  main.o [1]
LL_GPIO_SetAFPin_0_7     0x800'0c37   0x24  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_GPIO_SetAFPin_8_15    0x800'0c5b   0x30  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_GPIO_SetPinMode       0x800'0bd1   0x1c  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_GPIO_SetPinOutputType
                         0x800'0bed   0x12  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_GPIO_SetPinPull       0x800'0c1b   0x1c  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_GPIO_SetPinSpeed      0x800'0bff   0x1c  Code  Lc  stm32f0xx_ll_gpio.o [1]
LL_Init1msTick           0x800'0b97   0x10  Code  Gb  stm32f0xx_ll_utils.o [1]
LL_InitTick              0x800'0b75   0x22  Code  Lc  stm32f0xx_ll_utils.o [1]
LL_RCC_GetSysClkSource   0x800'00e7    0xa  Code  Lc  main.o [1]
LL_RCC_HSE_Enable        0x800'00bd    0xe  Code  Lc  main.o [1]
LL_RCC_HSE_IsReady       0x800'00cb    0xe  Code  Lc  main.o [1]
LL_RCC_PLL_ConfigDomain_SYS
                         0x800'0129   0x20  Code  Lc  main.o [1]
LL_RCC_PLL_Enable        0x800'010d    0xe  Code  Lc  main.o [1]
LL_RCC_PLL_IsReady       0x800'011b    0xe  Code  Lc  main.o [1]
LL_RCC_SetAHBPrescaler   0x800'00f1    0xe  Code  Lc  main.o [1]
LL_RCC_SetAPB1Prescaler
                         0x800'00ff    0xe  Code  Lc  main.o [1]
LL_RCC_SetSysClkSource   0x800'00d9    0xe  Code  Lc  main.o [1]
LL_SPI_DisableNSSPulseMgt
                         0x800'01c7    0xa  Code  Lc  main.o [1]
LL_SPI_Enable            0x800'01a5    0xa  Code  Lc  main.o [1]
LL_SPI_Init              0x800'0d19   0x70  Code  Gb  stm32f0xx_ll_spi.o [1]
LL_SPI_IsActiveFlag_RXNE
                         0x800'01d1    0xa  Code  Lc  main.o [1]
LL_SPI_IsActiveFlag_TXE
                         0x800'01db    0xc  Code  Lc  main.o [1]
LL_SPI_IsEnabled         0x800'0d05    0xc  Code  Lc  stm32f0xx_ll_spi.o [1]
LL_SPI_ReceiveData8      0x800'01e7    0x6  Code  Lc  main.o [1]
LL_SPI_SetCRCPolynomial
                         0x800'0d11    0x8  Code  Lc  stm32f0xx_ll_spi.o [1]
LL_SPI_SetRxFIFOThreshold
                         0x800'01bb    0xc  Code  Lc  main.o [1]
LL_SPI_SetStandard       0x800'01af    0xc  Code  Lc  main.o [1]
LL_SPI_TransmitData8     0x800'01ed    0x4  Code  Lc  main.o [1]
LL_SetSystemCoreClock    0x800'0ba7    0x6  Code  Gb  stm32f0xx_ll_utils.o [1]
LL_TIM_CC_EnableChannel
                         0x800'0205    0x8  Code  Lc  main.o [1]
LL_TIM_DisableARRPreload
                         0x800'01fb    0xa  Code  Lc  main.o [1]
LL_TIM_DisableMasterSlaveMode
                         0x800'02e1    0xa  Code  Lc  main.o [1]
LL_TIM_EnableCounter     0x800'01f1    0xa  Code  Lc  main.o [1]
LL_TIM_GenerateEvent_UPDATE
                         0x800'0db1    0xa  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_Init              0x800'0dbb   0x92  Code  Gb  stm32f0xx_ll_tim.o [1]
LL_TIM_OC_DisableFast    0x800'020d   0x5e  Code  Lc  main.o [1]
LL_TIM_OC_EnablePreload
                         0x800'026b   0x5e  Code  Lc  main.o [1]
LL_TIM_OC_Init           0x800'0e55   0x58  Code  Gb  stm32f0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH1
                         0x800'0da1    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH2
                         0x800'0da5    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH3
                         0x800'0da9    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH4
                         0x800'0dad    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_SetAutoReload     0x800'0d99    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_SetClockSource    0x800'02c9    0xc  Code  Lc  main.o [1]
LL_TIM_SetPrescaler      0x800'0d95    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_SetRepetitionCounter
                         0x800'0d9d    0x4  Code  Lc  stm32f0xx_ll_tim.o [1]
LL_TIM_SetTriggerOutput
                         0x800'02d5    0xc  Code  Lc  main.o [1]
MX_GPIO_Init             0x800'08d9  0x28a  Code  Lc  main.o [1]
MX_SPI1_Init             0x800'03e5   0xda  Code  Lc  main.o [1]
MX_SPI2_Init             0x800'04c5   0xae  Code  Lc  main.o [1]
MX_TIM1_Init             0x800'0591  0x19e  Code  Lc  main.o [1]
MX_TIM3_Init             0x800'0739  0x186  Code  Lc  main.o [1]
NMI_Handler              0x800'12c9    0x2  Code  Gb  stm32f0xx_it.o [1]
OC1Config                0x800'0ec5   0x84  Code  Lc  stm32f0xx_ll_tim.o [1]
OC2Config                0x800'0f49   0x8c  Code  Lc  stm32f0xx_ll_tim.o [1]
OC3Config                0x800'0fd5   0x88  Code  Lc  stm32f0xx_ll_tim.o [1]
OC4Config                0x800'105d   0x6c  Code  Lc  stm32f0xx_ll_tim.o [1]
OFFSET_TAB_CCMRx         0x800'12e0    0x8  Data  Lc  main.o [1]
PendSV_Handler           0x800'12d1    0x2  Code  Gb  stm32f0xx_it.o [1]
Region$$Table$$Base      0x800'1258          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'126c          --   Gb  - Linker created -
SHIFT_TAB_OCxx           0x800'12e8    0x8  Data  Lc  main.o [1]
SVC_Handler              0x800'12cf    0x2  Code  Gb  stm32f0xx_it.o [1]
SysTick_Handler          0x800'12d3    0x2  Code  Gb  stm32f0xx_it.o [1]
SystemClock_Config       0x800'0365   0x60  Code  Gb  main.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_stm32f0xx.o [1]
SystemInit               0x800'132d    0x2  Code  Gb  system_stm32f0xx.o [1]
WriteFPGA                0x800'032d   0x32  Code  Lc  main.o [1]
__ICFEDIT_region_RAM_end__ {Abs}
                        0x2000'3fff         Data  Gb  <internal module>
__ICFEDIT_region_RAM_start__ {Abs}
                        0x2000'0000         Data  Gb  <internal module>
__aeabi_idiv0            0x800'11fd         Code  Gb  IntDivZer.o [3]
__aeabi_memset           0x800'11ad         Code  Gb  ABImemset.o [3]
__aeabi_uidiv            0x800'10fd         Code  Gb  I32DivModFast.o [3]
__aeabi_uidivmod         0x800'10fd         Code  Gb  I32DivModFast.o [3]
__cmain                  0x800'126d         Code  Gb  cmain.o [3]
__exit                   0x800'12a5   0x14  Code  Gb  exit.o [4]
__iar_Memset4_word       0x800'11cd         Code  Gb  ABImemset.o [3]
__iar_Memset_word        0x800'11b9         Code  Gb  ABImemset.o [3]
__iar_copy_init3         0x800'11ff   0x30  Code  Gb  copy_init3.o [3]
__iar_data_init3         0x800'1231   0x28  Code  Gb  data_init.o [3]
__iar_program_start      0x800'12d5         Code  Gb  cstartup_M.o [3]
__low_level_init         0x800'128b    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32f071xb.o [1]
_call_main               0x800'1279         Code  Gb  cmain.o [3]
_exit                    0x800'1299         Code  Gb  cexit.o [3]
_main                    0x800'1287         Code  Gb  cmain.o [3]
exit                     0x800'128f    0x8  Code  Gb  exit.o [2]
main                     0x800'02ef   0x3e  Code  Gb  main.o [1]
memset                   0x800'0bbd   0x14  Code  Gb  memset.o [3]
state                   0x2000'0004    0x1  Data  Gb  main.o [1]


[1] = C:\Users\kussbandara\Documents\Motor\EWARM\Motor\Obj
[2] = dl6M_tln.a
[3] = rt6M_tl.a
[4] = shb_l.a

  4'866 bytes of readonly  code memory
     44 bytes of readonly  data memory
  1'029 bytes of readwrite data memory

Errors: none
Warnings: none
