<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flasher Interface: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flasher Interface
   &#160;<span id="projectnumber">0.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_abd4f9b8172cc3112c241dc9c58dda71.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="dir_019642185d9939c9e843e72378e9d0b7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f103xg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f103xg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F103xG_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F103xG_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif </span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">   50</a></span>&#160;<span class="preprocessor">#define __CM3_REV                  0x0200U  </span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   51</a></span>&#160;<span class="preprocessor"> #define __MPU_PRESENT             1U       </span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   52</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS           4U       </span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   53</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig     0U       </span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   69</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   72</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   73</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   74</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   75</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   76</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   77</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   78</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   79</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   80</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers *********************************************************/</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   83</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   84</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">   85</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a>                 = 2,      </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   86</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 3,      </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a>                 = 18,     </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a>         = 19,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a>        = 20,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a>              = 42,     </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a>                   = 47,     </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 54,     </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 56,     </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 57,     </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 58,     </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a>        = 59,     </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#include &quot;core_cm3.h&quot;</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#include &quot;system_stm32f1xx.h&quot;</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;               </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;              </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;              </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  uint32_t  RESERVED[16];</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;               </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  uint32_t  RESERVED0;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR1;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR2;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR3;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR4;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR5;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR6;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR7;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR8;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR9;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR10;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTCCR;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  uint32_t  RESERVED13[2];</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR11;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR12;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR13;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR14;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR15;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR16;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR17;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR18;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR19;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR20;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR21;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR22;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR23;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR24;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR25;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR26;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR27;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR28;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR29;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR30;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR31;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR32;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR33;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR34;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR35;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR36;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR37;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR38;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR39;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR40;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR41;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR42;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;{</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSR;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF0R;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF1R;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  uint32_t  RESERVED0[88];</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> sTxMailBox[3];</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox[2];</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  uint32_t  RESERVED1[12];</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMR;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FM1R;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  uint32_t  RESERVED2;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FS1R;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  uint32_t  RESERVED3;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFA1R;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uint32_t  RESERVED4;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FA1R;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint32_t  RESERVED5[8];</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[14];</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;          </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  uint8_t       RESERVED0;    </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uint16_t      RESERVED1;    </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;{</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  uint32_t RESERVED1[8]; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR2;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  uint32_t RESERVED2;   </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR2; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data0;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data1;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;{</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];   </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2;       </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2;      </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2;      </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  uint32_t      RESERVED0;  </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2;      </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  uint32_t      RESERVED1;  </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  uint32_t      RESERVED2;  </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3;       </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3;        </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3;      </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3;      </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  uint32_t      RESERVED3;  </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3;      </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;} <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a>;  </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;} <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EVCR;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  uint32_t RESERVED0;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR2;  </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;{</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;           </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;          </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;           </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;{</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;{</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLH;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLL;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVH;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVL;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTH;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTL;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRH;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRL;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESPCMD;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP1;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP2;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP3;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP4;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DCOUNT;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STA;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  uint32_t  RESERVED0[2];</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FIFOCNT;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  uint32_t  RESERVED1[13];</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;{</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;{</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;             </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;             </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;            </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;            </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;              </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;             </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;           </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;           </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;            </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;             </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;             </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;             </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;             </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;            </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;            </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;            </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;            </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;            </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;             </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;            </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;              </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP0R;                 </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED0;            </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP1R;                 </div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED1;            </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP2R;                 </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED2;            </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP3R;                 </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED3;            </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP4R;                 </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED4;            </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP5R;                 </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED5;            </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP6R;                 </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED6;            </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP7R;                 </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];        </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTR;                 </div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED8;            </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ISTR;                 </div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED9;            </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FNR;                  </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDA;            </div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DADDR;                </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDB;            </div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BTABLE;               </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDC;            </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;} <a class="code" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  731</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  732</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       0x0807FFFFUL </span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab24a21b645aaab8737af5603c3d11e71">  733</a></span>&#160;<span class="preprocessor">#define FLASH_BANK2_END       0x080FFFFFUL </span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  734</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             0x20000000UL </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  735</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  737</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          0x22000000UL </span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  738</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga679200df61ecb0695d72c030fdeb50a9">  740</a></span>&#160;<span class="preprocessor">#define FSMC_BASE             0x60000000UL </span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define FSMC_R_BASE           0xA0000000UL </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x00001800UL)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x00001C00UL)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x00003C00UL)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x00004C00UL)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x00005000UL)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x00005800UL)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x00006400UL)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x00006C00UL)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000UL)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x00001800UL)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x00001C00UL)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x00002400UL)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x00003400UL)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x00003C00UL)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x00004C00UL)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x00005000UL)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x00018000UL)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x00000008UL)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x0000001CUL)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x00000030UL)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x00000044UL)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x00000058UL)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x0000006CUL)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x00000080UL)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x00000408UL)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x0000041CUL)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x00000430UL)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x00000444UL)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x00000458UL)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  811</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL) </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  812</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        0x1FFFF7E0UL    </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  813</a></span>&#160;<span class="preprocessor">#define UID_BASE              0x1FFFF7E8UL    </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  814</a></span>&#160;<span class="preprocessor">#define OB_BASE               0x1FFFF800UL    </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad9f1205bd4a5a87047167cfd08c621be">  817</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1            (FSMC_BASE)               </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab711931ab21fd2a4f74a673d5256e113">  818</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_1          (FSMC_BANK1)              </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadc659d72d6ff27f3b37b1acaa430655e">  819</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_2          (FSMC_BANK1 + 0x04000000UL) </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga53c3a83da3ccbaf54880dde30df549e7">  820</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_3          (FSMC_BANK1 + 0x08000000UL) </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4fe30cb75e7817aa7a1799ec5c18c842">  821</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_4          (FSMC_BANK1 + 0x0C000000UL) </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab93ba8c33d13343280413dbd7831a76f">  823</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2            (FSMC_BASE + 0x10000000UL)  </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga163dcfdb018a377ac2876f9d3d3c1479">  824</a></span>&#160;<span class="preprocessor">#define FSMC_BANK3            (FSMC_BASE + 0x20000000UL)  </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga308474546151289034d64f28132546a6">  825</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4            (FSMC_BASE + 0x30000000UL)  </span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga48d8f80d608b64cb42e7ed223066f856">  827</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_R_BASE     (FSMC_R_BASE + 0x00000000UL)    </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa2ebab683a214fe3b0c628228bff3724">  828</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1E_R_BASE    (FSMC_R_BASE + 0x00000104UL)    </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3923d9e469864b8456338680880a6691">  829</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2_3_R_BASE   (FSMC_R_BASE + 0x00000060UL)    </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga97ecd08f0899bc818a84942826af2495">  830</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4_R_BASE     (FSMC_R_BASE + 0x000000A0UL)    </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  832</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE          0xE0042000UL </span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* USB device FS */</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  835</a></span>&#160;<span class="preprocessor">#define USB_BASE              (APB1PERIPH_BASE + 0x00005C00UL) </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  836</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR           (APB1PERIPH_BASE + 0x00006000UL) </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *)TIM2_BASE)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *)TIM3_BASE)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *)TIM4_BASE)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *)TIM5_BASE)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *)TIM6_BASE)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *)TIM7_BASE)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *)TIM12_BASE)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *)TIM13_BASE)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *)TIM14_BASE)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *)RTC_BASE)</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *)WWDG_BASE)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *)IWDG_BASE)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *)SPI2_BASE)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *)SPI3_BASE)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *)USART2_BASE)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *)USART3_BASE)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *)UART4_BASE)</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *)UART5_BASE)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *)I2C1_BASE)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *)I2C2_BASE)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define USB                 ((USB_TypeDef *)USB_BASE)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *)CAN1_BASE)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define BKP                 ((BKP_TypeDef *)BKP_BASE)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *)PWR_BASE)</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *)DAC_BASE)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *)DAC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define AFIO                ((AFIO_TypeDef *)AFIO_BASE)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *)EXTI_BASE)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *)GPIOA_BASE)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *)GPIOB_BASE)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *)GPIOC_BASE)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *)GPIOD_BASE)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *)GPIOE_BASE)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *)GPIOF_BASE)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *)GPIOG_BASE)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *)ADC1_BASE)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *)ADC2_BASE)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *)ADC3_BASE)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define ADC12_COMMON        ((ADC_Common_TypeDef *)ADC1_BASE)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *)TIM1_BASE)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *)SPI1_BASE)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *)TIM8_BASE)</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *)USART1_BASE)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *)TIM9_BASE)</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *)TIM10_BASE)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *)TIM11_BASE)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *)SDIO_BASE)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *)DMA1_BASE)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *)DMA2_BASE)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *)DMA2_Channel1_BASE)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *)DMA2_Channel2_BASE)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *)DMA2_Channel3_BASE)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *)DMA2_Channel4_BASE)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *)DMA2_Channel5_BASE)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *)RCC_BASE)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *)CRC_BASE)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *)FLASH_R_BASE)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *)OB_BASE)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *)FSMC_BANK1_R_BASE)</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *)FSMC_BANK1E_R_BASE)</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *)FSMC_BANK2_3_R_BASE)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *)FSMC_BANK4_R_BASE)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *)DBGMCU_BASE)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  930</a></span>&#160;<span class="preprocessor">#define LSI_STARTUP_TIME                85U </span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">  951</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk                       (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)     </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">  952</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                           CRC_DR_DR_Msk                      </span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">  956</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Msk                     (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)         </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">  957</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR                         CRC_IDR_IDR_Msk                    </span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos                    (0U)                               </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">  961</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk                    (0x1UL &lt;&lt; CRC_CR_RESET_Pos)         </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">  962</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET                        CRC_CR_RESET_Msk                   </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos                     (0U)                               </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">  972</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk                     (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)          </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">  973</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS                         PWR_CR_LPDS_Msk                    </span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos                     (1U)                               </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">  975</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk                     (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)          </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">  976</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                         PWR_CR_PDDS_Msk                    </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">  978</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk                     (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)          </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">  979</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                         PWR_CR_CWUF_Msk                    </span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos                     (3U)                               </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">  981</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk                     (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)          </span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">  982</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                         PWR_CR_CSBF_Msk                    </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos                     (4U)                               </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">  984</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk                     (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)          </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">  985</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE                         PWR_CR_PVDE_Msk                    </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos                      (5U)                               </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">  988</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk                      (0x7UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">  989</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS                          PWR_CR_PLS_Msk                     </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">  990</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0                        (0x1UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">  991</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1                        (0x2UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2                        (0x4UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">  995</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0                      0x00000000U                           </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">  996</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1                      0x00000020U                           </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">  997</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2                      0x00000040U                           </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">  998</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3                      0x00000060U                           </span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">  999</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4                      0x00000080U                           </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 1000</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5                      0x000000A0U                           </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 1001</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6                      0x000000C0U                           </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 1002</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7                      0x000000E0U                           </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V2                       PWR_CR_PLS_LEV0</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V3                       PWR_CR_PLS_LEV1</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V4                       PWR_CR_PLS_LEV2</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V5                       PWR_CR_PLS_LEV3</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V6                       PWR_CR_PLS_LEV4</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V7                       PWR_CR_PLS_LEV5</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V8                       PWR_CR_PLS_LEV6</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V9                       PWR_CR_PLS_LEV7</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160; </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos                      (8U)                               </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 1015</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk                      (0x1UL &lt;&lt; PWR_CR_DBP_Pos)           </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 1016</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                          PWR_CR_DBP_Msk                     </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos                     (0U)                               </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 1021</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk                     (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)          </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 1022</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                         PWR_CSR_WUF_Msk                    </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos                     (1U)                               </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 1024</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk                     (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)          </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 1025</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                         PWR_CSR_SBF_Msk                    </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos                    (2U)                               </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 1027</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk                    (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)         </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 1028</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO                        PWR_CSR_PVDO_Msk                   </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Pos                    (8U)                               </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da"> 1030</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Msk                    (0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)         </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 1031</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP                        PWR_CSR_EWUP_Msk                   </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/*                            Backup registers                                */</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160; </div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define BKP_DR1_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364"> 1041</a></span>&#160;<span class="preprocessor">#define BKP_DR1_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR1_D_Pos)         </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76"> 1042</a></span>&#160;<span class="preprocessor">#define BKP_DR1_D                           BKP_DR1_D_Msk                      </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BKP_DR2_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c"> 1046</a></span>&#160;<span class="preprocessor">#define BKP_DR2_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR2_D_Pos)         </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69"> 1047</a></span>&#160;<span class="preprocessor">#define BKP_DR2_D                           BKP_DR2_D_Msk                      </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BKP_DR3_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd"> 1051</a></span>&#160;<span class="preprocessor">#define BKP_DR3_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR3_D_Pos)         </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8"> 1052</a></span>&#160;<span class="preprocessor">#define BKP_DR3_D                           BKP_DR3_D_Msk                      </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BKP_DR4_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d"> 1056</a></span>&#160;<span class="preprocessor">#define BKP_DR4_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR4_D_Pos)         </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55"> 1057</a></span>&#160;<span class="preprocessor">#define BKP_DR4_D                           BKP_DR4_D_Msk                      </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define BKP_DR5_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19"> 1061</a></span>&#160;<span class="preprocessor">#define BKP_DR5_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR5_D_Pos)         </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3"> 1062</a></span>&#160;<span class="preprocessor">#define BKP_DR5_D                           BKP_DR5_D_Msk                      </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define BKP_DR6_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc"> 1066</a></span>&#160;<span class="preprocessor">#define BKP_DR6_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR6_D_Pos)         </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db"> 1067</a></span>&#160;<span class="preprocessor">#define BKP_DR6_D                           BKP_DR6_D_Msk                      </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BKP_DR7_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8"> 1071</a></span>&#160;<span class="preprocessor">#define BKP_DR7_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR7_D_Pos)         </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b"> 1072</a></span>&#160;<span class="preprocessor">#define BKP_DR7_D                           BKP_DR7_D_Msk                      </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BKP_DR8_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea"> 1076</a></span>&#160;<span class="preprocessor">#define BKP_DR8_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR8_D_Pos)         </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633"> 1077</a></span>&#160;<span class="preprocessor">#define BKP_DR8_D                           BKP_DR8_D_Msk                      </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BKP_DR9_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab"> 1081</a></span>&#160;<span class="preprocessor">#define BKP_DR9_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR9_D_Pos)         </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad"> 1082</a></span>&#160;<span class="preprocessor">#define BKP_DR9_D                           BKP_DR9_D_Msk                      </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define BKP_DR10_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1"> 1086</a></span>&#160;<span class="preprocessor">#define BKP_DR10_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR10_D_Pos)        </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2"> 1087</a></span>&#160;<span class="preprocessor">#define BKP_DR10_D                          BKP_DR10_D_Msk                     </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define BKP_DR11_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad205625892a5a0353e6220e466aa17fe"> 1091</a></span>&#160;<span class="preprocessor">#define BKP_DR11_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR11_D_Pos)        </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82"> 1092</a></span>&#160;<span class="preprocessor">#define BKP_DR11_D                          BKP_DR11_D_Msk                     </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define BKP_DR12_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga444dd78a7b2b792acd330f080768c446"> 1096</a></span>&#160;<span class="preprocessor">#define BKP_DR12_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR12_D_Pos)        </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2"> 1097</a></span>&#160;<span class="preprocessor">#define BKP_DR12_D                          BKP_DR12_D_Msk                     </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define BKP_DR13_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4707e8ff19aa2a891e0e3c97d4b963a3"> 1101</a></span>&#160;<span class="preprocessor">#define BKP_DR13_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR13_D_Pos)        </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863"> 1102</a></span>&#160;<span class="preprocessor">#define BKP_DR13_D                          BKP_DR13_D_Msk                     </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BKP_DR14_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70556cac1791364e8ea96bf938c723a"> 1106</a></span>&#160;<span class="preprocessor">#define BKP_DR14_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR14_D_Pos)        </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585"> 1107</a></span>&#160;<span class="preprocessor">#define BKP_DR14_D                          BKP_DR14_D_Msk                     </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BKP_DR15_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0370b703cf488f4c0d93811e99590b0"> 1111</a></span>&#160;<span class="preprocessor">#define BKP_DR15_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR15_D_Pos)        </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5"> 1112</a></span>&#160;<span class="preprocessor">#define BKP_DR15_D                          BKP_DR15_D_Msk                     </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define BKP_DR16_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae8f003cba05f805fbc58e3c3b01203"> 1116</a></span>&#160;<span class="preprocessor">#define BKP_DR16_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR16_D_Pos)        </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb"> 1117</a></span>&#160;<span class="preprocessor">#define BKP_DR16_D                          BKP_DR16_D_Msk                     </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define BKP_DR17_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57188434185ae30942495a6847084c98"> 1121</a></span>&#160;<span class="preprocessor">#define BKP_DR17_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR17_D_Pos)        </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8"> 1122</a></span>&#160;<span class="preprocessor">#define BKP_DR17_D                          BKP_DR17_D_Msk                     </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define BKP_DR18_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9188ac06669522cafd09fae1d74094bd"> 1126</a></span>&#160;<span class="preprocessor">#define BKP_DR18_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR18_D_Pos)        </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0"> 1127</a></span>&#160;<span class="preprocessor">#define BKP_DR18_D                          BKP_DR18_D_Msk                     </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define BKP_DR19_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112aed214fc9d46b3d65d5e18df0825a"> 1131</a></span>&#160;<span class="preprocessor">#define BKP_DR19_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR19_D_Pos)        </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf"> 1132</a></span>&#160;<span class="preprocessor">#define BKP_DR19_D                          BKP_DR19_D_Msk                     </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BKP_DR20_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532e53a420089bd68e0f2fa9b30f49de"> 1136</a></span>&#160;<span class="preprocessor">#define BKP_DR20_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR20_D_Pos)        </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368"> 1137</a></span>&#160;<span class="preprocessor">#define BKP_DR20_D                          BKP_DR20_D_Msk                     </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define BKP_DR21_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453e492eaaa829d2f8ff3bfff826626d"> 1141</a></span>&#160;<span class="preprocessor">#define BKP_DR21_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR21_D_Pos)        </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d"> 1142</a></span>&#160;<span class="preprocessor">#define BKP_DR21_D                          BKP_DR21_D_Msk                     </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define BKP_DR22_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a24856aabb58e4343596f0ebb88dc0"> 1146</a></span>&#160;<span class="preprocessor">#define BKP_DR22_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR22_D_Pos)        </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69"> 1147</a></span>&#160;<span class="preprocessor">#define BKP_DR22_D                          BKP_DR22_D_Msk                     </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define BKP_DR23_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651ac85a0debf0134bce81bcbdb8c9b6"> 1151</a></span>&#160;<span class="preprocessor">#define BKP_DR23_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR23_D_Pos)        </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43"> 1152</a></span>&#160;<span class="preprocessor">#define BKP_DR23_D                          BKP_DR23_D_Msk                     </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BKP_DR24_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afa5a6598b92a6e00bbfb54e4b1cf0"> 1156</a></span>&#160;<span class="preprocessor">#define BKP_DR24_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR24_D_Pos)        </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d"> 1157</a></span>&#160;<span class="preprocessor">#define BKP_DR24_D                          BKP_DR24_D_Msk                     </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BKP_DR25_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fad045bb886bd5d258a65830c60a4dd"> 1161</a></span>&#160;<span class="preprocessor">#define BKP_DR25_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR25_D_Pos)        </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d"> 1162</a></span>&#160;<span class="preprocessor">#define BKP_DR25_D                          BKP_DR25_D_Msk                     </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BKP_DR26_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ac63529b49754d375704eddd228805"> 1166</a></span>&#160;<span class="preprocessor">#define BKP_DR26_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR26_D_Pos)        </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9"> 1167</a></span>&#160;<span class="preprocessor">#define BKP_DR26_D                          BKP_DR26_D_Msk                     </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define BKP_DR27_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3873a77a2638ac19af59551b1842edf5"> 1171</a></span>&#160;<span class="preprocessor">#define BKP_DR27_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR27_D_Pos)        </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0"> 1172</a></span>&#160;<span class="preprocessor">#define BKP_DR27_D                          BKP_DR27_D_Msk                     </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define BKP_DR28_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e4c2300d6f9ce05e67f16f5e1044f6b"> 1176</a></span>&#160;<span class="preprocessor">#define BKP_DR28_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR28_D_Pos)        </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692"> 1177</a></span>&#160;<span class="preprocessor">#define BKP_DR28_D                          BKP_DR28_D_Msk                     </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BKP_DR29_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7969ae1467add9f21741d5e32dda327f"> 1181</a></span>&#160;<span class="preprocessor">#define BKP_DR29_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR29_D_Pos)        </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b"> 1182</a></span>&#160;<span class="preprocessor">#define BKP_DR29_D                          BKP_DR29_D_Msk                     </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define BKP_DR30_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0266733b6695937967b262617dcda1b"> 1186</a></span>&#160;<span class="preprocessor">#define BKP_DR30_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR30_D_Pos)        </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c"> 1187</a></span>&#160;<span class="preprocessor">#define BKP_DR30_D                          BKP_DR30_D_Msk                     </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BKP_DR31_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f736ad3b39fd719677f1a74fe16b5c"> 1191</a></span>&#160;<span class="preprocessor">#define BKP_DR31_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR31_D_Pos)        </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e"> 1192</a></span>&#160;<span class="preprocessor">#define BKP_DR31_D                          BKP_DR31_D_Msk                     </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define BKP_DR32_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743aa88c62bfcaf0e9c558017bc32ae2"> 1196</a></span>&#160;<span class="preprocessor">#define BKP_DR32_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR32_D_Pos)        </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079"> 1197</a></span>&#160;<span class="preprocessor">#define BKP_DR32_D                          BKP_DR32_D_Msk                     </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define BKP_DR33_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42420e6dbe1cdb6fa16ba4464394bdea"> 1201</a></span>&#160;<span class="preprocessor">#define BKP_DR33_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR33_D_Pos)        </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba"> 1202</a></span>&#160;<span class="preprocessor">#define BKP_DR33_D                          BKP_DR33_D_Msk                     </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define BKP_DR34_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga996e2837625f8d1c8b752f7df58c4981"> 1206</a></span>&#160;<span class="preprocessor">#define BKP_DR34_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR34_D_Pos)        </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3"> 1207</a></span>&#160;<span class="preprocessor">#define BKP_DR34_D                          BKP_DR34_D_Msk                     </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define BKP_DR35_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510fecefef4cf8eeb3dffda604f5edf6"> 1211</a></span>&#160;<span class="preprocessor">#define BKP_DR35_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR35_D_Pos)        </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"> 1212</a></span>&#160;<span class="preprocessor">#define BKP_DR35_D                          BKP_DR35_D_Msk                     </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define BKP_DR36_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cbc24bf462e18cd56b116ec9a4c6f1"> 1216</a></span>&#160;<span class="preprocessor">#define BKP_DR36_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR36_D_Pos)        </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01"> 1217</a></span>&#160;<span class="preprocessor">#define BKP_DR36_D                          BKP_DR36_D_Msk                     </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define BKP_DR37_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f7eef9db0ae13fd4602567ee2c1d7a6"> 1221</a></span>&#160;<span class="preprocessor">#define BKP_DR37_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR37_D_Pos)        </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0"> 1222</a></span>&#160;<span class="preprocessor">#define BKP_DR37_D                          BKP_DR37_D_Msk                     </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BKP_DR38_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40d8efae74e12ec677e06f399ab214b"> 1226</a></span>&#160;<span class="preprocessor">#define BKP_DR38_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR38_D_Pos)        </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4"> 1227</a></span>&#160;<span class="preprocessor">#define BKP_DR38_D                          BKP_DR38_D_Msk                     </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define BKP_DR39_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842fc4e91612c353d6710297af59f7bf"> 1231</a></span>&#160;<span class="preprocessor">#define BKP_DR39_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR39_D_Pos)        </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2"> 1232</a></span>&#160;<span class="preprocessor">#define BKP_DR39_D                          BKP_DR39_D_Msk                     </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define BKP_DR40_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739370ee3fc7002494e830040203da57"> 1236</a></span>&#160;<span class="preprocessor">#define BKP_DR40_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR40_D_Pos)        </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9"> 1237</a></span>&#160;<span class="preprocessor">#define BKP_DR40_D                          BKP_DR40_D_Msk                     </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define BKP_DR41_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaccb8d1dfc8fb9f6eda65d113e14f4ee"> 1241</a></span>&#160;<span class="preprocessor">#define BKP_DR41_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR41_D_Pos)        </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7"> 1242</a></span>&#160;<span class="preprocessor">#define BKP_DR41_D                          BKP_DR41_D_Msk                     </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define BKP_DR42_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371c9b47cb8a274027f7136fbe6e00d0"> 1246</a></span>&#160;<span class="preprocessor">#define BKP_DR42_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR42_D_Pos)        </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4"> 1247</a></span>&#160;<span class="preprocessor">#define BKP_DR42_D                          BKP_DR42_D_Msk                     </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER 42</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160; </div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL_Pos                   (0U)                               </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced"> 1253</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL_Msk                   (0x7FUL &lt;&lt; BKP_RTCCR_CAL_Pos)       </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857"> 1254</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL                       BKP_RTCCR_CAL_Msk                  </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO_Pos                   (7U)                               </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773"> 1256</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO_Msk                   (0x1UL &lt;&lt; BKP_RTCCR_CCO_Pos)        </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3"> 1257</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO                       BKP_RTCCR_CCO_Msk                  </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d"> 1259</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE_Msk                  (0x1UL &lt;&lt; BKP_RTCCR_ASOE_Pos)       </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4"> 1260</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE                      BKP_RTCCR_ASOE_Msk                 </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS_Pos                  (9U)                               </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544"> 1262</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS_Msk                  (0x1UL &lt;&lt; BKP_RTCCR_ASOS_Pos)       </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4"> 1263</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS                      BKP_RTCCR_ASOS_Msk                 </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define BKP_CR_TPE_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20"> 1267</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPE_Msk                      (0x1UL &lt;&lt; BKP_CR_TPE_Pos)           </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63"> 1268</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPE                          BKP_CR_TPE_Msk                     </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BKP_CR_TPAL_Pos                     (1U)                               </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e"> 1270</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPAL_Msk                     (0x1UL &lt;&lt; BKP_CR_TPAL_Pos)          </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320"> 1271</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPAL                         BKP_CR_TPAL_Msk                    </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define BKP_CSR_CTE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5"> 1275</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTE_Msk                     (0x1UL &lt;&lt; BKP_CSR_CTE_Pos)          </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452"> 1276</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTE                         BKP_CSR_CTE_Msk                    </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BKP_CSR_CTI_Pos                     (1U)                               </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02"> 1278</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTI_Msk                     (0x1UL &lt;&lt; BKP_CSR_CTI_Pos)          </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e"> 1279</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTI                         BKP_CSR_CTI_Msk                    </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956"> 1281</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE_Msk                    (0x1UL &lt;&lt; BKP_CSR_TPIE_Pos)         </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad"> 1282</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE                        BKP_CSR_TPIE_Msk                   </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define BKP_CSR_TEF_Pos                     (8U)                               </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4"> 1284</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TEF_Msk                     (0x1UL &lt;&lt; BKP_CSR_TEF_Pos)          </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d"> 1285</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TEF                         BKP_CSR_TEF_Msk                    </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define BKP_CSR_TIF_Pos                     (9U)                               </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858"> 1287</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TIF_Msk                     (0x1UL &lt;&lt; BKP_CSR_TIF_Pos)          </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8"> 1288</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TIF                         BKP_CSR_TIF_Msk                    </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160; </div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                     (0U)                              </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 1298</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                     (0x1UL &lt;&lt; RCC_CR_HSION_Pos)        </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 1299</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                    (1U)                              </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 1301</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)       </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1302</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                   (3U)                              </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 1304</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                   (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)     </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 1305</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                       RCC_CR_HSITRIM_Msk                </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                    (8U)                              </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 1307</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                    (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)      </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1308</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                        RCC_CR_HSICAL_Msk                 </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                     (16U)                             </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 1310</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                     (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)        </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1311</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                    (17U)                             </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 1313</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)       </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 1314</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                    (18U)                             </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 1316</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                    (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)       </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 1317</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                     (19U)                             </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 1319</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                     (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)        </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 1320</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 1322</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                     (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)        </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1323</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                    (25U)                             </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 1325</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)       </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 1326</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 1331</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)                              </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 1332</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1333</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 1334</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 1335</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 1337</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                      0x00000000U                       </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 1338</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                      0x00000001U                       </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                      0x00000002U                       </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)                              </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 1343</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 1344</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 1345</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 1346</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 1348</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                     0x00000000U                       </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 1349</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                     0x00000004U                       </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                     0x00000008U                       </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)                              </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 1354</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 1355</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 1356</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 1357</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 1358</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 1359</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 1361</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   0x00000000U                       </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 1362</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   0x00000080U                       </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 1363</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   0x00000090U                       </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 1364</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   0x000000A0U                       </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 1365</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  0x000000B0U                       </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 1366</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  0x000000C0U                       </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 1367</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 0x000000D0U                       </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 1368</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 0x000000E0U                       </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 0x000000F0U                       </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)                              </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 1373</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 1374</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 1375</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 1376</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 1377</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 1379</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  0x00000000U                       </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 1380</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  0x00000400U                       </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 1381</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  0x00000500U                       </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 1382</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  0x00000600U                       </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 0x00000700U                       </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)                             </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 1387</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 1388</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 1389</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 1390</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 1391</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 1393</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  0x00000000U                       </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 1394</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  0x00002000U                       </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 1395</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  0x00002800U                       </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 1396</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  0x00003000U                       </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 0x00003800U                       </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Pos                  (14U)                             </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64"> 1401</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Msk                  (0x3UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 1402</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE                      RCC_CFGR_ADCPRE_Msk               </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48"> 1403</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8"> 1404</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 1406</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV2                 0x00000000U                       </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 1407</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV4                 0x00004000U                       </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c"> 1408</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV6                 0x00008000U                       </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347"> 1409</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV8                 0x0000C000U                       </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                  (16U)                             </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 1412</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                  (0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 1413</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos                (17U)                             </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a"> 1416</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)   </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                    RCC_CFGR_PLLXTPRE_Msk             </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_Pos                 (18U)                             </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488"> 1421</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_Msk                 (0xFUL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426"> 1422</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL                     RCC_CFGR_PLLMULL_Msk              </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5"> 1423</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_0                   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c"> 1424</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_1                   (0x2UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791"> 1425</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_2                   (0x4UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130"> 1426</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_3                   (0x8UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c"> 1428</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE                0x00000000U                      </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180cde8fba603992d102c51cc415073e"> 1429</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_DIV2           0x00020000U                      </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf"> 1431</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL2                    0x00000000U                       </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3_Pos                (18U)                             </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45"> 1433</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL3_Pos)   </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8"> 1434</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3                    RCC_CFGR_PLLMULL3_Msk             </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4_Pos                (19U)                             </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec"> 1436</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL4_Pos)   </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976"> 1437</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4                    RCC_CFGR_PLLMULL4_Msk             </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5_Pos                (18U)                             </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805"> 1439</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5_Msk                (0x3UL &lt;&lt; RCC_CFGR_PLLMULL5_Pos)   </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68"> 1440</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5                    RCC_CFGR_PLLMULL5_Msk             </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6_Pos                (20U)                             </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6"> 1442</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL6_Pos)   </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb"> 1443</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6                    RCC_CFGR_PLLMULL6_Msk             </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7_Pos                (18U)                             </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f"> 1445</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7_Msk                (0x5UL &lt;&lt; RCC_CFGR_PLLMULL7_Pos)   </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696"> 1446</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7                    RCC_CFGR_PLLMULL7_Msk             </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8_Pos                (19U)                             </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65"> 1448</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8_Msk                (0x3UL &lt;&lt; RCC_CFGR_PLLMULL8_Pos)   </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca"> 1449</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8                    RCC_CFGR_PLLMULL8_Msk             </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9_Pos                (18U)                             </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b"> 1451</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9_Msk                (0x7UL &lt;&lt; RCC_CFGR_PLLMULL9_Pos)   </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5"> 1452</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9                    RCC_CFGR_PLLMULL9_Msk             </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10_Pos               (21U)                             </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2"> 1454</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10_Msk               (0x1UL &lt;&lt; RCC_CFGR_PLLMULL10_Pos)  </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f"> 1455</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10                   RCC_CFGR_PLLMULL10_Msk            </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11_Pos               (18U)                             </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8"> 1457</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11_Msk               (0x9UL &lt;&lt; RCC_CFGR_PLLMULL11_Pos)  </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699"> 1458</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11                   RCC_CFGR_PLLMULL11_Msk            </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12_Pos               (19U)                             </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0"> 1460</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12_Msk               (0x5UL &lt;&lt; RCC_CFGR_PLLMULL12_Pos)  </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5"> 1461</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12                   RCC_CFGR_PLLMULL12_Msk            </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13_Pos               (18U)                             </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322"> 1463</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13_Msk               (0xBUL &lt;&lt; RCC_CFGR_PLLMULL13_Pos)  </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274"> 1464</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13                   RCC_CFGR_PLLMULL13_Msk            </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14_Pos               (20U)                             </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2"> 1466</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14_Msk               (0x3UL &lt;&lt; RCC_CFGR_PLLMULL14_Pos)  </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c"> 1467</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14                   RCC_CFGR_PLLMULL14_Msk            </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15_Pos               (18U)                             </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93"> 1469</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15_Msk               (0xDUL &lt;&lt; RCC_CFGR_PLLMULL15_Pos)  </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 1470</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15                   RCC_CFGR_PLLMULL15_Msk            </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16_Pos               (19U)                             </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93"> 1472</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16_Msk               (0x7UL &lt;&lt; RCC_CFGR_PLLMULL16_Pos)  </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7"> 1473</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16                   RCC_CFGR_PLLMULL16_Msk            </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_Pos                  (22U)                             </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792"> 1475</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_Msk                  (0x1UL &lt;&lt; RCC_CFGR_USBPRE_Pos)     </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE                      RCC_CFGR_USBPRE_Msk               </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736"> 1480</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk                     (0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 1481</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO                         RCC_CFGR_MCO_Msk                  </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 1482</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0                       (0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 1483</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1                       (0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 1484</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2                       (0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 1486</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK                 0x00000000U                        </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 1487</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                  0x04000000U                        </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 1488</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                     0x05000000U                        </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 1489</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                     0x06000000U                        </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3"> 1490</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK_DIV2             0x07000000U                        </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; <span class="comment">/* Reference defines */</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLLCLK_DIV2</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160; </div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                  (0U)                              </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 1505</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)     </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 1506</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                      RCC_CIR_LSIRDYF_Msk               </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                  (1U)                              </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 1508</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)     </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 1509</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                      RCC_CIR_LSERDYF_Msk               </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                  (2U)                              </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 1511</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)     </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 1512</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                      RCC_CIR_HSIRDYF_Msk               </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                  (3U)                              </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 1514</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)     </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 1515</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                      RCC_CIR_HSERDYF_Msk               </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                  (4U)                              </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 1517</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)     </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 1518</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                      RCC_CIR_PLLRDYF_Msk               </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                     (7U)                              </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 1520</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                     (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)        </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 1521</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                         RCC_CIR_CSSF_Msk                  </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                 (8U)                              </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 1523</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)    </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 1524</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                     RCC_CIR_LSIRDYIE_Msk              </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                 (9U)                              </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 1526</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)    </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 1527</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                     RCC_CIR_LSERDYIE_Msk              </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                 (10U)                             </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 1529</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)    </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 1530</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                     RCC_CIR_HSIRDYIE_Msk              </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                 (11U)                             </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 1532</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)    </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 1533</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                     RCC_CIR_HSERDYIE_Msk              </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                 (12U)                             </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 1535</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)    </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 1536</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                     RCC_CIR_PLLRDYIE_Msk              </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                  (16U)                             </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 1538</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)     </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 1539</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                      RCC_CIR_LSIRDYC_Msk               </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                  (17U)                             </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 1541</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)     </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 1542</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                      RCC_CIR_LSERDYC_Msk               </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                  (18U)                             </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 1544</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)     </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 1545</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                      RCC_CIR_HSIRDYC_Msk               </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                  (19U)                             </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 1547</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)     </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 1548</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                      RCC_CIR_HSERDYC_Msk               </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                  (20U)                             </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 1550</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)     </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 1551</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                      RCC_CIR_PLLRDYC_Msk               </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                     (23U)                             </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 1553</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                     (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)        </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 1554</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                         RCC_CIR_CSSC_Msk                  </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST_Pos             (0U)                              </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0"> 1559</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_AFIORST_Pos) </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165"> 1560</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST                 RCC_APB2RSTR_AFIORST_Msk          </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST_Pos             (2U)                              </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da"> 1562</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPARST_Pos) </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde"> 1563</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST                 RCC_APB2RSTR_IOPARST_Msk          </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST_Pos             (3U)                              </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac"> 1565</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPBRST_Pos) </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8"> 1566</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST                 RCC_APB2RSTR_IOPBRST_Msk          </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST_Pos             (4U)                              </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0"> 1568</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPCRST_Pos) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9"> 1569</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST                 RCC_APB2RSTR_IOPCRST_Msk          </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST_Pos             (5U)                              </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b"> 1571</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPDRST_Pos) </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df"> 1572</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST                 RCC_APB2RSTR_IOPDRST_Msk          </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Pos             (9U)                              </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac"> 1574</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos) </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 1575</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                 RCC_APB2RSTR_ADC1RST_Msk          </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC2RST_Pos             (10U)                             </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea398b88035103e9db1ff3736686a93"> 1578</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC2RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_ADC2RST_Pos) </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae"> 1579</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC2RST                 RCC_APB2RSTR_ADC2RST_Msk          </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos             (11U)                             </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 1582</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 1583</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk          </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos             (12U)                             </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 1585</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 1586</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk          </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos           (14U)                             </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 1588</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 1589</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk        </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST_Pos             (6U)                              </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d5b8fe1bd62d4f8878c55c546d56f2"> 1593</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPERST_Pos) </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8"> 1594</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST                 RCC_APB2RSTR_IOPERST_Msk          </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST_Pos             (7U)                              </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e094b9fc9278584d098d9f61ed1a5be"> 1597</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPFRST_Pos) </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf521ea67482ea73540f02db44d2f0e"> 1598</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST                 RCC_APB2RSTR_IOPFRST_Msk          </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST_Pos             (8U)                              </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8945e3f58eb7ebab93b0f1c2f05e1a"> 1600</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPGRST_Pos) </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5909d3306f632f4f3fcaa1d3319b3506"> 1601</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST                 RCC_APB2RSTR_IOPGRST_Msk          </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Pos             (13U)                             </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e"> 1603</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM8RST_Pos) </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca"> 1604</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST                 RCC_APB2RSTR_TIM8RST_Msk          </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC3RST_Pos             (15U)                             </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72f781371a7e5b482cf12426ab15c8"> 1606</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC3RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_ADC3RST_Pos) </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285db3fa6eae87b5e23595bed50216ae"> 1607</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC3RST                 RCC_APB2RSTR_ADC3RST_Msk          </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos             (19U)                             </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2"> 1611</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos) </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af"> 1612</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST                 RCC_APB2RSTR_TIM9RST_Msk          </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Pos            (20U)                             </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241"> 1614</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos) </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42"> 1615</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST                RCC_APB2RSTR_TIM10RST_Msk         </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos            (21U)                             </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3"> 1617</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 1618</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST                RCC_APB2RSTR_TIM11RST_Msk         </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos             (0U)                              </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 1622</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos) </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 1623</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                 RCC_APB1RSTR_TIM2RST_Msk          </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos             (1U)                              </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 1625</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 1626</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                 RCC_APB1RSTR_TIM3RST_Msk          </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos             (11U)                             </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 1628</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 1629</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                 RCC_APB1RSTR_WWDGRST_Msk          </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos           (17U)                             </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 1631</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 1632</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST               RCC_APB1RSTR_USART2RST_Msk        </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos             (21U)                             </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 1634</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 1635</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                 RCC_APB1RSTR_I2C1RST_Msk          </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST_Pos             (25U)                             </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91aa2d3e18674c6f02c7112da9a2e30c"> 1638</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_CAN1RST_Pos) </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242"> 1639</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST                 RCC_APB1RSTR_CAN1RST_Msk          </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST_Pos              (27U)                             </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103"> 1642</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_BKPRST_Pos) </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0"> 1643</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST                  RCC_APB1RSTR_BKPRST_Msk           </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos              (28U)                             </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 1645</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos) </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 1646</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                  RCC_APB1RSTR_PWRRST_Msk           </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos             (2U)                              </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e"> 1649</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos) </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 1650</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST                 RCC_APB1RSTR_TIM4RST_Msk          </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos             (14U)                             </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 1652</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos) </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 1653</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                 RCC_APB1RSTR_SPI2RST_Msk          </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos           (18U)                             </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf"> 1655</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 1656</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST               RCC_APB1RSTR_USART3RST_Msk        </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos             (22U)                             </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 1658</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos) </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 1659</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                 RCC_APB1RSTR_I2C2RST_Msk          </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Pos              (23U)                             </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c"> 1662</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_USBRST_Pos) </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 1663</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST                  RCC_APB1RSTR_USBRST_Msk           </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos             (3U)                              </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 1666</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos) </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 1667</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST                 RCC_APB1RSTR_TIM5RST_Msk          </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos             (4U)                              </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 1669</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos) </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 1670</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                 RCC_APB1RSTR_TIM6RST_Msk          </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos             (5U)                              </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748"> 1672</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos) </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 1673</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                 RCC_APB1RSTR_TIM7RST_Msk          </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos             (15U)                             </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1"> 1675</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos) </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 1676</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST                 RCC_APB1RSTR_SPI3RST_Msk          </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Pos            (19U)                             </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d"> 1678</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_UART4RST_Pos) </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 1679</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST                RCC_APB1RSTR_UART4RST_Msk         </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Pos            (20U)                             </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b"> 1681</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_UART5RST_Pos) </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 1682</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST                RCC_APB1RSTR_UART5RST_Msk         </span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST_Pos            (6U)                              </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91170571df0e2ed7675a5b3091736507"> 1688</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_TIM12RST_Pos) </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067deb756dd4100c901c6b25229678e4"> 1689</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST                RCC_APB1RSTR_TIM12RST_Msk         </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST_Pos            (7U)                              </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b75cafab3889092a34ddfb502c5d6a"> 1691</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_TIM13RST_Pos) </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59f66b35bdc0953428eb8c345397a7f"> 1692</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST                RCC_APB1RSTR_TIM13RST_Msk         </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Pos            (8U)                              </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a"> 1694</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos) </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 1695</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST                RCC_APB1RSTR_TIM14RST_Msk         </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos              (29U)                             </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 1697</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_DACRST_Pos) </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 1698</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                  RCC_APB1RSTR_DACRST_Msk           </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Pos                (0U)                              </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7"> 1702</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)   </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 1703</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                    RCC_AHBENR_DMA1EN_Msk             </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos                (2U)                              </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff"> 1705</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos)   </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 1706</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                    RCC_AHBENR_SRAMEN_Msk             </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 1708</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk               (0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos)  </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 1709</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                   RCC_AHBENR_FLITFEN_Msk            </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                 (6U)                              </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 1711</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                 (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)    </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 1712</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                     RCC_AHBENR_CRCEN_Msk              </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Pos                (1U)                              </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4933bbd71927f2e9f8e009fc160e5389"> 1715</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_DMA2EN_Pos)   </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984"> 1716</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN                    RCC_AHBENR_DMA2EN_Msk             </span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN_Pos                (8U)                              </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2943cd2b3796b6bb6187b4020f20ad"> 1719</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_FSMCEN_Pos)   </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea"> 1720</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN                    RCC_AHBENR_FSMCEN_Msk             </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SDIOEN_Pos                (10U)                             </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0a81b37d7237101a5445f40428d767"> 1722</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SDIOEN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_SDIOEN_Pos)   </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedfef4e0ebcbd9d052b33bb496801f4"> 1723</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SDIOEN                    RCC_AHBENR_SDIOEN_Msk             </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN_Pos               (0U)                              </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998"> 1728</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_AFIOEN_Pos)  </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6"> 1729</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN                   RCC_APB2ENR_AFIOEN_Msk            </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN_Pos               (2U)                              </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816"> 1731</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPAEN_Pos)  </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27"> 1732</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN                   RCC_APB2ENR_IOPAEN_Msk            </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN_Pos               (3U)                              </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447"> 1734</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPBEN_Pos)  </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9"> 1735</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN                   RCC_APB2ENR_IOPBEN_Msk            </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b"> 1737</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPCEN_Pos)  </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c"> 1738</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN                   RCC_APB2ENR_IOPCEN_Msk            </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN_Pos               (5U)                              </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12"> 1740</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPDEN_Pos)  </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83"> 1741</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN                   RCC_APB2ENR_IOPDEN_Msk            </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos               (9U)                              </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 1743</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)  </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 1744</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                   RCC_APB2ENR_ADC1EN_Msk            </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN_Pos               (10U)                             </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e486391860d774ac8613c6848b62de"> 1747</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_ADC2EN_Pos)  </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445"> 1748</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN                   RCC_APB2ENR_ADC2EN_Msk            </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos               (11U)                             </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 1751</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)  </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 1752</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk            </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos               (12U)                             </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 1754</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)  </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 1755</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk            </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos             (14U)                             </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 1757</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 1758</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk          </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN_Pos               (6U)                              </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ce36682f13ae9ff00113cb586b9df3"> 1762</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPEEN_Pos)  </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d"> 1763</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN                   RCC_APB2ENR_IOPEEN_Msk            </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN_Pos               (7U)                              </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd196cc3313e0da0d19d445635c8463f"> 1766</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPFEN_Pos)  </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362395fa4b2b8375717f4bf521411596"> 1767</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN                   RCC_APB2ENR_IOPFEN_Msk            </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN_Pos               (8U)                              </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe5b15716ea4008b762a0122d0d123"> 1769</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPGEN_Pos)  </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3456ae618be58c593cff70c4b04e15cc"> 1770</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN                   RCC_APB2ENR_IOPGEN_Msk            </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Pos               (13U)                             </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04"> 1772</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM8EN_Pos)  </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292"> 1773</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN                   RCC_APB2ENR_TIM8EN_Msk            </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN_Pos               (15U)                             </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3126f80244d91d2d13c1a40e5f64df0"> 1775</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_ADC3EN_Pos)  </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a"> 1776</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN                   RCC_APB2ENR_ADC3EN_Msk            </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos               (19U)                             </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2"> 1780</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)  </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 1781</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN                   RCC_APB2ENR_TIM9EN_Msk            </span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Pos              (20U)                             </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6"> 1783</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM10EN_Pos) </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055"> 1784</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN                  RCC_APB2ENR_TIM10EN_Msk           </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos              (21U)                             </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec"> 1786</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM11EN_Pos) </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 1787</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN                  RCC_APB2ENR_TIM11EN_Msk           </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos               (0U)                              </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 1791</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)  </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 1792</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                   RCC_APB1ENR_TIM2EN_Msk            </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos               (1U)                              </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 1794</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)  </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 1795</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                   RCC_APB1ENR_TIM3EN_Msk            </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos               (11U)                             </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 1797</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)  </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 1798</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                   RCC_APB1ENR_WWDGEN_Msk            </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos             (17U)                             </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 1800</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos) </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 1801</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                 RCC_APB1ENR_USART2EN_Msk          </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos               (21U)                             </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 1803</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)  </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 1804</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                   RCC_APB1ENR_I2C1EN_Msk            </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN_Pos               (25U)                             </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf13f0648b09c215dfd69d3ef933b5"> 1807</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_CAN1EN_Pos)  </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29"> 1808</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN                   RCC_APB1ENR_CAN1EN_Msk            </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN_Pos                (27U)                             </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95"> 1811</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_BKPEN_Pos)   </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54"> 1812</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN                    RCC_APB1ENR_BKPEN_Msk             </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos                (28U)                             </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 1814</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)   </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 1815</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                    RCC_APB1ENR_PWREN_Msk             </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos               (2U)                              </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4"> 1818</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)  </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 1819</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN                   RCC_APB1ENR_TIM4EN_Msk            </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos               (14U)                             </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 1821</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)  </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 1822</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                   RCC_APB1ENR_SPI2EN_Msk            </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos             (18U)                             </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2"> 1824</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_USART3EN_Pos) </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 1825</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN                 RCC_APB1ENR_USART3EN_Msk          </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos               (22U)                             </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 1827</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)  </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 1828</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                   RCC_APB1ENR_I2C2EN_Msk            </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Pos                (23U)                             </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d"> 1831</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_USBEN_Pos)   </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 1832</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN                    RCC_APB1ENR_USBEN_Msk             </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos               (3U)                              </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 1835</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)  </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 1836</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN                   RCC_APB1ENR_TIM5EN_Msk            </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 1838</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)  </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 1839</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                   RCC_APB1ENR_TIM6EN_Msk            </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos               (5U)                              </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 1841</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)  </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 1842</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                   RCC_APB1ENR_TIM7EN_Msk            </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos               (15U)                             </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f"> 1844</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)  </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 1845</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                   RCC_APB1ENR_SPI3EN_Msk            </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Pos              (19U)                             </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471"> 1847</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_UART4EN_Pos) </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 1848</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN                  RCC_APB1ENR_UART4EN_Msk           </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Pos              (20U)                             </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15"> 1850</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_UART5EN_Pos) </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 1851</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN                  RCC_APB1ENR_UART5EN_Msk           </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN_Pos              (6U)                              </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca933b42794cadbf3580851e625779e"> 1857</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_TIM12EN_Pos) </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081"> 1858</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN                  RCC_APB1ENR_TIM12EN_Msk           </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN_Pos              (7U)                              </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6f74911cd1852c3a58e969e48013d8"> 1860</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_TIM13EN_Pos) </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a"> 1861</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN                  RCC_APB1ENR_TIM13EN_Msk           </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Pos              (8U)                              </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951"> 1863</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_TIM14EN_Pos) </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 1864</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN                  RCC_APB1ENR_TIM14EN_Msk           </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos                (29U)                             </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 1866</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_DACEN_Pos)   </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 1867</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                    RCC_APB1ENR_DACEN_Msk             </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                   (0U)                              </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 1871</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                   (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)      </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 1872</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk                </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                  (1U)                              </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 1874</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)     </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 1875</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk               </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                  (2U)                              </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 1877</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)     </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 1878</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk               </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                  (8U)                              </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 1881</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                  (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 1882</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk               </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 1883</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                    (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                    (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 1887</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK              0x00000000U                       </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 1888</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE                  0x00000100U                       </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 1889</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI                  0x00000200U                       </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 1890</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                  0x00000300U                       </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                   (15U)                             </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 1893</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                   (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)      </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 1894</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk                </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                   (16U)                             </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 1896</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                   (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)      </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 1897</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk                </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>  </div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 1901</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                    (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)       </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 1902</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk                 </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                   (1U)                              </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 1904</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                   (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)      </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 1905</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk                </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 1907</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                     (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)        </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 1908</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk                  </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                  (26U)                             </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 1910</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)     </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 1911</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk               </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                  (27U)                             </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 1913</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)     </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 1914</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                      RCC_CSR_PORRSTF_Msk               </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                  (28U)                             </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 1916</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)     </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 1917</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk               </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                 (29U)                             </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 1919</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)    </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 1920</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk              </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                 (30U)                             </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 1922</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)    </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 1923</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk              </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                 (31U)                             </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 1925</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)    </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 1926</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk              </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">/*                General Purpose and Alternate Function I/O                  */</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160; </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d"> 1938</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE_Msk                    (0x33333333UL &lt;&lt; GPIO_CRL_MODE_Pos) </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1"> 1939</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE                        GPIO_CRL_MODE_Msk                 </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718"> 1942</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b"> 1943</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0                       GPIO_CRL_MODE0_Msk                </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6"> 1944</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e"> 1945</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_Pos                   (4U)                              </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c"> 1948</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328"> 1949</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1                       GPIO_CRL_MODE1_Msk                </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6"> 1950</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc"> 1951</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_Pos                   (8U)                              </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1"> 1954</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b"> 1955</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2                       GPIO_CRL_MODE2_Msk                </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d"> 1956</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343"> 1957</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_Pos                   (12U)                             </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2"> 1960</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7"> 1961</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3                       GPIO_CRL_MODE3_Msk                </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291"> 1962</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37"> 1963</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_Pos                   (16U)                             </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080"> 1966</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b"> 1967</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4                       GPIO_CRL_MODE4_Msk                </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e"> 1968</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b"> 1969</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_Pos                   (20U)                             </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706"> 1972</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9"> 1973</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5                       GPIO_CRL_MODE5_Msk                </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6"> 1974</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7"> 1975</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_Pos                   (24U)                             </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5"> 1978</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6"> 1979</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6                       GPIO_CRL_MODE6_Msk                </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6"> 1980</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0"> 1981</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_Pos                   (28U)                             </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7"> 1984</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1"> 1985</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7                       GPIO_CRL_MODE7_Msk                </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052"> 1986</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e"> 1987</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF_Pos                     (2U)                              </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9"> 1990</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF_Msk                     (0x33333333UL &lt;&lt; GPIO_CRL_CNF_Pos) </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c"> 1991</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF                         GPIO_CRL_CNF_Msk                  </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_Pos                    (2U)                              </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7"> 1994</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903"> 1995</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0                        GPIO_CRL_CNF0_Msk                 </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8"> 1996</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59"> 1997</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1"> 2000</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b"> 2001</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1                        GPIO_CRL_CNF1_Msk                 </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2"> 2002</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a"> 2003</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_Pos                    (10U)                             </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac"> 2006</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac"> 2007</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2                        GPIO_CRL_CNF2_Msk                 </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e"> 2008</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05"> 2009</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_Pos                    (14U)                             </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486"> 2012</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2"> 2013</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3                        GPIO_CRL_CNF3_Msk                 </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6"> 2014</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be"> 2015</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_Pos                    (18U)                             </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64"> 2018</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d"> 2019</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4                        GPIO_CRL_CNF4_Msk                 </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e"> 2020</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591"> 2021</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_Pos                    (22U)                             </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2"> 2024</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115"> 2025</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5                        GPIO_CRL_CNF5_Msk                 </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949"> 2026</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb"> 2027</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_Pos                    (26U)                             </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186"> 2030</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a"> 2031</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6                        GPIO_CRL_CNF6_Msk                 </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c"> 2032</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6"> 2033</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_Pos                    (30U)                             </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d"> 2036</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd"> 2037</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7                        GPIO_CRL_CNF7_Msk                 </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6"> 2038</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347"> 2039</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d"> 2043</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE_Msk                    (0x33333333UL &lt;&lt; GPIO_CRH_MODE_Pos) </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07"> 2044</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE                        GPIO_CRH_MODE_Msk                 </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_Pos                   (0U)                              </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23"> 2047</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_Msk                   (0x3UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1"> 2048</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8                       GPIO_CRH_MODE8_Msk                </span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78"> 2049</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_0                     (0x1UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6"> 2050</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_1                     (0x2UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_Pos                   (4U)                              </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa"> 2053</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_Msk                   (0x3UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1"> 2054</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9                       GPIO_CRH_MODE9_Msk                </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56"> 2055</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_0                     (0x1UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1"> 2056</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_1                     (0x2UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_Pos                  (8U)                              </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c"> 2059</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b"> 2060</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10                      GPIO_CRH_MODE10_Msk               </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a"> 2061</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd"> 2062</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_Pos                  (12U)                             </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf"> 2065</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69"> 2066</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11                      GPIO_CRH_MODE11_Msk               </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a"> 2067</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113"> 2068</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_Pos                  (16U)                             </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616"> 2071</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd"> 2072</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12                      GPIO_CRH_MODE12_Msk               </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c"> 2073</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531"> 2074</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_Pos                  (20U)                             </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e"> 2077</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c"> 2078</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13                      GPIO_CRH_MODE13_Msk               </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24"> 2079</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c"> 2080</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_Pos                  (24U)                             </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c"> 2083</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299"> 2084</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14                      GPIO_CRH_MODE14_Msk               </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b"> 2085</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2"> 2086</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_Pos                  (28U)                             </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c"> 2089</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14"> 2090</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15                      GPIO_CRH_MODE15_Msk               </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1"> 2091</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8"> 2092</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF_Pos                     (2U)                              </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d"> 2095</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF_Msk                     (0x33333333UL &lt;&lt; GPIO_CRH_CNF_Pos) </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2"> 2096</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF                         GPIO_CRH_CNF_Msk                  </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_Pos                    (2U)                              </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12"> 2099</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_Msk                    (0x3UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16"> 2100</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8                        GPIO_CRH_CNF8_Msk                 </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb"> 2101</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_0                      (0x1UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63"> 2102</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_1                      (0x2UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_Msk                    (0x3UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378"> 2106</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9                        GPIO_CRH_CNF9_Msk                 </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d"> 2107</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_0                      (0x1UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0"> 2108</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_1                      (0x2UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa"> 2111</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800"> 2112</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10                       GPIO_CRH_CNF10_Msk                </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb"> 2113</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a"> 2114</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_Pos                   (14U)                             </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563"> 2118</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11                       GPIO_CRH_CNF11_Msk                </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12"> 2119</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6"> 2120</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_Pos                   (18U)                             </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a"> 2123</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936"> 2124</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12                       GPIO_CRH_CNF12_Msk                </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b"> 2125</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328"> 2126</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_Pos                   (22U)                             </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1"> 2130</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13                       GPIO_CRH_CNF13_Msk                </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee"> 2131</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e"> 2132</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_Pos                   (26U)                             </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1"> 2135</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a"> 2136</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14                       GPIO_CRH_CNF14_Msk                </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109"> 2137</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b"> 2138</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_Pos                   (30U)                             </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e"> 2141</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9"> 2142</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15                       GPIO_CRH_CNF15_Msk                </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c"> 2143</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b"> 2148</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR0_Pos)       </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11"> 2149</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                        GPIO_IDR_IDR0_Msk                 </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd"> 2151</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR1_Pos)       </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019"> 2152</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1                        GPIO_IDR_IDR1_Msk                 </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87"> 2154</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR2_Pos)       </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4"> 2155</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2                        GPIO_IDR_IDR2_Msk                 </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912"> 2157</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR3_Pos)       </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8"> 2158</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3                        GPIO_IDR_IDR3_Msk                 </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467"> 2160</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR4_Pos)       </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7"> 2161</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4                        GPIO_IDR_IDR4_Msk                 </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20"> 2163</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR5_Pos)       </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26"> 2164</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5                        GPIO_IDR_IDR5_Msk                 </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720"> 2166</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR6_Pos)       </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912"> 2167</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6                        GPIO_IDR_IDR6_Msk                 </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9"> 2169</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR7_Pos)       </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2"> 2170</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7                        GPIO_IDR_IDR7_Msk                 </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76"> 2172</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR8_Pos)       </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969"> 2173</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8                        GPIO_IDR_IDR8_Msk                 </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776"> 2175</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR9_Pos)       </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253"> 2176</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9                        GPIO_IDR_IDR9_Msk                 </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc"> 2178</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR10_Pos)      </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9"> 2179</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10                       GPIO_IDR_IDR10_Msk                </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd"> 2181</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR11_Pos)      </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 2182</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11                       GPIO_IDR_IDR11_Msk                </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444"> 2184</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR12_Pos)      </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18"> 2185</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12                       GPIO_IDR_IDR12_Msk                </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a"> 2187</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR13_Pos)      </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00"> 2188</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13                       GPIO_IDR_IDR13_Msk                </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5"> 2190</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR14_Pos)      </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851"> 2191</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14                       GPIO_IDR_IDR14_Msk                </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2"> 2193</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR15_Pos)      </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45"> 2194</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15                       GPIO_IDR_IDR15_Msk                </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9"> 2198</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR0_Pos)       </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51"> 2199</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                        GPIO_ODR_ODR0_Msk                 </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c"> 2201</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR1_Pos)       </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e"> 2202</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1                        GPIO_ODR_ODR1_Msk                 </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa"> 2204</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR2_Pos)       </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb"> 2205</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2                        GPIO_ODR_ODR2_Msk                 </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e"> 2207</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR3_Pos)       </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2"> 2208</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3                        GPIO_ODR_ODR3_Msk                 </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5"> 2210</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR4_Pos)       </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2"> 2211</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4                        GPIO_ODR_ODR4_Msk                 </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b"> 2213</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR5_Pos)       </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd"> 2214</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5                        GPIO_ODR_ODR5_Msk                 </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac"> 2216</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR6_Pos)       </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230"> 2217</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6                        GPIO_ODR_ODR6_Msk                 </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9"> 2219</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR7_Pos)       </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c"> 2220</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7                        GPIO_ODR_ODR7_Msk                 </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb"> 2222</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR8_Pos)       </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377"> 2223</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8                        GPIO_ODR_ODR8_Msk                 </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da"> 2225</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR9_Pos)       </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58"> 2226</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9                        GPIO_ODR_ODR9_Msk                 </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053"> 2228</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR10_Pos)      </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a"> 2229</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10                       GPIO_ODR_ODR10_Msk                </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde"> 2231</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR11_Pos)      </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254"> 2232</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11                       GPIO_ODR_ODR11_Msk                </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374"> 2234</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR12_Pos)      </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0"> 2235</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12                       GPIO_ODR_ODR12_Msk                </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252"> 2237</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR13_Pos)      </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d"> 2238</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13                       GPIO_ODR_ODR13_Msk                </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f"> 2240</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR14_Pos)      </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3"> 2241</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14                       GPIO_ODR_ODR14_Msk                </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0"> 2243</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR15_Pos)      </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab"> 2244</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15                       GPIO_ODR_ODR15_Msk                </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 2248</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)       </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 2249</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                        GPIO_BSRR_BS0_Msk                 </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 2251</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)       </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 2252</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                        GPIO_BSRR_BS1_Msk                 </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 2254</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)       </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 2255</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                        GPIO_BSRR_BS2_Msk                 </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 2257</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)       </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 2258</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                        GPIO_BSRR_BS3_Msk                 </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 2260</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)       </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 2261</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                        GPIO_BSRR_BS4_Msk                 </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 2263</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)       </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 2264</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                        GPIO_BSRR_BS5_Msk                 </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 2266</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)       </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 2267</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                        GPIO_BSRR_BS6_Msk                 </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 2269</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)       </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 2270</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                        GPIO_BSRR_BS7_Msk                 </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 2272</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)       </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 2273</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                        GPIO_BSRR_BS8_Msk                 </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 2275</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)       </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 2276</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                        GPIO_BSRR_BS9_Msk                 </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 2278</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)      </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 2279</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                       GPIO_BSRR_BS10_Msk                </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 2281</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)      </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 2282</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                       GPIO_BSRR_BS11_Msk                </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 2284</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)      </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 2285</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                       GPIO_BSRR_BS12_Msk                </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 2287</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)      </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 2288</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                       GPIO_BSRR_BS13_Msk                </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 2290</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)      </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 2291</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                       GPIO_BSRR_BS14_Msk                </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 2293</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)      </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 2294</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                       GPIO_BSRR_BS15_Msk                </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Pos                    (16U)                             </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 2297</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)       </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 2298</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                        GPIO_BSRR_BR0_Msk                 </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Pos                    (17U)                             </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 2300</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)       </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 2301</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                        GPIO_BSRR_BR1_Msk                 </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Pos                    (18U)                             </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 2303</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)       </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 2304</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                        GPIO_BSRR_BR2_Msk                 </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Pos                    (19U)                             </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 2306</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)       </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 2307</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                        GPIO_BSRR_BR3_Msk                 </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Pos                    (20U)                             </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 2309</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)       </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 2310</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                        GPIO_BSRR_BR4_Msk                 </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Pos                    (21U)                             </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 2312</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)       </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 2313</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                        GPIO_BSRR_BR5_Msk                 </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Pos                    (22U)                             </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 2315</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)       </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 2316</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                        GPIO_BSRR_BR6_Msk                 </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Pos                    (23U)                             </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 2318</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)       </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 2319</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                        GPIO_BSRR_BR7_Msk                 </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Pos                    (24U)                             </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 2321</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)       </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 2322</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                        GPIO_BSRR_BR8_Msk                 </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Pos                    (25U)                             </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 2324</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)       </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 2325</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                        GPIO_BSRR_BR9_Msk                 </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Pos                   (26U)                             </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 2327</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)      </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 2328</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                       GPIO_BSRR_BR10_Msk                </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Pos                   (27U)                             </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 2330</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)      </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 2331</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                       GPIO_BSRR_BR11_Msk                </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Pos                   (28U)                             </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 2333</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)      </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 2334</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                       GPIO_BSRR_BR12_Msk                </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Pos                   (29U)                             </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 2336</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)      </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 2337</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                       GPIO_BSRR_BR13_Msk                </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Pos                   (30U)                             </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 2339</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)      </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 2340</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                       GPIO_BSRR_BR14_Msk                </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Pos                   (31U)                             </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 2342</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)      </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 2343</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                       GPIO_BSRR_BR15_Msk                </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 2347</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)        </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 2348</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                         GPIO_BRR_BR0_Msk                  </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 2350</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)        </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 2351</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                         GPIO_BRR_BR1_Msk                  </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 2353</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)        </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 2354</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                         GPIO_BRR_BR2_Msk                  </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 2356</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)        </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 2357</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                         GPIO_BRR_BR3_Msk                  </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 2359</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)        </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 2360</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                         GPIO_BRR_BR4_Msk                  </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 2362</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)        </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 2363</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                         GPIO_BRR_BR5_Msk                  </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 2365</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)        </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 2366</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                         GPIO_BRR_BR6_Msk                  </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 2368</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)        </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 2369</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                         GPIO_BRR_BR7_Msk                  </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 2371</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)        </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 2372</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                         GPIO_BRR_BR8_Msk                  </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 2374</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)        </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 2375</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                         GPIO_BRR_BR9_Msk                  </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 2377</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)       </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 2378</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                        GPIO_BRR_BR10_Msk                 </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 2380</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)       </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 2381</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                        GPIO_BRR_BR11_Msk                 </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 2383</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)       </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 2384</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                        GPIO_BRR_BR12_Msk                 </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 2386</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)       </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 2387</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                        GPIO_BRR_BR13_Msk                 </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 2389</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)       </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 2390</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                        GPIO_BRR_BR14_Msk                 </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 2392</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)       </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 2393</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                        GPIO_BRR_BR15_Msk                 </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2397</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)      </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 2398</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       GPIO_LCKR_LCK0_Msk                </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos                   (1U)                              </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 2400</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)      </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 2401</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       GPIO_LCKR_LCK1_Msk                </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos                   (2U)                              </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2403</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)      </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 2404</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       GPIO_LCKR_LCK2_Msk                </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos                   (3U)                              </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2406</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)      </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 2407</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       GPIO_LCKR_LCK3_Msk                </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos                   (4U)                              </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2409</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)      </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 2410</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       GPIO_LCKR_LCK4_Msk                </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos                   (5U)                              </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2412</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)      </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 2413</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       GPIO_LCKR_LCK5_Msk                </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos                   (6U)                              </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2415</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)      </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 2416</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       GPIO_LCKR_LCK6_Msk                </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos                   (7U)                              </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2418</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)      </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 2419</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       GPIO_LCKR_LCK7_Msk                </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos                   (8U)                              </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2421</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)      </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 2422</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       GPIO_LCKR_LCK8_Msk                </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos                   (9U)                              </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2424</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)      </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 2425</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       GPIO_LCKR_LCK9_Msk                </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos                  (10U)                             </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2427</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)     </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 2428</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      GPIO_LCKR_LCK10_Msk               </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos                  (11U)                             </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2430</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)     </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 2431</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      GPIO_LCKR_LCK11_Msk               </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos                  (12U)                             </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 2433</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)     </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 2434</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      GPIO_LCKR_LCK12_Msk               </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos                  (13U)                             </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 2436</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)     </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 2437</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      GPIO_LCKR_LCK13_Msk               </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos                  (14U)                             </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 2439</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)     </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 2440</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      GPIO_LCKR_LCK14_Msk               </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos                  (15U)                             </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 2442</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)     </span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 2443</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      GPIO_LCKR_LCK15_Msk               </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos                   (16U)                             </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 2445</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)      </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 2446</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       GPIO_LCKR_LCKK_Msk                </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160; </div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39"> 2452</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_Msk                    (0xFUL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676"> 2453</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN                        AFIO_EVCR_PIN_Msk                 </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8"> 2454</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_0                      (0x1UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"> 2455</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_1                      (0x2UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163"> 2456</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_2                      (0x4UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_3                      (0x8UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93"> 2460</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    0x00000000U                       </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1_Pos                (0U)                              </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705"> 2462</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX1_Pos)   </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9"> 2463</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    AFIO_EVCR_PIN_PX1_Msk             </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2_Pos                (1U)                              </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad"> 2465</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX2_Pos)   </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7"> 2466</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    AFIO_EVCR_PIN_PX2_Msk             </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3_Pos                (0U)                              </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967"> 2468</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX3_Pos)   </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227"> 2469</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    AFIO_EVCR_PIN_PX3_Msk             </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4_Pos                (2U)                              </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703"> 2471</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX4_Pos)   </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da"> 2472</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    AFIO_EVCR_PIN_PX4_Msk             </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5_Pos                (0U)                              </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657"> 2474</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5_Msk                (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX5_Pos)   </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013"> 2475</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    AFIO_EVCR_PIN_PX5_Msk             </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6_Pos                (1U)                              </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf"> 2477</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX6_Pos)   </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157"> 2478</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    AFIO_EVCR_PIN_PX6_Msk             </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7_Pos                (0U)                              </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f"> 2480</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7_Msk                (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX7_Pos)   </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4"> 2481</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    AFIO_EVCR_PIN_PX7_Msk             </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8_Pos                (3U)                              </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40"> 2483</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX8_Pos)   </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b"> 2484</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    AFIO_EVCR_PIN_PX8_Msk             </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9_Pos                (0U)                              </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d"> 2486</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9_Msk                (0x9UL &lt;&lt; AFIO_EVCR_PIN_PX9_Pos)   </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df"> 2487</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    AFIO_EVCR_PIN_PX9_Msk             </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10_Pos               (1U)                              </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060"> 2489</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10_Msk               (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX10_Pos)  </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744"> 2490</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   AFIO_EVCR_PIN_PX10_Msk            </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11_Pos               (0U)                              </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974"> 2492</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11_Msk               (0xBUL &lt;&lt; AFIO_EVCR_PIN_PX11_Pos)  </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e"> 2493</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   AFIO_EVCR_PIN_PX11_Msk            </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12_Pos               (2U)                              </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c"> 2495</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12_Msk               (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX12_Pos)  </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8"> 2496</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   AFIO_EVCR_PIN_PX12_Msk            </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13_Pos               (0U)                              </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea"> 2498</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13_Msk               (0xDUL &lt;&lt; AFIO_EVCR_PIN_PX13_Pos)  </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6"> 2499</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   AFIO_EVCR_PIN_PX13_Msk            </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14_Pos               (1U)                              </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea"> 2501</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14_Msk               (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX14_Pos)  </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643"> 2502</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   AFIO_EVCR_PIN_PX14_Msk            </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15_Pos               (0U)                              </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62"> 2504</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15_Msk               (0xFUL &lt;&lt; AFIO_EVCR_PIN_PX15_Pos)  </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9"> 2505</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   AFIO_EVCR_PIN_PX15_Msk            </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_Pos                   (4U)                              </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2"> 2508</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_Msk                   (0x7UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6"> 2509</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT                       AFIO_EVCR_PORT_Msk                </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6"> 2510</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_0                     (0x1UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb"> 2511</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_1                     (0x2UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_2                     (0x4UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3"> 2515</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PA                    0x00000000                        </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB_Pos                (4U)                              </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7"> 2517</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PB_Pos)   </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef"> 2518</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB                    AFIO_EVCR_PORT_PB_Msk             </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC_Pos                (5U)                              </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3"> 2520</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PC_Pos)   </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f"> 2521</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC                    AFIO_EVCR_PORT_PC_Msk             </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD_Pos                (4U)                              </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc"> 2523</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PORT_PD_Pos)   </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d"> 2524</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD                    AFIO_EVCR_PORT_PD_Msk             </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE_Pos                (6U)                              </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308"> 2526</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PE_Pos)   </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a"> 2527</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE                    AFIO_EVCR_PORT_PE_Msk             </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE_Pos                   (7U)                              </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80"> 2530</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE_Msk                   (0x1UL &lt;&lt; AFIO_EVCR_EVOE_Pos)      </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79"> 2531</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE                       AFIO_EVCR_EVOE_Msk                </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP_Pos             (0U)                              </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94"> 2535</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_SPI1_REMAP_Pos) </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d"> 2536</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP                 AFIO_MAPR_SPI1_REMAP_Msk          </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP_Pos             (1U)                              </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3"> 2538</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_I2C1_REMAP_Pos) </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a"> 2539</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 AFIO_MAPR_I2C1_REMAP_Msk          </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP_Pos           (2U)                              </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a"> 2541</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR_USART1_REMAP_Pos) </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41"> 2542</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               AFIO_MAPR_USART1_REMAP_Msk        </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP_Pos           (3U)                              </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6"> 2544</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR_USART2_REMAP_Pos) </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525"> 2545</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               AFIO_MAPR_USART2_REMAP_Msk        </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_Pos           (4U)                              </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522ece5adc07e8c876834d1d93ee1aff"> 2548</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_Msk           (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4"> 2549</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               AFIO_MAPR_USART3_REMAP_Msk        </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed"> 2550</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605"> 2551</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             (0x2UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">/* USART3_REMAP configuration */</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151"> 2554</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       0x00000000U                          </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)                           </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaca8d2e026eb3493c3a046a0b47ebc7"> 2556</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28"> 2557</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)                              </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d83da9435998f48ec69edb226df17cc"> 2559</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd"> 2560</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_Pos             (6U)                              </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092"> 2563</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a"> 2564</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 AFIO_MAPR_TIM1_REMAP_Msk          </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b"> 2565</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa"> 2569</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)                             </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f"> 2571</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408"> 2572</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos   (6U)                              </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b"> 2574</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592"> 2575</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_Pos             (8U)                              </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d"> 2578</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b"> 2579</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 AFIO_MAPR_TIM2_REMAP_Msk          </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5"> 2580</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc"> 2584</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)                            </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c"> 2586</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a"> 2587</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)                            </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87"> 2589</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df"> 2590</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos   (8U)                              </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e"> 2592</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691"> 2593</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_Pos             (10U)                             </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1"> 2596</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c"> 2597</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 AFIO_MAPR_TIM3_REMAP_Msk          </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8"> 2598</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38"> 2602</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)                            </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef"> 2604</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c"> 2605</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos   (10U)                             </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad"> 2607</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71"> 2608</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP_Pos             (12U)                             </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e755b0d467ea3393e1fa15b918a5d1"> 2611</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_TIM4_REMAP_Pos) </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277"> 2612</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 AFIO_MAPR_TIM4_REMAP_Msk          </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_Pos              (13U)                             </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1530b7a444c81cee0784756c95b18a0"> 2615</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_Msk              (0x3UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77"> 2616</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  AFIO_MAPR_CAN_REMAP_Msk           </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2"> 2617</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                (0x1UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos) </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                (0x2UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos) </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481"> 2621</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           0x00000000U                          </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2_Pos       (14U)                             </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5f16fcd86e94f8d5b854e99aeaba9a"> 2623</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2_Msk       (0x1UL &lt;&lt; AFIO_MAPR_CAN_REMAP_REMAP2_Pos) </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201"> 2624</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           AFIO_MAPR_CAN_REMAP_REMAP2_Msk    </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3_Pos       (13U)                             </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba967922ba56969e29f95f280f858643"> 2626</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3_Msk       (0x3UL &lt;&lt; AFIO_MAPR_CAN_REMAP_REMAP3_Pos) </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176"> 2627</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           AFIO_MAPR_CAN_REMAP_REMAP3_Msk    </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP_Pos             (15U)                             </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e"> 2630</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_PD01_REMAP_Pos) </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112"> 2631</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 AFIO_MAPR_PD01_REMAP_Msk          </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP_Pos         (16U)                             </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2078a9d139eea4ef30d2a9bc5fcc6c64"> 2633</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP_Msk         (0x1UL &lt;&lt; AFIO_MAPR_TIM5CH4_IREMAP_Pos) </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971"> 2634</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             AFIO_MAPR_TIM5CH4_IREMAP_Msk      </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos     (17U)                             </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622635690432e3a2f309b2d4cf9e2439"> 2636</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk     (0x1UL &lt;&lt; AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos) </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0"> 2637</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk  </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos     (18U)                             </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae1511465185cfdcd2825a9621bd454"> 2639</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk     (0x1UL &lt;&lt; AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos) </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467"> 2640</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk  </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos     (19U)                             </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bf1f855e30a559589d50ec4e603fac"> 2642</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk     (0x1UL &lt;&lt; AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos) </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0"> 2643</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk  </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos     (20U)                             </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab58e5575dc310669586fcc128f05d3f1"> 2645</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk     (0x1UL &lt;&lt; AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos) </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk  </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_Pos                (24U)                             </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424"> 2650</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_Msk                (0x7UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec"> 2651</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    AFIO_MAPR_SWJ_CFG_Msk             </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172"> 2652</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361"> 2653</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  (0x2UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68"> 2654</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  (0x4UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8"> 2656</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              0x00000000U                          </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos       (24U)                             </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065"> 2658</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk       (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b"> 2659</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk    </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos    (25U)                             </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d"> 2661</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk    (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04"> 2662</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos        (26U)                             </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90"> 2664</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk        (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_DISABLE_Pos) </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e"> 2665</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            AFIO_MAPR_SWJ_CFG_DISABLE_Msk     </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_Pos               (0U)                              </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3"> 2670</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI0_Pos)  </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d"> 2671</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   AFIO_EXTICR1_EXTI0_Msk            </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_Pos               (4U)                              </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff"> 2673</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI1_Pos)  </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf"> 2674</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   AFIO_EXTICR1_EXTI1_Msk            </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_Pos               (8U)                              </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690"> 2676</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI2_Pos)  </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539"> 2677</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   AFIO_EXTICR1_EXTI2_Msk            </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_Pos               (12U)                             </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9"> 2679</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI3_Pos)  </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   AFIO_EXTICR1_EXTI3_Msk            </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4"> 2683</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5"> 2685</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PB_Pos) </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 2686</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                AFIO_EXTICR1_EXTI0_PB_Msk         </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75"> 2688</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PC_Pos) </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568"> 2689</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                AFIO_EXTICR1_EXTI0_PC_Msk         </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d"> 2691</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PD_Pos) </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40"> 2692</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                AFIO_EXTICR1_EXTI0_PD_Msk         </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c"> 2694</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PE_Pos) </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc"> 2695</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                AFIO_EXTICR1_EXTI0_PE_Msk         </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d"> 2697</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI0_PF_Pos) </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0"> 2698</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                AFIO_EXTICR1_EXTI0_PF_Msk         </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2"> 2700</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PG_Pos) </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                AFIO_EXTICR1_EXTI0_PG_Msk         </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4"> 2704</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259"> 2706</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PB_Pos) </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6"> 2707</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                AFIO_EXTICR1_EXTI1_PB_Msk         </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0"> 2709</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PC_Pos) </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383"> 2710</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                AFIO_EXTICR1_EXTI1_PC_Msk         </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688"> 2712</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PD_Pos) </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb"> 2713</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                AFIO_EXTICR1_EXTI1_PD_Msk         </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2"> 2715</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PE_Pos) </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f"> 2716</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                AFIO_EXTICR1_EXTI1_PE_Msk         </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941"> 2718</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI1_PF_Pos) </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50"> 2719</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                AFIO_EXTICR1_EXTI1_PF_Msk         </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126"> 2721</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PG_Pos) </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                AFIO_EXTICR1_EXTI1_PG_Msk         </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e"> 2725</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB_Pos            (8U)                              </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44"> 2727</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PB_Pos) </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646"> 2728</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                AFIO_EXTICR1_EXTI2_PB_Msk         </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC_Pos            (9U)                              </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e"> 2730</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PC_Pos) </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86"> 2731</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                AFIO_EXTICR1_EXTI2_PC_Msk         </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD_Pos            (8U)                              </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5"> 2733</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PD_Pos) </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce"> 2734</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                AFIO_EXTICR1_EXTI2_PD_Msk         </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE_Pos            (10U)                             </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492"> 2736</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PE_Pos) </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880"> 2737</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                AFIO_EXTICR1_EXTI2_PE_Msk         </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF_Pos            (8U)                              </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35"> 2739</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI2_PF_Pos) </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8"> 2740</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                AFIO_EXTICR1_EXTI2_PF_Msk         </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG_Pos            (9U)                              </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"> 2742</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PG_Pos) </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                AFIO_EXTICR1_EXTI2_PG_Msk         </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5"> 2746</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB_Pos            (12U)                             </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d"> 2748</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PB_Pos) </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2"> 2749</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                AFIO_EXTICR1_EXTI3_PB_Msk         </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC_Pos            (13U)                             </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9"> 2751</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PC_Pos) </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e"> 2752</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                AFIO_EXTICR1_EXTI3_PC_Msk         </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD_Pos            (12U)                             </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c"> 2754</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PD_Pos) </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb"> 2755</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                AFIO_EXTICR1_EXTI3_PD_Msk         </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE_Pos            (14U)                             </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031"> 2757</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PE_Pos) </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a"> 2758</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                AFIO_EXTICR1_EXTI3_PE_Msk         </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF_Pos            (12U)                             </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec"> 2760</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI3_PF_Pos) </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad"> 2761</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                AFIO_EXTICR1_EXTI3_PF_Msk         </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG_Pos            (13U)                             </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520"> 2763</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PG_Pos) </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2"> 2764</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                AFIO_EXTICR1_EXTI3_PG_Msk         </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_Pos               (0U)                              </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90"> 2768</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI4_Pos)  </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c"> 2769</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   AFIO_EXTICR2_EXTI4_Msk            </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_Pos               (4U)                              </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902"> 2771</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI5_Pos)  </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a"> 2772</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   AFIO_EXTICR2_EXTI5_Msk            </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_Pos               (8U)                              </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2"> 2774</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI6_Pos)  </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b"> 2775</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   AFIO_EXTICR2_EXTI6_Msk            </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_Pos               (12U)                             </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753"> 2777</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI7_Pos)  </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   AFIO_EXTICR2_EXTI7_Msk            </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e"> 2781</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e"> 2783</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PB_Pos) </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172"> 2784</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                AFIO_EXTICR2_EXTI4_PB_Msk         </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947"> 2786</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PC_Pos) </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a"> 2787</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                AFIO_EXTICR2_EXTI4_PC_Msk         </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2"> 2789</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PD_Pos) </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d"> 2790</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                AFIO_EXTICR2_EXTI4_PD_Msk         </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5"> 2792</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PE_Pos) </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e"> 2793</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                AFIO_EXTICR2_EXTI4_PE_Msk         </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03"> 2795</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI4_PF_Pos) </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d"> 2796</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                AFIO_EXTICR2_EXTI4_PF_Msk         </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd"> 2798</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PG_Pos) </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a"> 2799</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                AFIO_EXTICR2_EXTI4_PG_Msk         </span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/* EXTI5 configuration */</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300"> 2802</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256"> 2804</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PB_Pos) </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb"> 2805</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                AFIO_EXTICR2_EXTI5_PB_Msk         </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266"> 2807</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PC_Pos) </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422"> 2808</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                AFIO_EXTICR2_EXTI5_PC_Msk         </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343"> 2810</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PD_Pos) </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e"> 2811</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                AFIO_EXTICR2_EXTI5_PD_Msk         </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a"> 2813</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PE_Pos) </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58"> 2814</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                AFIO_EXTICR2_EXTI5_PE_Msk         </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5"> 2816</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI5_PF_Pos) </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9"> 2817</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                AFIO_EXTICR2_EXTI5_PF_Msk         </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c"> 2819</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PG_Pos) </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                AFIO_EXTICR2_EXTI5_PG_Msk         </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e"> 2823</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB_Pos            (8U)                              </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b"> 2825</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PB_Pos) </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716"> 2826</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                AFIO_EXTICR2_EXTI6_PB_Msk         </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC_Pos            (9U)                              </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde"> 2828</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PC_Pos) </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b"> 2829</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                AFIO_EXTICR2_EXTI6_PC_Msk         </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD_Pos            (8U)                              </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94"> 2831</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PD_Pos) </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72"> 2832</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                AFIO_EXTICR2_EXTI6_PD_Msk         </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE_Pos            (10U)                             </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53"> 2834</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PE_Pos) </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669"> 2835</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                AFIO_EXTICR2_EXTI6_PE_Msk         </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF_Pos            (8U)                              </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d"> 2837</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI6_PF_Pos) </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9"> 2838</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                AFIO_EXTICR2_EXTI6_PF_Msk         </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG_Pos            (9U)                              </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636"> 2840</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PG_Pos) </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                AFIO_EXTICR2_EXTI6_PG_Msk         </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405"> 2844</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB_Pos            (12U)                             </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11"> 2846</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PB_Pos) </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79"> 2847</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                AFIO_EXTICR2_EXTI7_PB_Msk         </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC_Pos            (13U)                             </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd"> 2849</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PC_Pos) </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e"> 2850</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                AFIO_EXTICR2_EXTI7_PC_Msk         </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD_Pos            (12U)                             </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71"> 2852</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PD_Pos) </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769"> 2853</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                AFIO_EXTICR2_EXTI7_PD_Msk         </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE_Pos            (14U)                             </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b"> 2855</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PE_Pos) </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5"> 2856</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                AFIO_EXTICR2_EXTI7_PE_Msk         </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF_Pos            (12U)                             </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8"> 2858</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI7_PF_Pos) </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02"> 2859</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                AFIO_EXTICR2_EXTI7_PF_Msk         </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG_Pos            (13U)                             </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0"> 2861</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PG_Pos) </span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea"> 2862</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                AFIO_EXTICR2_EXTI7_PG_Msk         </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_Pos               (0U)                              </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa"> 2866</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_Msk               (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI8_Pos)  </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42"> 2867</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   AFIO_EXTICR3_EXTI8_Msk            </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_Pos               (4U)                              </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417"> 2869</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_Msk               (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI9_Pos)  </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee"> 2870</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   AFIO_EXTICR3_EXTI9_Msk            </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_Pos              (8U)                              </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970"> 2872</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_Msk              (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a"> 2873</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  AFIO_EXTICR3_EXTI10_Msk           </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_Pos              (12U)                             </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9"> 2875</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_Msk              (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  AFIO_EXTICR3_EXTI11_Msk           </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8"> 2879</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b"> 2881</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PB_Pos) </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86"> 2882</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                AFIO_EXTICR3_EXTI8_PB_Msk         </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45"> 2884</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PC_Pos) </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365"> 2885</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                AFIO_EXTICR3_EXTI8_PC_Msk         </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d"> 2887</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PD_Pos) </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48"> 2888</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                AFIO_EXTICR3_EXTI8_PD_Msk         </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5"> 2890</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PE_Pos) </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208"> 2891</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                AFIO_EXTICR3_EXTI8_PE_Msk         </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8"> 2893</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI8_PF_Pos) </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9"> 2894</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                AFIO_EXTICR3_EXTI8_PF_Msk         </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b"> 2896</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PG_Pos) </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                AFIO_EXTICR3_EXTI8_PG_Msk         </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b"> 2900</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071"> 2902</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PB_Pos) </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464"> 2903</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                AFIO_EXTICR3_EXTI9_PB_Msk         </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d"> 2905</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PC_Pos) </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6"> 2906</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                AFIO_EXTICR3_EXTI9_PC_Msk         </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3"> 2908</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PD_Pos) </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458"> 2909</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                AFIO_EXTICR3_EXTI9_PD_Msk         </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109"> 2911</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PE_Pos) </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f"> 2912</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                AFIO_EXTICR3_EXTI9_PE_Msk         </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65"> 2914</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI9_PF_Pos) </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7"> 2915</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                AFIO_EXTICR3_EXTI9_PF_Msk         </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde"> 2917</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PG_Pos) </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                AFIO_EXTICR3_EXTI9_PG_Msk         </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d"> 2921</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB_Pos           (8U)                              </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b"> 2923</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PB_Pos) </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551"> 2924</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               AFIO_EXTICR3_EXTI10_PB_Msk        </span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC_Pos           (9U)                              </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9"> 2926</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PC_Pos) </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c"> 2927</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               AFIO_EXTICR3_EXTI10_PC_Msk        </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD_Pos           (8U)                              </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754"> 2929</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PD_Pos) </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24"> 2930</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               AFIO_EXTICR3_EXTI10_PD_Msk        </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE_Pos           (10U)                             </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d"> 2932</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PE_Pos) </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5"> 2933</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               AFIO_EXTICR3_EXTI10_PE_Msk        </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF_Pos           (8U)                              </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c"> 2935</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI10_PF_Pos) </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059"> 2936</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               AFIO_EXTICR3_EXTI10_PF_Msk        </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG_Pos           (9U)                              </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151"> 2938</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PG_Pos) </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               AFIO_EXTICR3_EXTI10_PG_Msk        </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435"> 2942</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB_Pos           (12U)                             </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df"> 2944</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PB_Pos) </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa"> 2945</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               AFIO_EXTICR3_EXTI11_PB_Msk        </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC_Pos           (13U)                             </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30"> 2947</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PC_Pos) </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b"> 2948</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               AFIO_EXTICR3_EXTI11_PC_Msk        </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD_Pos           (12U)                             </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c"> 2950</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PD_Pos) </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f"> 2951</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               AFIO_EXTICR3_EXTI11_PD_Msk        </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE_Pos           (14U)                             </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f"> 2953</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PE_Pos) </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07"> 2954</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               AFIO_EXTICR3_EXTI11_PE_Msk        </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF_Pos           (12U)                             </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9"> 2956</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI11_PF_Pos) </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74"> 2957</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               AFIO_EXTICR3_EXTI11_PF_Msk        </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG_Pos           (13U)                             </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d"> 2959</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PG_Pos) </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6"> 2960</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               AFIO_EXTICR3_EXTI11_PG_Msk        </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_Pos              (0U)                              </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1"> 2964</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de"> 2965</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  AFIO_EXTICR4_EXTI12_Msk           </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_Pos              (4U)                              </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62"> 2967</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2"> 2968</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  AFIO_EXTICR4_EXTI13_Msk           </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_Pos              (8U)                              </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c"> 2970</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88"> 2971</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  AFIO_EXTICR4_EXTI14_Msk           </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_Pos              (12U)                             </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167"> 2973</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae"> 2974</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  AFIO_EXTICR4_EXTI15_Msk           </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/* EXTI12 configuration */</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424"> 2977</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB_Pos           (0U)                              </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b"> 2979</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PB_Pos) </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b"> 2980</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               AFIO_EXTICR4_EXTI12_PB_Msk        </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC_Pos           (1U)                              </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d"> 2982</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PC_Pos) </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b"> 2983</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               AFIO_EXTICR4_EXTI12_PC_Msk        </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD_Pos           (0U)                              </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13"> 2985</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PD_Pos) </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2"> 2986</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               AFIO_EXTICR4_EXTI12_PD_Msk        </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE_Pos           (2U)                              </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad"> 2988</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PE_Pos) </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62"> 2989</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               AFIO_EXTICR4_EXTI12_PE_Msk        </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF_Pos           (0U)                              </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd"> 2991</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI12_PF_Pos) </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266"> 2992</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               AFIO_EXTICR4_EXTI12_PF_Msk        </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG_Pos           (1U)                              </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246"> 2994</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PG_Pos) </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2"> 2995</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               AFIO_EXTICR4_EXTI12_PG_Msk        </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">/* EXTI13 configuration */</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8"> 2998</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB_Pos           (4U)                              </span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f"> 3000</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PB_Pos) </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772"> 3001</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               AFIO_EXTICR4_EXTI13_PB_Msk        </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC_Pos           (5U)                              </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2"> 3003</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PC_Pos) </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8"> 3004</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               AFIO_EXTICR4_EXTI13_PC_Msk        </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD_Pos           (4U)                              </span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083"> 3006</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PD_Pos) </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3"> 3007</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               AFIO_EXTICR4_EXTI13_PD_Msk        </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE_Pos           (6U)                              </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53"> 3009</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PE_Pos) </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124"> 3010</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               AFIO_EXTICR4_EXTI13_PE_Msk        </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF_Pos           (4U)                              </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d"> 3012</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI13_PF_Pos) </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962"> 3013</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               AFIO_EXTICR4_EXTI13_PF_Msk        </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG_Pos           (5U)                              </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496"> 3015</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PG_Pos) </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               AFIO_EXTICR4_EXTI13_PG_Msk        </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275"> 3019</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               0x00000000U                          </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB_Pos           (8U)                              </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c"> 3021</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PB_Pos) </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2"> 3022</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               AFIO_EXTICR4_EXTI14_PB_Msk        </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC_Pos           (9U)                              </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee"> 3024</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PC_Pos) </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae"> 3025</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               AFIO_EXTICR4_EXTI14_PC_Msk        </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD_Pos           (8U)                              </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1"> 3027</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PD_Pos) </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"> 3028</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               AFIO_EXTICR4_EXTI14_PD_Msk        </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE_Pos           (10U)                             </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d"> 3030</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PE_Pos) </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80"> 3031</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               AFIO_EXTICR4_EXTI14_PE_Msk        </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF_Pos           (8U)                              </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6"> 3033</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI14_PF_Pos) </span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41"> 3034</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               AFIO_EXTICR4_EXTI14_PF_Msk        </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG_Pos           (9U)                              </span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390"> 3036</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PG_Pos) </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               AFIO_EXTICR4_EXTI14_PG_Msk        </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5"> 3040</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               0x00000000U                          </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB_Pos           (12U)                             </span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d"> 3042</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PB_Pos) </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8"> 3043</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               AFIO_EXTICR4_EXTI15_PB_Msk        </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC_Pos           (13U)                             </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383"> 3045</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PC_Pos) </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1"> 3046</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               AFIO_EXTICR4_EXTI15_PC_Msk        </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD_Pos           (12U)                             </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef"> 3048</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PD_Pos) </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd"> 3049</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               AFIO_EXTICR4_EXTI15_PD_Msk        </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE_Pos           (14U)                             </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed"> 3051</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PE_Pos) </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15"> 3052</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               AFIO_EXTICR4_EXTI15_PE_Msk        </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF_Pos           (12U)                             </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6"> 3054</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI15_PF_Pos) </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d"> 3055</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               AFIO_EXTICR4_EXTI15_PF_Msk        </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG_Pos           (13U)                             </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75"> 3057</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PG_Pos) </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3"> 3058</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               AFIO_EXTICR4_EXTI15_PG_Msk        </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160; </div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160; </div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM9_REMAP_Pos            (5U)                              </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07433f9089268b2f86bca2c8accdea6"> 3064</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM9_REMAP_Msk            (0x1UL &lt;&lt; AFIO_MAPR2_TIM9_REMAP_Pos) </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2449ad069a6497df350c1c1c7e13aace"> 3065</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM9_REMAP                AFIO_MAPR2_TIM9_REMAP_Msk         </span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM10_REMAP_Pos           (6U)                              </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1cca5212a55b6a0c7bca30c886edf5"> 3067</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM10_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR2_TIM10_REMAP_Pos) </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa39991b0768286307eb2ec20c1e3d59"> 3068</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM10_REMAP               AFIO_MAPR2_TIM10_REMAP_Msk        </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM11_REMAP_Pos           (7U)                              </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8432292c4cbf59ba32a48e29886a427c"> 3070</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM11_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR2_TIM11_REMAP_Pos) </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac023d0d2169a5397ae27f8ddfc8204c5"> 3071</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM11_REMAP               AFIO_MAPR2_TIM11_REMAP_Msk        </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP_Pos           (8U)                              </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7285a4137bd700c830de42c92bf3a2ff"> 3073</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR2_TIM13_REMAP_Pos) </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6512a2c5b597acd7405df0dfce2615d6"> 3074</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP               AFIO_MAPR2_TIM13_REMAP_Msk        </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP_Pos           (9U)                              </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168f7e84af43464df58d322e573931bc"> 3076</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR2_TIM14_REMAP_Pos) </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1282952d0572b920e98775514c1f98"> 3077</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP               AFIO_MAPR2_TIM14_REMAP_Msk        </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP_Pos       (10U)                             </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21268bd5dbaf18ec76a1ab75d97e3fc7"> 3079</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP_Msk       (0x1UL &lt;&lt; AFIO_MAPR2_FSMC_NADV_REMAP_Pos) </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f3d4d881b9d3e7049f44c9b2696aaa"> 3080</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           AFIO_MAPR2_FSMC_NADV_REMAP_Msk    </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160; </div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 3090</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)         </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 3091</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0                        EXTI_IMR_MR0_Msk                   </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 3093</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)         </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 3094</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1                        EXTI_IMR_MR1_Msk                   </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos                    (2U)                               </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 3096</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)         </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 3097</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2                        EXTI_IMR_MR2_Msk                   </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 3099</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)         </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 3100</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3                        EXTI_IMR_MR3_Msk                   </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos                    (4U)                               </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 3102</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)         </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 3103</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4                        EXTI_IMR_MR4_Msk                   </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 3105</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)         </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 3106</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5                        EXTI_IMR_MR5_Msk                   </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos                    (6U)                               </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 3108</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)         </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 3109</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6                        EXTI_IMR_MR6_Msk                   </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos                    (7U)                               </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 3111</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)         </span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 3112</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7                        EXTI_IMR_MR7_Msk                   </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 3114</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)         </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 3115</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8                        EXTI_IMR_MR8_Msk                   </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos                    (9U)                               </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 3117</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)         </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 3118</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9                        EXTI_IMR_MR9_Msk                   </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 3120</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)        </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 3121</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10                       EXTI_IMR_MR10_Msk                  </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 3123</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)        </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 3124</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11                       EXTI_IMR_MR11_Msk                  </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos                   (12U)                              </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 3126</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)        </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 3127</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12                       EXTI_IMR_MR12_Msk                  </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos                   (13U)                              </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 3129</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)        </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 3130</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13                       EXTI_IMR_MR13_Msk                  </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos                   (14U)                              </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 3132</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)        </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 3133</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14                       EXTI_IMR_MR14_Msk                  </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 3135</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)        </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 3136</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15                       EXTI_IMR_MR15_Msk                  </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos                   (16U)                              </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 3138</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)        </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 3139</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16                       EXTI_IMR_MR16_Msk                  </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos                   (17U)                              </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 3141</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)        </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 3142</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17                       EXTI_IMR_MR17_Msk                  </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos                   (18U)                              </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 3144</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)        </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 3145</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18                       EXTI_IMR_MR18_Msk                  </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 3167</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM   0x0007FFFFU        </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 3171</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)         </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 3172</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0                        EXTI_EMR_MR0_Msk                   </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 3174</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)         </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 3175</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1                        EXTI_EMR_MR1_Msk                   </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos                    (2U)                               </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 3177</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)         </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 3178</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2                        EXTI_EMR_MR2_Msk                   </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 3180</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)         </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 3181</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3                        EXTI_EMR_MR3_Msk                   </span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos                    (4U)                               </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 3183</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)         </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 3184</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4                        EXTI_EMR_MR4_Msk                   </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 3186</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)         </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 3187</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5                        EXTI_EMR_MR5_Msk                   </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos                    (6U)                               </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 3189</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)         </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 3190</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6                        EXTI_EMR_MR6_Msk                   </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos                    (7U)                               </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 3192</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)         </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 3193</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7                        EXTI_EMR_MR7_Msk                   </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 3195</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)         </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 3196</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8                        EXTI_EMR_MR8_Msk                   </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos                    (9U)                               </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 3198</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)         </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 3199</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9                        EXTI_EMR_MR9_Msk                   </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 3201</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)        </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 3202</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10                       EXTI_EMR_MR10_Msk                  </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 3204</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)        </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 3205</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11                       EXTI_EMR_MR11_Msk                  </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos                   (12U)                              </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 3207</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)        </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 3208</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12                       EXTI_EMR_MR12_Msk                  </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos                   (13U)                              </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 3210</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)        </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 3211</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13                       EXTI_EMR_MR13_Msk                  </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos                   (14U)                              </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 3213</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)        </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 3214</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14                       EXTI_EMR_MR14_Msk                  </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 3216</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)        </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 3217</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15                       EXTI_EMR_MR15_Msk                  </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos                   (16U)                              </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 3219</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)        </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 3220</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16                       EXTI_EMR_MR16_Msk                  </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos                   (17U)                              </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 3222</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)        </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 3223</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17                       EXTI_EMR_MR17_Msk                  </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos                   (18U)                              </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 3225</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)        </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 3226</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18                       EXTI_EMR_MR18_Msk                  </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160; </div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 3251</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)        </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 3252</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0                       EXTI_RTSR_TR0_Msk                  </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 3254</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)        </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 3255</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1                       EXTI_RTSR_TR1_Msk                  </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 3257</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)        </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 3258</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2                       EXTI_RTSR_TR2_Msk                  </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 3260</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)        </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 3261</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3                       EXTI_RTSR_TR3_Msk                  </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 3263</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)        </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 3264</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4                       EXTI_RTSR_TR4_Msk                  </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 3266</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)        </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 3267</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5                       EXTI_RTSR_TR5_Msk                  </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 3269</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)        </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 3270</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6                       EXTI_RTSR_TR6_Msk                  </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 3272</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)        </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 3273</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7                       EXTI_RTSR_TR7_Msk                  </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 3275</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)        </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 3276</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8                       EXTI_RTSR_TR8_Msk                  </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 3278</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)        </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 3279</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9                       EXTI_RTSR_TR9_Msk                  </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos                  (10U)                              </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 3281</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)       </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 3282</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10                      EXTI_RTSR_TR10_Msk                 </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos                  (11U)                              </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 3284</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)       </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 3285</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11                      EXTI_RTSR_TR11_Msk                 </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 3287</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)       </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 3288</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12                      EXTI_RTSR_TR12_Msk                 </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos                  (13U)                              </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 3290</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)       </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 3291</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13                      EXTI_RTSR_TR13_Msk                 </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos                  (14U)                              </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 3293</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)       </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 3294</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14                      EXTI_RTSR_TR14_Msk                 </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos                  (15U)                              </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 3296</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)       </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 3297</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15                      EXTI_RTSR_TR15_Msk                 </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 3299</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)       </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 3300</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16                      EXTI_RTSR_TR16_Msk                 </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 3302</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)       </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 3303</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17                      EXTI_RTSR_TR17_Msk                 </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Pos                  (18U)                              </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 3305</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)       </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 3306</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18                      EXTI_RTSR_TR18_Msk                 </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160; </div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 3331</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)        </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 3332</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0                       EXTI_FTSR_TR0_Msk                  </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 3334</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)        </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 3335</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1                       EXTI_FTSR_TR1_Msk                  </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 3337</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)        </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 3338</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2                       EXTI_FTSR_TR2_Msk                  </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 3340</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)        </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 3341</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3                       EXTI_FTSR_TR3_Msk                  </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 3343</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)        </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 3344</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4                       EXTI_FTSR_TR4_Msk                  </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 3346</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)        </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 3347</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5                       EXTI_FTSR_TR5_Msk                  </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 3349</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)        </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 3350</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6                       EXTI_FTSR_TR6_Msk                  </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 3352</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)        </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 3353</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7                       EXTI_FTSR_TR7_Msk                  </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 3355</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)        </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 3356</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8                       EXTI_FTSR_TR8_Msk                  </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 3358</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)        </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 3359</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9                       EXTI_FTSR_TR9_Msk                  </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos                  (10U)                              </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 3361</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)       </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 3362</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10                      EXTI_FTSR_TR10_Msk                 </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos                  (11U)                              </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 3364</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)       </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 3365</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11                      EXTI_FTSR_TR11_Msk                 </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 3367</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)       </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 3368</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12                      EXTI_FTSR_TR12_Msk                 </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos                  (13U)                              </span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 3370</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)       </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 3371</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13                      EXTI_FTSR_TR13_Msk                 </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos                  (14U)                              </span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 3373</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)       </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 3374</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14                      EXTI_FTSR_TR14_Msk                 </span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos                  (15U)                              </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 3376</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)       </span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 3377</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15                      EXTI_FTSR_TR15_Msk                 </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 3379</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)       </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 3380</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16                      EXTI_FTSR_TR16_Msk                 </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 3382</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)       </span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 3383</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17                      EXTI_FTSR_TR17_Msk                 </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Pos                  (18U)                              </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 3385</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)       </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 3386</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18                      EXTI_FTSR_TR18_Msk                 </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160; </div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos               (0U)                               </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 3411</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)    </span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 3412</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWIER0_Msk              </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos               (1U)                               </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 3414</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)    </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 3415</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWIER1_Msk              </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos               (2U)                               </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 3417</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)    </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 3418</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWIER2_Msk              </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos               (3U)                               </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 3420</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)    </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 3421</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWIER3_Msk              </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos               (4U)                               </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 3423</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)    </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 3424</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWIER4_Msk              </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos               (5U)                               </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 3426</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)    </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 3427</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWIER5_Msk              </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos               (6U)                               </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 3429</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)    </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 3430</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWIER6_Msk              </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos               (7U)                               </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 3432</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)    </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 3433</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWIER7_Msk              </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos               (8U)                               </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 3435</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)    </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 3436</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWIER8_Msk              </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos               (9U)                               </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 3438</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)    </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 3439</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWIER9_Msk              </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos              (10U)                              </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 3441</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)   </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 3442</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWIER10_Msk             </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos              (11U)                              </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 3444</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)   </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 3445</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWIER11_Msk             </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos              (12U)                              </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 3447</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)   </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 3448</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWIER12_Msk             </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos              (13U)                              </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 3450</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)   </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 3451</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWIER13_Msk             </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos              (14U)                              </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 3453</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)   </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 3454</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWIER14_Msk             </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos              (15U)                              </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 3456</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)   </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 3457</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWIER15_Msk             </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos              (16U)                              </span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 3459</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)   </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 3460</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWIER16_Msk             </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos              (17U)                              </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 3462</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)   </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 3463</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWIER17_Msk             </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos              (18U)                              </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 3465</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)   </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 3466</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18                  EXTI_SWIER_SWIER18_Msk             </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160; </div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 3491</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)          </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 3492</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0                         EXTI_PR_PR0_Msk                    </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos                     (1U)                               </span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 3494</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)          </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 3495</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1                         EXTI_PR_PR1_Msk                    </span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 3497</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)          </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 3498</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2                         EXTI_PR_PR2_Msk                    </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos                     (3U)                               </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 3500</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)          </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 3501</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3                         EXTI_PR_PR3_Msk                    </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 3503</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)          </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 3504</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4                         EXTI_PR_PR4_Msk                    </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos                     (5U)                               </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 3506</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)          </span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 3507</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5                         EXTI_PR_PR5_Msk                    </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos                     (6U)                               </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 3509</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)          </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 3510</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6                         EXTI_PR_PR6_Msk                    </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos                     (7U)                               </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 3512</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)          </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 3513</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7                         EXTI_PR_PR7_Msk                    </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos                     (8U)                               </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 3515</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)          </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 3516</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8                         EXTI_PR_PR8_Msk                    </span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos                     (9U)                               </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 3518</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)          </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 3519</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9                         EXTI_PR_PR9_Msk                    </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos                    (10U)                              </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 3521</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)         </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 3522</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10                        EXTI_PR_PR10_Msk                   </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos                    (11U)                              </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 3524</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)         </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 3525</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11                        EXTI_PR_PR11_Msk                   </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos                    (12U)                              </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 3527</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)         </span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 3528</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12                        EXTI_PR_PR12_Msk                   </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos                    (13U)                              </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 3530</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)         </span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 3531</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13                        EXTI_PR_PR13_Msk                   </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos                    (14U)                              </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 3533</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)         </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 3534</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14                        EXTI_PR_PR14_Msk                   </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos                    (15U)                              </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 3536</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)         </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 3537</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15                        EXTI_PR_PR15_Msk                   </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos                    (16U)                              </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 3539</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)         </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 3540</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16                        EXTI_PR_PR16_Msk                   </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos                    (17U)                              </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 3542</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)         </span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 3543</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17                        EXTI_PR_PR17_Msk                   </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Pos                    (18U)                              </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 3545</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)         </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 3546</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18                        EXTI_PR_PR18_Msk                   </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF0 EXTI_PR_PR0</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF1 EXTI_PR_PR1</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF2 EXTI_PR_PR2</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF3 EXTI_PR_PR3</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF4 EXTI_PR_PR4</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF5 EXTI_PR_PR5</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF6 EXTI_PR_PR6</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF7 EXTI_PR_PR7</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF8 EXTI_PR_PR8</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF9 EXTI_PR_PR9</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF10 EXTI_PR_PR10</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF11 EXTI_PR_PR11</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF12 EXTI_PR_PR12</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF13 EXTI_PR_PR13</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF14 EXTI_PR_PR14</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF15 EXTI_PR_PR15</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF16 EXTI_PR_PR16</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF17 EXTI_PR_PR17</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF18 EXTI_PR_PR18</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160; </div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160; </div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 3577</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)         </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 3578</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1                        DMA_ISR_GIF1_Msk                   </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 3580</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)        </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 3581</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1                       DMA_ISR_TCIF1_Msk                  </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos                   (2U)                               </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 3583</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)        </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 3584</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1                       DMA_ISR_HTIF1_Msk                  </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos                   (3U)                               </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 3586</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)        </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 3587</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1                       DMA_ISR_TEIF1_Msk                  </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos                    (4U)                               </span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 3589</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)         </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 3590</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2                        DMA_ISR_GIF2_Msk                   </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 3592</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)        </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 3593</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2                       DMA_ISR_TCIF2_Msk                  </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 3595</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)        </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 3596</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2                       DMA_ISR_HTIF2_Msk                  </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos                   (7U)                               </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 3598</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)        </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 3599</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2                       DMA_ISR_TEIF2_Msk                  </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 3601</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)         </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 3602</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3                        DMA_ISR_GIF3_Msk                   </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos                   (9U)                               </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 3604</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)        </span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 3605</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3                       DMA_ISR_TCIF3_Msk                  </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 3607</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)        </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 3608</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3                       DMA_ISR_HTIF3_Msk                  </span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 3610</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)        </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 3611</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3                       DMA_ISR_TEIF3_Msk                  </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos                    (12U)                              </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 3613</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)         </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 3614</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4                        DMA_ISR_GIF4_Msk                   </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos                   (13U)                              </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 3616</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)        </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 3617</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4                       DMA_ISR_TCIF4_Msk                  </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos                   (14U)                              </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 3619</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)        </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 3620</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4                       DMA_ISR_HTIF4_Msk                  </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 3622</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)        </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 3623</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4                       DMA_ISR_TEIF4_Msk                  </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos                    (16U)                              </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 3625</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)         </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 3626</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5                        DMA_ISR_GIF5_Msk                   </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos                   (17U)                              </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 3628</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)        </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 3629</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5                       DMA_ISR_TCIF5_Msk                  </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos                   (18U)                              </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 3631</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)        </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 3632</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5                       DMA_ISR_HTIF5_Msk                  </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos                   (19U)                              </span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 3634</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)        </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 3635</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5                       DMA_ISR_TEIF5_Msk                  </span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos                    (20U)                              </span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 3637</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)         </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 3638</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6                        DMA_ISR_GIF6_Msk                   </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos                   (21U)                              </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 3640</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)        </span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 3641</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6                       DMA_ISR_TCIF6_Msk                  </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos                   (22U)                              </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 3643</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)        </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 3644</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6                       DMA_ISR_HTIF6_Msk                  </span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos                   (23U)                              </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 3646</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)        </span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 3647</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6                       DMA_ISR_TEIF6_Msk                  </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos                    (24U)                              </span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 3649</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)         </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 3650</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7                        DMA_ISR_GIF7_Msk                   </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos                   (25U)                              </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 3652</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)        </span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 3653</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7                       DMA_ISR_TCIF7_Msk                  </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos                   (26U)                              </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 3655</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)        </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 3656</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7                       DMA_ISR_HTIF7_Msk                  </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos                   (27U)                              </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 3658</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)        </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 3659</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7                       DMA_ISR_TEIF7_Msk                  </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos                  (0U)                               </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 3663</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)       </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 3664</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1                      DMA_IFCR_CGIF1_Msk                 </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos                 (1U)                               </span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 3666</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)      </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 3667</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1                     DMA_IFCR_CTCIF1_Msk                </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos                 (2U)                               </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 3669</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)      </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 3670</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1                     DMA_IFCR_CHTIF1_Msk                </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos                 (3U)                               </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 3672</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)      </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 3673</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1                     DMA_IFCR_CTEIF1_Msk                </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos                  (4U)                               </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 3675</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)       </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 3676</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2                      DMA_IFCR_CGIF2_Msk                 </span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos                 (5U)                               </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 3678</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)      </span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 3679</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2                     DMA_IFCR_CTCIF2_Msk                </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos                 (6U)                               </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 3681</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)      </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 3682</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2                     DMA_IFCR_CHTIF2_Msk                </span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos                 (7U)                               </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 3684</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)      </span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 3685</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2                     DMA_IFCR_CTEIF2_Msk                </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos                  (8U)                               </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 3687</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)       </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 3688</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3                      DMA_IFCR_CGIF3_Msk                 </span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos                 (9U)                               </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 3690</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)      </span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 3691</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3                     DMA_IFCR_CTCIF3_Msk                </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos                 (10U)                              </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 3693</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)      </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 3694</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3                     DMA_IFCR_CHTIF3_Msk                </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos                 (11U)                              </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 3696</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)      </span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 3697</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3                     DMA_IFCR_CTEIF3_Msk                </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 3699</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)       </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 3700</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4                      DMA_IFCR_CGIF4_Msk                 </span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos                 (13U)                              </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 3702</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)      </span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 3703</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4                     DMA_IFCR_CTCIF4_Msk                </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos                 (14U)                              </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 3705</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)      </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 3706</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4                     DMA_IFCR_CHTIF4_Msk                </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos                 (15U)                              </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 3708</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)      </span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 3709</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4                     DMA_IFCR_CTEIF4_Msk                </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 3711</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)       </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 3712</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5                      DMA_IFCR_CGIF5_Msk                 </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos                 (17U)                              </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 3714</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)      </span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 3715</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5                     DMA_IFCR_CTCIF5_Msk                </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos                 (18U)                              </span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 3717</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)      </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 3718</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5                     DMA_IFCR_CHTIF5_Msk                </span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos                 (19U)                              </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 3720</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)      </span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3721</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5                     DMA_IFCR_CTEIF5_Msk                </span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos                  (20U)                              </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 3723</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)       </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3724</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6                      DMA_IFCR_CGIF6_Msk                 </span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos                 (21U)                              </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 3726</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)      </span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3727</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6                     DMA_IFCR_CTCIF6_Msk                </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos                 (22U)                              </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 3729</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)      </span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3730</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6                     DMA_IFCR_CHTIF6_Msk                </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos                 (23U)                              </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 3732</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)      </span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3733</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6                     DMA_IFCR_CTEIF6_Msk                </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos                  (24U)                              </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 3735</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)       </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 3736</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7                      DMA_IFCR_CGIF7_Msk                 </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos                 (25U)                              </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 3738</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)      </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 3739</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7                     DMA_IFCR_CTCIF7_Msk                </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos                 (26U)                              </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 3741</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)      </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 3742</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7                     DMA_IFCR_CHTIF7_Msk                </span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos                 (27U)                              </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 3744</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)      </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 3745</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7                     DMA_IFCR_CTEIF7_Msk                </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR register   *******************/</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 3749</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk                      (0x1UL &lt;&lt; DMA_CCR_EN_Pos)           </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 3750</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN                          DMA_CCR_EN_Msk                     </span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 3752</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)         </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 3753</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE                        DMA_CCR_TCIE_Msk                   </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 3755</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)         </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 3756</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE                        DMA_CCR_HTIE_Msk                   </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 3758</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)         </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 3759</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE                        DMA_CCR_TEIE_Msk                   </span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 3761</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk                     (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)          </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 3762</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR                         DMA_CCR_DIR_Msk                    </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 3764</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk                    (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)         </span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 3765</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC                        DMA_CCR_CIRC_Msk                   </span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos                    (6U)                               </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 3767</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk                    (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)         </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 3768</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC                        DMA_CCR_PINC_Msk                   </span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos                    (7U)                               </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 3770</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk                    (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)         </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 3771</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC                        DMA_CCR_MINC_Msk                   </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos                   (8U)                               </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 3774</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk                   (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 3775</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE                       DMA_CCR_PSIZE_Msk                  </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 3776</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0                     (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 3777</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1                     (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 3780</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk                   (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 3781</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE                       DMA_CCR_MSIZE_Msk                  </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 3782</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0                     (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 3783</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1                     (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos                      (12U)                              </span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 3786</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk                      (0x3UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 3787</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL                          DMA_CCR_PL_Msk                     </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 3788</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0                        (0x1UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 3789</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1                        (0x2UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos                 (14U)                              </span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 3792</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk                 (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)      </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 3793</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM                     DMA_CCR_MEM2MEM_Msk                </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR  register  ******************/</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 3797</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk                   (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)     </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 3798</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT                       DMA_CNDTR_NDT_Msk                  </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR  register  *******************/</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 3802</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk                     (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)   </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 3803</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA                         DMA_CPAR_PA_Msk                    </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR  register  *******************/</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 3807</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk                     (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)   </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 3808</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA                         DMA_CMAR_MA_Msk                    </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160; </div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F1 family)</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8"> 3819</a></span>&#160;<span class="preprocessor">#define ADC_MULTIMODE_SUPPORT                          </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3"> 3823</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Msk                      (0x1UL &lt;&lt; ADC_SR_AWD_Pos)           </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 3824</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD                          ADC_SR_AWD_Msk                     </span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define ADC_SR_EOS_Pos                      (1U)                               </span></div>
<div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa83983f594f483307900f86f7f7090bc"> 3826</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOS_Msk                      (0x1UL &lt;&lt; ADC_SR_EOS_Pos)           </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9fee0a4023d7ae180a3ff20e4598e4"> 3827</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOS                          ADC_SR_EOS_Msk                     </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca"> 3829</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Msk                     (0x1UL &lt;&lt; ADC_SR_JEOS_Pos)          </span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed"> 3830</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS                         ADC_SR_JEOS_Msk                    </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750"> 3832</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Msk                    (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)         </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 3833</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT                        ADC_SR_JSTRT_Msk                   </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48"> 3835</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Msk                     (0x1UL &lt;&lt; ADC_SR_STRT_Pos)          </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 3836</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT                         ADC_SR_STRT_Msk                    </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          (ADC_SR_EOS)</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         (ADC_SR_JEOS)</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160; </div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276"> 3844</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Msk                   (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 3845</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH                       ADC_CR1_AWDCH_Msk                  </span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 3846</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_0                     (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 3847</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_1                     (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 3848</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_2                     (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 3849</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_3                     (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 3850</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_4                     (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8400c871d28240705ab3c5411e0ecd"> 3853</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE_Msk                   (0x1UL &lt;&lt; ADC_CR1_EOSIE_Pos)        </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1494e4756b880e596444163ae00933"> 3854</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE                       ADC_CR1_EOSIE_Msk                  </span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6"> 3856</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Msk                   (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)        </span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 3857</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE                       ADC_CR1_AWDIE_Msk                  </span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Pos                  (7U)                               </span></div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92"> 3859</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Msk                  (0x1UL &lt;&lt; ADC_CR1_JEOSIE_Pos)       </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a"> 3860</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE                      ADC_CR1_JEOSIE_Msk                 </span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d"> 3862</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Msk                    (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)         </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 3863</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN                        ADC_CR1_SCAN_Msk                   </span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Pos                  (9U)                               </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648"> 3865</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Msk                  (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)       </span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 3866</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL                      ADC_CR1_AWDSGL_Msk                 </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf"> 3868</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Msk                   (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)        </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 3869</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO                       ADC_CR1_JAUTO_Msk                  </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Pos                  (11U)                              </span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5"> 3871</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Msk                  (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)       </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 3872</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN                      ADC_CR1_DISCEN_Msk                 </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf"> 3874</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Msk                 (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)      </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 3875</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN                     ADC_CR1_JDISCEN_Msk                </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Pos                 (13U)                              </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9"> 3878</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Msk                 (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 3879</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM                     ADC_CR1_DISCNUM_Msk                </span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 3880</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_0                   (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 3881</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_1                   (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 3882</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_2                   (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_Pos                 (16U)                              </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430b2640190dd08f41dc4319722c341c"> 3885</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_Msk                 (0xFUL &lt;&lt; ADC_CR1_DUALMOD_Pos)      </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843"> 3886</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD                     ADC_CR1_DUALMOD_Msk                </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26"> 3887</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_0                   (0x1UL &lt;&lt; ADC_CR1_DUALMOD_Pos)      </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367"> 3888</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_1                   (0x2UL &lt;&lt; ADC_CR1_DUALMOD_Pos)      </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35"> 3889</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_2                   (0x4UL &lt;&lt; ADC_CR1_DUALMOD_Pos)      </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d"> 3890</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DUALMOD_3                   (0x8UL &lt;&lt; ADC_CR1_DUALMOD_Pos)      </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Pos                  (22U)                              </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb"> 3893</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Msk                  (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)       </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 3894</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN                      ADC_CR1_JAWDEN_Msk                 </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Pos                   (23U)                              </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16"> 3896</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Msk                   (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)        </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 3897</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN                       ADC_CR1_AWDEN_Msk                  </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       (ADC_CR1_EOSIE)</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      (ADC_CR1_JEOSIE)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160; </div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091"> 3905</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Msk                    (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)         </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 3906</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON                        ADC_CR2_ADON_Msk                   </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914"> 3908</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Msk                    (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)         </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 3909</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT                        ADC_CR2_CONT_Msk                   </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define ADC_CR2_CAL_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565a8e7b7dc3f8e3d8af82279d0c6694"> 3911</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CAL_Msk                     (0x1UL &lt;&lt; ADC_CR2_CAL_Pos)          </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1"> 3912</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CAL                         ADC_CR2_CAL_Msk                    </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL_Pos                  (3U)                               </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489d61acf9279943e431c2ac2a5a08cb"> 3914</a></span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL_Msk                  (0x1UL &lt;&lt; ADC_CR2_RSTCAL_Pos)       </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea"> 3915</a></span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL                      ADC_CR2_RSTCAL_Msk                 </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Pos                     (8U)                               </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342"> 3917</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Msk                     (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)          </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 3918</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA                         ADC_CR2_DMA_Msk                    </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc"> 3920</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Msk                   (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)        </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 3921</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN                       ADC_CR2_ALIGN_Msk                  </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d"> 3924</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk                 (0x7UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 3925</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL                     ADC_CR2_JEXTSEL_Msk                </span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 3926</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_0                   (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 3927</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_1                   (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 3928</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_2                   (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG_Pos                (15U)                              </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f922c57e54862b21d797e26c2f6f69"> 3931</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG_Msk                (0x1UL &lt;&lt; ADC_CR2_JEXTTRIG_Pos)     </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3"> 3932</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG                    ADC_CR2_JEXTTRIG_Msk               </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408"> 3935</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Msk                  (0x7UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 3936</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL                      ADC_CR2_EXTSEL_Msk                 </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 3937</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_0                    (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 3938</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_1                    (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 3939</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_2                    (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG_Pos                 (20U)                              </span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4cc2b1ad6b745305898bcc7148a5ce5"> 3942</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG_Msk                 (0x1UL &lt;&lt; ADC_CR2_EXTTRIG_Pos)      </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c"> 3943</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG                     ADC_CR2_EXTTRIG_Msk                </span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Pos                (21U)                              </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4"> 3945</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Msk                (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)     </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 3946</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART                    ADC_CR2_JSWSTART_Msk               </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Pos                 (22U)                              </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e"> 3948</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Msk                 (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)      </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 3949</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART                     ADC_CR2_SWSTART_Msk                </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE_Pos                 (23U)                              </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb06a01ac943519a8eb1ef26f8a28713"> 3951</a></span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE_Msk                 (0x1UL &lt;&lt; ADC_CR2_TSVREFE_Pos)      </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308"> 3952</a></span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE                     ADC_CR2_TSVREFE_Msk                </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Pos                 (0U)                               </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0"> 3956</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 3957</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10                     ADC_SMPR1_SMP10_Msk                </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 3958</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 3959</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 3960</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Pos                 (3U)                               </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85"> 3963</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 3964</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11                     ADC_SMPR1_SMP11_Msk                </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 3965</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 3966</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 3967</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Pos                 (6U)                               </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b"> 3970</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 3971</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12                     ADC_SMPR1_SMP12_Msk                </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 3972</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 3973</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 3974</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Pos                 (9U)                               </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd"> 3977</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 3978</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13                     ADC_SMPR1_SMP13_Msk                </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 3979</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 3980</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 3981</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832"> 3984</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 3985</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14                     ADC_SMPR1_SMP14_Msk                </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 3986</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 3987</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 3988</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Pos                 (15U)                              </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495"> 3991</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 3992</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15                     ADC_SMPR1_SMP15_Msk                </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 3993</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 3994</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 3995</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Pos                 (18U)                              </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb"> 3998</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 3999</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16                     ADC_SMPR1_SMP16_Msk                </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 4000</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 4001</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 4002</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Pos                 (21U)                              </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10"> 4005</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 4006</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17                     ADC_SMPR1_SMP17_Msk                </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 4007</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 4008</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 4009</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447"> 4013</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 4014</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0                      ADC_SMPR2_SMP0_Msk                 </span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 4015</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 4016</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 4017</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Pos                  (3U)                               </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7"> 4020</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 4021</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1                      ADC_SMPR2_SMP1_Msk                 </span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 4022</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 4023</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 4024</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Pos                  (6U)                               </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf"> 4027</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 4028</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2                      ADC_SMPR2_SMP2_Msk                 </span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 4029</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 4030</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 4031</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Pos                  (9U)                               </span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a"> 4034</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 4035</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3                      ADC_SMPR2_SMP3_Msk                 </span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 4036</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 4037</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 4038</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233"> 4041</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 4042</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4                      ADC_SMPR2_SMP4_Msk                 </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 4043</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 4044</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 4045</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Pos                  (15U)                              </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8"> 4048</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 4049</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5                      ADC_SMPR2_SMP5_Msk                 </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 4050</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 4051</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 4052</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Pos                  (18U)                              </span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c"> 4055</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 4056</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6                      ADC_SMPR2_SMP6_Msk                 </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 4057</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 4058</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 4059</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Pos                  (21U)                              </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55"> 4062</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 4063</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7                      ADC_SMPR2_SMP7_Msk                 </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 4064</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 4065</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 4066</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Pos                  (24U)                              </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f"> 4069</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 4070</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8                      ADC_SMPR2_SMP8_Msk                 </span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 4071</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 4072</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 4073</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Pos                  (27U)                              </span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf"> 4076</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 4077</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9                      ADC_SMPR2_SMP9_Msk                 </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 4078</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 4079</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 4080</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos              (0U)                               </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 4084</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk              (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos) </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 4085</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1                  ADC_JOFR1_JOFFSET1_Msk             </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos              (0U)                               </span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 4089</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk              (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos) </span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 4090</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2                  ADC_JOFR2_JOFFSET2_Msk             </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos              (0U)                               </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 4094</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk              (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos) </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 4095</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3                  ADC_JOFR3_JOFFSET3_Msk             </span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos              (0U)                               </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 4099</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk              (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos) </span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 4100</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4                  ADC_JOFR4_JOFFSET4_Msk             </span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 4104</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Msk                      (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)         </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 4105</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT                          ADC_HTR_HT_Msk                     </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 4109</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Msk                      (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)         </span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 4110</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT                          ADC_LTR_LT_Msk                     </span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 4114</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 4115</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13                       ADC_SQR1_SQ13_Msk                  </span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 4116</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 4117</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 4118</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 4119</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 4120</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Pos                   (5U)                               </span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 4123</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 4124</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14                       ADC_SQR1_SQ14_Msk                  </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 4125</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 4126</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 4127</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 4128</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 4129</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Pos                   (10U)                              </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 4132</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 4133</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15                       ADC_SQR1_SQ15_Msk                  </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 4134</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 4135</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 4136</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 4137</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 4138</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Pos                   (15U)                              </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 4141</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 4142</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16                       ADC_SQR1_SQ16_Msk                  </span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 4143</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 4144</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 4145</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 4146</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 4147</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos                      (20U)                              </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 4150</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk                      (0xFUL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 4151</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                          ADC_SQR1_L_Msk                     </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 4152</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0                        (0x1UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 4153</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1                        (0x2UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 4154</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2                        (0x4UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 4155</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3                        (0x8UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 4159</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 4160</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7                        ADC_SQR2_SQ7_Msk                   </span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 4161</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 4162</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 4163</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 4164</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 4165</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 4168</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 4169</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8                        ADC_SQR2_SQ8_Msk                   </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 4170</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 4171</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 4172</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 4173</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 4174</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 4177</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 4178</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9                        ADC_SQR2_SQ9_Msk                   </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 4179</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 4180</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 4181</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 4182</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 4183</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Pos                   (15U)                              </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 4186</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 4187</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10                       ADC_SQR2_SQ10_Msk                  </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 4188</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 4189</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 4190</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 4191</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 4192</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Pos                   (20U)                              </span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 4195</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 4196</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11                       ADC_SQR2_SQ11_Msk                  </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 4197</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 4198</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 4199</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 4200</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 4201</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Pos                   (25U)                              </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 4204</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 4205</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12                       ADC_SQR2_SQ12_Msk                  </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 4206</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 4207</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 4208</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 4209</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 4210</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 4214</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 4215</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1                        ADC_SQR3_SQ1_Msk                   </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 4216</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 4217</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 4218</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 4219</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 4220</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 4223</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 4224</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2                        ADC_SQR3_SQ2_Msk                   </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 4225</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 4226</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 4227</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 4228</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 4229</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 4232</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 4233</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3                        ADC_SQR3_SQ3_Msk                   </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 4234</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 4235</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 4236</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 4237</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 4238</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Pos                    (15U)                              </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 4241</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 4242</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4                        ADC_SQR3_SQ4_Msk                   </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 4243</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 4244</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 4245</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 4246</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 4247</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Pos                    (20U)                              </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 4250</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 4251</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5                        ADC_SQR3_SQ5_Msk                   </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 4252</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 4253</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 4254</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 4255</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 4256</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Pos                    (25U)                              </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 4259</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 4260</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6                        ADC_SQR3_SQ6_Msk                   </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 4261</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 4262</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 4263</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 4264</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 4265</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 4269</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 4270</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1                       ADC_JSQR_JSQ1_Msk                  </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 4271</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 4272</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 4273</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 4274</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 4275</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos                   (5U)                               </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 4278</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 4279</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2                       ADC_JSQR_JSQ2_Msk                  </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 4280</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 4281</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 4282</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 4283</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 4284</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos                   (10U)                              </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 4287</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 4288</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3                       ADC_JSQR_JSQ3_Msk                  </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 4289</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 4290</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 4291</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 4292</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 4293</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos                   (15U)                              </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 4296</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 4297</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4                       ADC_JSQR_JSQ4_Msk                  </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 4298</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 4299</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 4300</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 4301</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 4302</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos                     (20U)                              </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 4305</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk                     (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 4306</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL                         ADC_JSQR_JL_Msk                    </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 4307</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0                       (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 4308</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1                       (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 4312</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)    </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 4313</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA                      ADC_JDR1_JDATA_Msk                 </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 4317</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)    </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 4318</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA                      ADC_JDR2_JDATA_Msk                 </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 4322</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)    </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 4323</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA                      ADC_JDR3_JDATA_Msk                 </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 4327</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)    </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 4328</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA                      ADC_JDR4_JDATA_Msk                 </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 4332</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk                     (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)       </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 4333</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA                         ADC_DR_DATA_Msk                    </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Pos                 (16U)                              </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9"> 4335</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Msk                 (0xFFFFUL &lt;&lt; ADC_DR_ADC2DATA_Pos)   </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 4336</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA                     ADC_DR_ADC2DATA_Msk                </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160; </div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 4345</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk                      (0x1UL &lt;&lt; DAC_CR_EN1_Pos)           </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 4346</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                          DAC_CR_EN1_Msk                     </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 4348</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk                    (0x1UL &lt;&lt; DAC_CR_BOFF1_Pos)         </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 4349</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                        DAC_CR_BOFF1_Msk                   </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos                     (2U)                               </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 4351</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk                     (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)          </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 4352</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                         DAC_CR_TEN1_Msk                    </span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 4355</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk                    (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 4356</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                        DAC_CR_TSEL1_Msk                   </span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 4357</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0                      (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 4358</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1                      (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 4359</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2                      (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos                    (6U)                               </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 4362</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk                    (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 4363</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                        DAC_CR_WAVE1_Msk                   </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 4364</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0                      (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 4365</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1                      (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 4368</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk                    (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 4369</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                        DAC_CR_MAMP1_Msk                   </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 4370</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0                      (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 4371</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1                      (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 4372</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2                      (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 4373</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3                      (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 4376</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk                   (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)        </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 4377</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1                       DAC_CR_DMAEN1_Msk                  </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos                      (16U)                              </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 4379</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk                      (0x1UL &lt;&lt; DAC_CR_EN2_Pos)           </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 4380</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                          DAC_CR_EN2_Msk                     </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos                    (17U)                              </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 4382</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk                    (0x1UL &lt;&lt; DAC_CR_BOFF2_Pos)         </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 4383</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                        DAC_CR_BOFF2_Msk                   </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos                     (18U)                              </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 4385</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk                     (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)          </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 4386</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                         DAC_CR_TEN2_Msk                    </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos                    (19U)                              </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 4389</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk                    (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 4390</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                        DAC_CR_TSEL2_Msk                   </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 4391</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0                      (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 4392</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1                      (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 4393</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2                      (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos                    (22U)                              </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 4396</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk                    (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 4397</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                        DAC_CR_WAVE2_Msk                   </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 4398</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0                      (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 4399</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1                      (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos                    (24U)                              </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 4402</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk                    (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 4403</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                        DAC_CR_MAMP2_Msk                   </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 4404</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0                      (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 4405</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1                      (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 4406</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2                      (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 4407</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3                      (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos                   (28U)                              </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 4410</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk                   (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)        </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 4411</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2                       DAC_CR_DMAEN2_Msk                  </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos             (0U)                               </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 4416</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk             (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)  </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 4417</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1                 DAC_SWTRIGR_SWTRIG1_Msk            </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos             (1U)                               </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 4419</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk             (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)  </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 4420</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2                 DAC_SWTRIGR_SWTRIG2_Msk            </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 4424</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 4425</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR                DAC_DHR12R1_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 4429</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 4430</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR                DAC_DHR12L1_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 4434</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 4435</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR                 DAC_DHR8R1_DACC1DHR_Msk            </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 4439</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 4440</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR                DAC_DHR12R2_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 4444</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 4445</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR                DAC_DHR12L2_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 4449</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 4450</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR                 DAC_DHR8R2_DACC2DHR_Msk            </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 4454</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 4455</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR                DAC_DHR12RD_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos            (16U)                              </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 4457</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 4458</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR                DAC_DHR12RD_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 4462</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 4463</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR                DAC_DHR12LD_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos            (20U)                              </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 4465</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 4466</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR                DAC_DHR12LD_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 4470</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 4471</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR                 DAC_DHR8RD_DACC1DHR_Msk            </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos             (8U)                               </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 4473</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 4474</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR                 DAC_DHR8RD_DACC2DHR_Msk            </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos               (0U)                               </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 4478</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk               (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)  </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 4479</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR                   DAC_DOR1_DACC1DOR_Msk              </span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos               (0U)                               </span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 4483</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk               (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)  </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 4484</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR                   DAC_DOR2_DACC2DOR_Msk              </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 4495</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk                     (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)          </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 4496</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN                         TIM_CR1_CEN_Msk                    </span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 4498</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk                    (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)         </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 4499</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS                        TIM_CR1_UDIS_Msk                   </span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos                     (2U)                               </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 4501</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk                     (0x1UL &lt;&lt; TIM_CR1_URS_Pos)          </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 4502</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS                         TIM_CR1_URS_Msk                    </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos                     (3U)                               </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 4504</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk                     (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)          </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 4505</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM                         TIM_CR1_OPM_Msk                    </span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 4507</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk                     (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)          </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 4508</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR                         TIM_CR1_DIR_Msk                    </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos                     (5U)                               </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 4511</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk                     (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 4512</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS                         TIM_CR1_CMS_Msk                    </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 4513</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0                       (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 4514</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1                       (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 4517</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk                    (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)         </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 4518</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE                        TIM_CR1_ARPE_Msk                   </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos                     (8U)                               </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 4521</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk                     (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 4522</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD                         TIM_CR1_CKD_Msk                    </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 4523</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0                       (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 4524</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1                       (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 4528</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)         </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 4529</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC                        TIM_CR2_CCPC_Msk                   </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 4531</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)         </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 4532</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS                        TIM_CR2_CCUS_Msk                   </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 4534</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)         </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 4535</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS                        TIM_CR2_CCDS_Msk                   </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 4538</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk                     (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 4539</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS                         TIM_CR2_MMS_Msk                    </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 4540</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0                       (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 4541</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1                       (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 4542</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2                       (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 4545</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk                    (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)         </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 4546</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S                        TIM_CR2_TI1S_Msk                   </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 4548</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)         </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 4549</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1                        TIM_CR2_OIS1_Msk                   </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos                   (9U)                               </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 4551</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)        </span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 4552</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N                       TIM_CR2_OIS1N_Msk                  </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 4554</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)         </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 4555</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2                        TIM_CR2_OIS2_Msk                   </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos                   (11U)                              </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 4557</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)        </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 4558</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N                       TIM_CR2_OIS2N_Msk                  </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 4560</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)         </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 4561</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3                        TIM_CR2_OIS3_Msk                   </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos                   (13U)                              </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 4563</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)        </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 4564</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N                       TIM_CR2_OIS3N_Msk                  </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 4566</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)         </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 4567</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4                        TIM_CR2_OIS4_Msk                   </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 4571</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk                    (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 4572</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS                        TIM_SMCR_SMS_Msk                   </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 4573</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0                      (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 4574</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1                      (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 4575</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2                      (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 4578</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk                     (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 4579</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS                         TIM_SMCR_TS_Msk                    </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 4580</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0                       (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 4581</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1                       (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 4582</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2                       (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 4585</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk                    (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)         </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 4586</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM                        TIM_SMCR_MSM_Msk                   </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 4589</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk                    (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 4590</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF                        TIM_SMCR_ETF_Msk                   </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 4591</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0                      (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 4592</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1                      (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 4593</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2                      (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 4594</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3                      (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 4597</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk                   (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 4598</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS                       TIM_SMCR_ETPS_Msk                  </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 4599</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0                     (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 4600</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1                     (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 4603</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk                    (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)         </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 4604</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE                        TIM_SMCR_ECE_Msk                   </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos                    (15U)                              </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 4606</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk                    (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)         </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 4607</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP                        TIM_SMCR_ETP_Msk                   </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 4611</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)         </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 4612</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE                        TIM_DIER_UIE_Msk                   </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos                  (1U)                               </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 4614</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)       </span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 4615</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE                      TIM_DIER_CC1IE_Msk                 </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos                  (2U)                               </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 4617</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)       </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 4618</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE                      TIM_DIER_CC2IE_Msk                 </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos                  (3U)                               </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 4620</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)       </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 4621</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE                      TIM_DIER_CC3IE_Msk                 </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 4623</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)       </span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 4624</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE                      TIM_DIER_CC4IE_Msk                 </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos                  (5U)                               </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 4626</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk                  (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)       </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 4627</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE                      TIM_DIER_COMIE_Msk                 </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos                    (6U)                               </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 4629</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)         </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 4630</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE                        TIM_DIER_TIE_Msk                   </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 4632</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)         </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 4633</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE                        TIM_DIER_BIE_Msk                   </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 4635</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk                    (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)         </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 4636</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE                        TIM_DIER_UDE_Msk                   </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos                  (9U)                               </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 4638</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)       </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 4639</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE                      TIM_DIER_CC1DE_Msk                 </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 4641</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)       </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 4642</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE                      TIM_DIER_CC2DE_Msk                 </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos                  (11U)                              </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 4644</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)       </span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 4645</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE                      TIM_DIER_CC3DE_Msk                 </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 4647</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)       </span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 4648</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE                      TIM_DIER_CC4DE_Msk                 </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos                  (13U)                              </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 4650</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk                  (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)       </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 4651</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE                      TIM_DIER_COMDE_Msk                 </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 4653</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk                    (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)         </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 4654</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE                        TIM_DIER_TDE_Msk                   </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 4658</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk                      (0x1UL &lt;&lt; TIM_SR_UIF_Pos)           </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 4659</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                          TIM_SR_UIF_Msk                     </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 4661</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)         </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 4662</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF                        TIM_SR_CC1IF_Msk                   </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 4664</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)         </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 4665</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF                        TIM_SR_CC2IF_Msk                   </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 4667</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)         </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 4668</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF                        TIM_SR_CC3IF_Msk                   </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos                    (4U)                               </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 4670</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)         </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 4671</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF                        TIM_SR_CC4IF_Msk                   </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 4673</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk                    (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)         </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 4674</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF                        TIM_SR_COMIF_Msk                   </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos                      (6U)                               </span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 4676</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk                      (0x1UL &lt;&lt; TIM_SR_TIF_Pos)           </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 4677</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                          TIM_SR_TIF_Msk                     </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos                      (7U)                               </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 4679</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk                      (0x1UL &lt;&lt; TIM_SR_BIF_Pos)           </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 4680</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF                          TIM_SR_BIF_Msk                     </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos                    (9U)                               </span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 4682</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)         </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 4683</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF                        TIM_SR_CC1OF_Msk                   </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 4685</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)         </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 4686</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF                        TIM_SR_CC2OF_Msk                   </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos                    (11U)                              </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 4688</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)         </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 4689</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF                        TIM_SR_CC3OF_Msk                   </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 4691</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)         </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 4692</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF                        TIM_SR_CC4OF_Msk                   </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 4696</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk                      (0x1UL &lt;&lt; TIM_EGR_UG_Pos)           </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 4697</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                          TIM_EGR_UG_Msk                     </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 4699</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)         </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 4700</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G                        TIM_EGR_CC1G_Msk                   </span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 4702</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)         </span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 4703</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G                        TIM_EGR_CC2G_Msk                   </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 4705</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)         </span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 4706</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G                        TIM_EGR_CC3G_Msk                   </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos                    (4U)                               </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 4708</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)         </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 4709</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G                        TIM_EGR_CC4G_Msk                   </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 4711</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk                    (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)         </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 4712</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG                        TIM_EGR_COMG_Msk                   </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos                      (6U)                               </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 4714</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk                      (0x1UL &lt;&lt; TIM_EGR_TG_Pos)           </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 4715</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                          TIM_EGR_TG_Msk                     </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos                      (7U)                               </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 4717</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk                      (0x1UL &lt;&lt; TIM_EGR_BG_Pos)           </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 4718</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG                          TIM_EGR_BG_Msk                     </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 4722</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk                  (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 4723</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S                      TIM_CCMR1_CC1S_Msk                 </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 4724</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0                    (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 4725</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1                    (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos                 (2U)                               </span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 4728</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)      </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 4729</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE                     TIM_CCMR1_OC1FE_Msk                </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 4731</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)      </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 4732</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE                     TIM_CCMR1_OC1PE_Msk                </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 4735</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk                  (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 4736</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M                      TIM_CCMR1_OC1M_Msk                 </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 4737</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0                    (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 4738</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1                    (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 4739</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2                    (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 4742</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)      </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 4743</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE                     TIM_CCMR1_OC1CE_Msk                </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos                  (8U)                               </span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 4746</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk                  (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 4747</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S                      TIM_CCMR1_CC2S_Msk                 </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 4748</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0                    (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 4749</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1                    (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 4752</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)      </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 4753</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE                     TIM_CCMR1_OC2FE_Msk                </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos                 (11U)                              </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 4755</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)      </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 4756</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE                     TIM_CCMR1_OC2PE_Msk                </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 4759</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk                  (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 4760</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M                      TIM_CCMR1_OC2M_Msk                 </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 4761</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0                    (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 4762</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1                    (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 4763</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2                    (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos                 (15U)                              </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 4766</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)      </span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 4767</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE                     TIM_CCMR1_OC2CE_Msk                </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160; </div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos                (2U)                               </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 4772</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 4773</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC                    TIM_CCMR1_IC1PSC_Msk               </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 4774</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0                  (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 4775</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1                  (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 4778</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk                  (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 4779</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F                      TIM_CCMR1_IC1F_Msk                 </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 4780</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0                    (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 4781</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1                    (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 4782</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2                    (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 4783</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3                    (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos                (10U)                              </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 4786</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 4787</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC                    TIM_CCMR1_IC2PSC_Msk               </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 4788</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0                  (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 4789</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1                  (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 4792</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk                  (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 4793</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F                      TIM_CCMR1_IC2F_Msk                 </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 4794</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0                    (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 4795</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1                    (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 4796</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2                    (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 4797</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3                    (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 4801</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk                  (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 4802</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S                      TIM_CCMR2_CC3S_Msk                 </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 4803</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0                    (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 4804</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1                    (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos                 (2U)                               </span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 4807</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)      </span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 4808</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE                     TIM_CCMR2_OC3FE_Msk                </span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 4810</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)      </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 4811</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE                     TIM_CCMR2_OC3PE_Msk                </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 4814</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk                  (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 4815</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M                      TIM_CCMR2_OC3M_Msk                 </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 4816</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0                    (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 4817</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1                    (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 4818</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2                    (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 4821</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)      </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 4822</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE                     TIM_CCMR2_OC3CE_Msk                </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos                  (8U)                               </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 4825</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk                  (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 4826</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S                      TIM_CCMR2_CC4S_Msk                 </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 4827</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0                    (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 4828</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1                    (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 4831</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)      </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 4832</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE                     TIM_CCMR2_OC4FE_Msk                </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos                 (11U)                              </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 4834</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)      </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 4835</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE                     TIM_CCMR2_OC4PE_Msk                </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 4838</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk                  (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 4839</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M                      TIM_CCMR2_OC4M_Msk                 </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 4840</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0                    (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 4841</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1                    (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 4842</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2                    (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos                 (15U)                              </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 4845</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)      </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 4846</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE                     TIM_CCMR2_OC4CE_Msk                </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160; </div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos                (2U)                               </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 4851</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 4852</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC                    TIM_CCMR2_IC3PSC_Msk               </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 4853</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0                  (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 4854</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1                  (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 4857</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk                  (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 4858</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F                      TIM_CCMR2_IC3F_Msk                 </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 4859</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0                    (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 4860</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1                    (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 4861</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2                    (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 4862</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3                    (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos                (10U)                              </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 4865</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 4866</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC                    TIM_CCMR2_IC4PSC_Msk               </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 4867</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0                  (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 4868</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1                  (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 4871</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk                  (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 4872</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F                      TIM_CCMR2_IC4F_Msk                 </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 4873</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0                    (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 4874</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1                    (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 4875</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2                    (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 4876</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3                    (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 4880</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)        </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 4881</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E                       TIM_CCER_CC1E_Msk                  </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos                   (1U)                               </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 4883</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)        </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 4884</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P                       TIM_CCER_CC1P_Msk                  </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos                  (2U)                               </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 4886</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)       </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 4887</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE                      TIM_CCER_CC1NE_Msk                 </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos                  (3U)                               </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 4889</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)       </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 4890</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP                      TIM_CCER_CC1NP_Msk                 </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos                   (4U)                               </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 4892</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)        </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 4893</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E                       TIM_CCER_CC2E_Msk                  </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos                   (5U)                               </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 4895</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)        </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 4896</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P                       TIM_CCER_CC2P_Msk                  </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 4898</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)       </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 4899</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE                      TIM_CCER_CC2NE_Msk                 </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos                  (7U)                               </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 4901</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)       </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 4902</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP                      TIM_CCER_CC2NP_Msk                 </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos                   (8U)                               </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 4904</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)        </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 4905</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E                       TIM_CCER_CC3E_Msk                  </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos                   (9U)                               </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 4907</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)        </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 4908</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P                       TIM_CCER_CC3P_Msk                  </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 4910</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)       </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 4911</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE                      TIM_CCER_CC3NE_Msk                 </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos                  (11U)                              </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 4913</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)       </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 4914</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP                      TIM_CCER_CC3NP_Msk                 </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 4916</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)        </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 4917</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E                       TIM_CCER_CC4E_Msk                  </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos                   (13U)                              </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 4919</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)        </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 4920</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P                       TIM_CCER_CC4P_Msk                  </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 4924</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk                     (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)   </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 4925</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT                         TIM_CNT_CNT_Msk                    </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 4929</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk                     (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)       </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 4930</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC                         TIM_PSC_PSC_Msk                    </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 4934</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk                     (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)   </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 4935</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR                         TIM_ARR_ARR_Msk                    </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 4939</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk                     (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)         </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 4940</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP                         TIM_RCR_REP_Msk                    </span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 4944</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)     </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 4945</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1                       TIM_CCR1_CCR1_Msk                  </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 4949</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)     </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 4950</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2                       TIM_CCR2_CCR2_Msk                  </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 4954</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)     </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 4955</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3                       TIM_CCR3_CCR3_Msk                  </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 4959</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)     </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 4960</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4                       TIM_CCR4_CCR4_Msk                  </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 4964</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk                    (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 4965</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG                        TIM_BDTR_DTG_Msk                   </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 4966</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0                      (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 4967</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1                      (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 4968</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2                      (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 4969</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3                      (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 4970</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4                      (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 4971</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5                      (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 4972</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6                      (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 4973</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7                      (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos                   (8U)                               </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 4976</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk                   (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 4977</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK                       TIM_BDTR_LOCK_Msk                  </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 4978</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0                     (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 4979</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1                     (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos                   (10U)                              </span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 4982</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk                   (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)        </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 4983</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI                       TIM_BDTR_OSSI_Msk                  </span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos                   (11U)                              </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 4985</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk                   (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)        </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 4986</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR                       TIM_BDTR_OSSR_Msk                  </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 4988</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)         </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 4989</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE                        TIM_BDTR_BKE_Msk                   </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos                    (13U)                              </span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 4991</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk                    (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)         </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 4992</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP                        TIM_BDTR_BKP_Msk                   </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 4994</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)         </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 4995</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE                        TIM_BDTR_AOE_Msk                   </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos                    (15U)                              </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 4997</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)         </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 4998</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE                        TIM_BDTR_MOE_Msk                   </span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 5002</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk                     (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 5003</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA                         TIM_DCR_DBA_Msk                    </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 5004</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0                       (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 5005</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1                       (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 5006</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2                       (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 5007</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3                       (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 5008</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4                       (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos                     (8U)                               </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 5011</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk                     (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 5012</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL                         TIM_DCR_DBL_Msk                    </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 5013</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0                       (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 5014</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1                       (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 5015</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2                       (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 5016</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3                       (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 5017</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4                       (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 5021</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk                   (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)     </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 5022</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB                       TIM_DMAR_DMAB_Msk                  </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">/*                             Real-Time Clock                                */</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160; </div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28751e702925b8e8ccd4f6bf3d2e166"> 5032</a></span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE_Msk                   (0x1UL &lt;&lt; RTC_CRH_SECIE_Pos)        </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85"> 5033</a></span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE                       RTC_CRH_SECIE_Msk                  </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE_Pos                   (1U)                               </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bcc003b59ad4107da988259843b6857"> 5035</a></span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE_Msk                   (0x1UL &lt;&lt; RTC_CRH_ALRIE_Pos)        </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9"> 5036</a></span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE                       RTC_CRH_ALRIE_Msk                  </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8fd3b77de4e1639b8399e6720f4372"> 5038</a></span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE_Msk                    (0x1UL &lt;&lt; RTC_CRH_OWIE_Pos)         </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706"> 5039</a></span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE                        RTC_CRH_OWIE_Msk                   </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define RTC_CRL_SECF_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e2ee5e53415603fd3655467f8d55f4"> 5043</a></span>&#160;<span class="preprocessor">#define RTC_CRL_SECF_Msk                    (0x1UL &lt;&lt; RTC_CRL_SECF_Pos)         </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8"> 5044</a></span>&#160;<span class="preprocessor">#define RTC_CRL_SECF                        RTC_CRL_SECF_Msk                   </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeadcf5503119d74291c6b3846116b0be"> 5046</a></span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF_Msk                    (0x1UL &lt;&lt; RTC_CRL_ALRF_Pos)         </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563"> 5047</a></span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF                        RTC_CRL_ALRF_Msk                   </span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define RTC_CRL_OWF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73056d0f8d14bc026015d8558f78d9b8"> 5049</a></span>&#160;<span class="preprocessor">#define RTC_CRL_OWF_Msk                     (0x1UL &lt;&lt; RTC_CRL_OWF_Pos)          </span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299"> 5050</a></span>&#160;<span class="preprocessor">#define RTC_CRL_OWF                         RTC_CRL_OWF_Msk                    </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define RTC_CRL_RSF_Pos                     (3U)                               </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eac8ac9e667edc15f7ac88332fecadc"> 5052</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RSF_Msk                     (0x1UL &lt;&lt; RTC_CRL_RSF_Pos)          </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d"> 5053</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RSF                         RTC_CRL_RSF_Msk                    </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define RTC_CRL_CNF_Pos                     (4U)                               </span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5aafc46b95045c2b8029c61377a35"> 5055</a></span>&#160;<span class="preprocessor">#define RTC_CRL_CNF_Msk                     (0x1UL &lt;&lt; RTC_CRL_CNF_Pos)          </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820"> 5056</a></span>&#160;<span class="preprocessor">#define RTC_CRL_CNF                         RTC_CRL_CNF_Msk                    </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceea4e8f90a361b541f820795cdd1a4"> 5058</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF_Msk                   (0x1UL &lt;&lt; RTC_CRL_RTOFF_Pos)        </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8"> 5059</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF                       RTC_CRL_RTOFF_Msk                  </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217278056613ef09609b3068cbe8c75c"> 5063</a></span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL_Msk                    (0xFUL &lt;&lt; RTC_PRLH_PRL_Pos)         </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0"> 5064</a></span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL                        RTC_PRLH_PRL_Msk                   </span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c1e694ac730f48584e62b12fcf8b83"> 5068</a></span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL_Msk                    (0xFFFFUL &lt;&lt; RTC_PRLL_PRL_Pos)      </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c"> 5069</a></span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL                        RTC_PRLL_PRL_Msk                   </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf261fd554a09c56da99a268974fc4699"> 5073</a></span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV_Msk                (0xFUL &lt;&lt; RTC_DIVH_RTC_DIV_Pos)     </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670"> 5074</a></span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV                    RTC_DIVH_RTC_DIV_Msk               </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8256780dab5675e402dcddd9f9964e47"> 5078</a></span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV_Msk                (0xFFFFUL &lt;&lt; RTC_DIVL_RTC_DIV_Pos)  </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd"> 5079</a></span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV                    RTC_DIVL_RTC_DIV_Msk               </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT_Pos                (0U)                               </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82f559aef7f95bffdfc109e2a24b7f3"> 5083</a></span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT_Msk                (0xFFFFUL &lt;&lt; RTC_CNTH_RTC_CNT_Pos)  </span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9"> 5084</a></span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT                    RTC_CNTH_RTC_CNT_Msk               </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT_Pos                (0U)                               </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7411f46055acffb5d1be7657e659b2d3"> 5088</a></span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT_Msk                (0xFFFFUL &lt;&lt; RTC_CNTL_RTC_CNT_Pos)  </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e"> 5089</a></span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT                    RTC_CNTL_RTC_CNT_Msk               </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR_Pos                (0U)                               </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga098eff3647ed181c7e791d634b361e5d"> 5093</a></span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR_Msk                (0xFFFFUL &lt;&lt; RTC_ALRH_RTC_ALR_Pos)  </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5"> 5094</a></span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR                    RTC_ALRH_RTC_ALR_Msk               </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR_Pos                (0U)                               </span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a6592e40389e9d81a122b153751e4c"> 5098</a></span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR_Msk                (0xFFFFUL &lt;&lt; RTC_ALRL_RTC_ALR_Pos)  </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22"> 5099</a></span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR                    RTC_ALRL_RTC_ALR_Msk               </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160; </div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 5109</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk                     (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)       </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 5110</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY                         IWDG_KR_KEY_Msk                    </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 5114</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk                      (0x7UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 5115</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR                          IWDG_PR_PR_Msk                     </span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 5116</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0                        (0x1UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 5117</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1                        (0x2UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 5118</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2                        (0x4UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 5122</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk                     (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)        </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 5123</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL                         IWDG_RLR_RL_Msk                    </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 5127</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk                     (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)          </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 5128</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU                         IWDG_SR_PVU_Msk                    </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos                     (1U)                               </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 5130</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk                     (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)          </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 5131</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU                         IWDG_SR_RVU_Msk                    </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160; </div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos                       (0U)                               </span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 5141</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk                       (0x7FUL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 5142</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T                           WWDG_CR_T_Msk                      </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 5143</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0                         (0x01UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 5144</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1                         (0x02UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 5145</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2                         (0x04UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 5146</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3                         (0x08UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 5147</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4                         (0x10UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 5148</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5                         (0x20UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 5149</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6                         (0x40UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160; </div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos                    (7U)                               </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 5161</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk                    (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)         </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 5162</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA                        WWDG_CR_WDGA_Msk                   </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 5166</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk                      (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 5167</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W                          WWDG_CFR_W_Msk                     </span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 5168</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0                        (0x01UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 5169</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1                        (0x02UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 5170</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2                        (0x04UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 5171</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3                        (0x08UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 5172</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4                        (0x10UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 5173</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5                        (0x20UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 5174</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6                        (0x40UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160; </div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos                  (7U)                               </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 5186</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk                  (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 5187</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB                      WWDG_CFR_WDGTB_Msk                 </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 5188</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0                    (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 5189</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1                    (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160; </div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos                    (9U)                               </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 5196</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk                    (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)         </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 5197</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI                        WWDG_CFR_EWI_Msk                   </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 5201</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk                    (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)         </span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 5202</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF                        WWDG_SR_EWIF_Msk                   </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160; </div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCRx (x=1..4) register  **********/</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c4aca7b83afeb438f0ab73aefacee6"> 5212</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN_Msk                 (0x1UL &lt;&lt; FSMC_BCRx_MBKEN_Pos)      </span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2be1d5550329594d766a080a8558bb"> 5213</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN                     FSMC_BCRx_MBKEN_Msk                </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN_Pos                 (1U)                               </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede07e2f1fab450b6bf7b17169c1672b"> 5215</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN_Msk                 (0x1UL &lt;&lt; FSMC_BCRx_MUXEN_Pos)      </span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c5dca84e3bc93cebe0622dd39ac301"> 5216</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN                     FSMC_BCRx_MUXEN_Msk                </span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_Pos                  (2U)                               </span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d73c1865d60c2be9e2fd552eeab636"> 5219</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_Msk                  (0x3UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4168ea5a2951a677a8226e1e486e90ef"> 5220</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP                      FSMC_BCRx_MTYP_Msk                 </span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec78fa17ac27e6b491a701e5e692aa9c"> 5221</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_0                    (0x1UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddf39ce43d5b48a04c3d4f2f2ab673f"> 5222</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_1                    (0x2UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_Pos                  (4U)                               </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b6e3648326eb7b6186f5f93215150c5"> 5225</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_Msk                  (0x3UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea76c1451c2ab2fa64663bd2908a9f40"> 5226</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID                      FSMC_BCRx_MWID_Msk                 </span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71525e77cbf044bcb7ce5284487051c0"> 5227</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_0                    (0x1UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9357d116b836c51bdbf6a5edc91a029"> 5228</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_1                    (0x2UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN_Pos                (6U)                               </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca5c68197ad7a8364d7f8ce8778a1b8"> 5231</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN_Msk                (0x1UL &lt;&lt; FSMC_BCRx_FACCEN_Pos)     </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ee7c8311dcf9a183bd4294963b5935"> 5232</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN                    FSMC_BCRx_FACCEN_Msk               </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN_Pos               (8U)                               </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bfb7cce66cb56e926f1f11a2b55572"> 5234</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN_Msk               (0x1UL &lt;&lt; FSMC_BCRx_BURSTEN_Pos)    </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5a83b67976dba29ef5068ba2121126"> 5235</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN                   FSMC_BCRx_BURSTEN_Msk              </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL_Pos               (9U)                               </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e258b952323ff8e7b76bbd5e3a83f49"> 5237</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WAITPOL_Pos)    </span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3ecb3fa989e007507daae72cc42688"> 5238</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL                   FSMC_BCRx_WAITPOL_Msk              </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD_Pos               (10U)                              </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4a5a27016890d1f54b37fd4467eadf"> 5240</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WRAPMOD_Pos)    </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee7a0c4b92db20ef10ecb9176104924"> 5241</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD                   FSMC_BCRx_WRAPMOD_Msk              </span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG_Pos               (11U)                              </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660326e951d0e16f48ed7d8976c62206"> 5243</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WAITCFG_Pos)    </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cc933e13054cccde621404c2c4dee1"> 5244</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG                   FSMC_BCRx_WAITCFG_Msk              </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN_Pos                  (12U)                              </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab307dd85904a3dda53c929ff76d96987"> 5246</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN_Msk                  (0x1UL &lt;&lt; FSMC_BCRx_WREN_Pos)       </span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46477539dec644e797cc3a2bc1f4550f"> 5247</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN                      FSMC_BCRx_WREN_Msk                 </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN_Pos                (13U)                              </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb35fcb7d0c1f7492a6b2f15dc029aa"> 5249</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN_Msk                (0x1UL &lt;&lt; FSMC_BCRx_WAITEN_Pos)     </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f895daf12f8cf5c40c4ffc34041f5f4"> 5250</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN                    FSMC_BCRx_WAITEN_Msk               </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD_Pos                (14U)                              </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bc718d0b3ed0319480ed439727b6af"> 5252</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD_Msk                (0x1UL &lt;&lt; FSMC_BCRx_EXTMOD_Pos)     </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9123733b2e954934fce3ae732e27a58c"> 5253</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD                    FSMC_BCRx_EXTMOD_Msk               </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT_Pos             (15U)                              </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e555ed7f844131e77258ced7c62954d"> 5255</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT_Msk             (0x1UL &lt;&lt; FSMC_BCRx_ASYNCWAIT_Pos)  </span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6531c36a3d355a8961f7b8f216c95b9"> 5256</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT                 FSMC_BCRx_ASYNCWAIT_Msk            </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW_Pos              (19U)                              </span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40842ccd31e568777599c438cea494f8"> 5258</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW_Msk              (0x1UL &lt;&lt; FSMC_BCRx_CBURSTRW_Pos)   </span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6daa5981c9242a60877bed86922b2796"> 5259</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW                  FSMC_BCRx_CBURSTRW_Msk             </span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BTRx (x=1..4) register  ******/</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_Pos                (0U)                               </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ab4c842a9a3f7dd2fbd315acb27c8c"> 5263</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_Msk                (0xFUL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ab246ef95bdcc1d1c50f1884a35829"> 5264</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET                    FSMC_BTRx_ADDSET_Msk               </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6457bbddf6a96b3055e3b5687c3a18"> 5265</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_0                  (0x1UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e9658a3c0eb59d70d10423ed404d73"> 5266</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_1                  (0x2UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab332bbb63f2fc076bb878219e4faf9ee"> 5267</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_2                  (0x4UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692917e9ab24021f16ee61011cd14cb"> 5268</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_3                  (0x8UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_Pos                (4U)                               </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b98cf51eb16db411c205e431b62f3d4"> 5271</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_Msk                (0xFUL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1452fe11f072ff5295c5beae4e7cf1f"> 5272</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD                    FSMC_BTRx_ADDHLD_Msk               </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977ced98e24065152d80efc90dc29be0"> 5273</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_0                  (0x1UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51de17122050c3a0a8db79085fcd1e4b"> 5274</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_1                  (0x2UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61e804dee8ad905e2d97936d87cc3d0"> 5275</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_2                  (0x4UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051fb45fd68198ae8e40095f1f721a5c"> 5276</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_3                  (0x8UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_Pos                (8U)                               </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec8ed349bde03f0c541a6845fe5446c"> 5279</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_Msk                (0xFFUL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3658a7ec0e092d381a1f7b556c557f"> 5280</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST                    FSMC_BTRx_DATAST_Msk               </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7273c14986b486b891f0902972f00fdd"> 5281</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_0                  (0x01UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08417f2ac97137b3d810e80a630325a7"> 5282</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_1                  (0x02UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafd7b9ab9c626b222e961840ac3c117"> 5283</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_2                  (0x04UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6ec68220009cd469ac09bdfb7ea8bc"> 5284</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_3                  (0x08UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4212f16e805004a8e28974e24eae8c7c"> 5285</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_4                  (0x10UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67421922df4915965cd3dd69ff17c0f8"> 5286</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_5                  (0x20UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23763f49129f1664459908fe3050b5e"> 5287</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_6                  (0x40UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76af0eac1e29850ed4f6c3e1bb5f2d4"> 5288</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_7                  (0x80UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_Pos               (16U)                              </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9627205c3aab2a01d6bdd2130394a4"> 5291</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_Msk               (0xFUL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3446433cfd1e628424e083ab04f15f"> 5292</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN                   FSMC_BTRx_BUSTURN_Msk              </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c91d10ed61c6f4247a589ffcffe0fcb"> 5293</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_0                 (0x1UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73355e200377d356bc8f57a3238743cb"> 5294</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_1                 (0x2UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b09b8436e8b3e5208bec985982e001"> 5295</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_2                 (0x4UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb395bacea5d5a744c0b525203da03c"> 5296</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_3                 (0x8UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_Pos                (20U)                              </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f2ffc201389cf1532a2ba355cfaaec"> 5299</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_Msk                (0xFUL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55abbc40be141329eade6a97fee1ca8"> 5300</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV                    FSMC_BTRx_CLKDIV_Msk               </span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24384bf927f437a7f52ffb1e9ba19d8b"> 5301</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_0                  (0x1UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10b5123f675f00d7c5769a5cc71948dd"> 5302</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_1                  (0x2UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef8cbd3784669116b7f3ea6bd519521"> 5303</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_2                  (0x4UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade38d0f123e78b08da7e9b3f8e57b4b1"> 5304</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_3                  (0x8UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_Pos                (24U)                              </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6245dc97f36a85dc1e7c561fc9156803"> 5307</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_Msk                (0xFUL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719acc7b6b0a6197b5e9879a9ff74c5a"> 5308</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT                    FSMC_BTRx_DATLAT_Msk               </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004c1bb19f7340b3418df009b5022c5b"> 5309</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_0                  (0x1UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a56274b43446ee533f3161e6c3b977e"> 5310</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_1                  (0x2UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0213c60a20d86fc116b5753ae2363185"> 5311</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_2                  (0x4UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeafb4919bfb2b6d671429539e75a1fb"> 5312</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_3                  (0x8UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_Pos                (28U)                              </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8151942870a0fdb58f0df14c660c8768"> 5315</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_Msk                (0x3UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37429399b3fa26793e780e47eb40ad2e"> 5316</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD                    FSMC_BTRx_ACCMOD_Msk               </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dd6947fb24101aca1cf4615d6eb0cc"> 5317</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_0                  (0x1UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ec3780177d9d1c650a57ac9f68a261"> 5318</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_1                  (0x2UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTRx (x=1..4) register  ******/</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_Pos               (0U)                               </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131d1bac8390ce3900b0c69f51cfc06b"> 5322</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_Msk               (0xFUL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf09efa7cfa087ca7114653d9be7cc"> 5323</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET                   FSMC_BWTRx_ADDSET_Msk              </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab86e17e3d26b74d4bfedebeacdea5af3"> 5324</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0303f79dd8db905723ee4e18d64cdddc"> 5325</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0149acc88dda75e13976a5d2717bf1a0"> 5326</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_2                 (0x4UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cd2cfd0cbb45b507a198e80a0bff0a"> 5327</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_3                 (0x8UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_Pos               (4U)                               </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33a9a2296c7bc32ee7dceb5210daab"> 5330</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_Msk               (0xFUL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8b07ce7bd346482a1f245044898b8"> 5331</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD                   FSMC_BWTRx_ADDHLD_Msk              </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7beabd5047b18ec2b91dcbcd59ede956"> 5332</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5d1f509a224c1cc29e1da9eaeafb37"> 5333</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc2d5573f8a269822c44e86122e207c"> 5334</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_2                 (0x4UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe017ce119c5c711c68c63b444cc9ee"> 5335</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_3                 (0x8UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_Pos               (8U)                               </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b43b29d55d016c6439a5754deee6505"> 5338</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_Msk               (0xFFUL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3224de10a2805466ec40009edc6d000a"> 5339</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST                   FSMC_BWTRx_DATAST_Msk              </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3923ed25b600cb66ec4c967f00d3b688"> 5340</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_0                 (0x01UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba88e3a15a7e3c03f2fe188d36fdaf0"> 5341</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_1                 (0x02UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8812f42b6e6fd5ce64ca150aca2995"> 5342</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_2                 (0x04UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f21a8e7a291557bbb13a26a0729119"> 5343</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_3                 (0x08UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa320a9cde4729620babd9c4141ac14ee"> 5344</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_4                 (0x10UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4f11e7d14f7163f3e04ff9f81b9c8b"> 5345</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_5                 (0x20UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac108c94d0af10cb73933487f58752d6f"> 5346</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_6                 (0x40UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae573b74f00d9109590854957b57c4e"> 5347</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_7                 (0x80UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_Pos              (16U)                              </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2793bcde11a9bfa1520122e92be463c3"> 5350</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_Msk              (0xFUL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b59e024f59bdecd4334e959f157b7c"> 5351</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN                  FSMC_BWTRx_BUSTURN_Msk             </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b27637ec0a51d07ce88b26d8e5b6b7"> 5352</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_0                (0x1UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5671a27fd9c5a6e68672903e94f73375"> 5353</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_1                (0x2UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1af1103b9456452a238087b73b385d9"> 5354</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_2                (0x4UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2827240831988b2fc44cfb2d8897186"> 5355</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_3                (0x8UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_Pos               (28U)                              </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc356aa068de188beb0bd6dd4373010"> 5358</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_Msk               (0x3UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6607c5c762991f146119b05e8c7ae334"> 5359</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD                   FSMC_BWTRx_ACCMOD_Msk              </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301b1ea8641ad780a6ffe6ddfdb6281d"> 5360</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1a82e85a29afdfa0b84fe96cc934067"> 5361</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PCRx (x = 2 to 4) register  *******************/</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN_Pos               (1U)                               </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga335c11db35374da4c126b705f352f17c"> 5365</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN_Msk               (0x1UL &lt;&lt; FSMC_PCRx_PWAITEN_Pos)    </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e69df2989de21d509063d933ce0e558"> 5366</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN                   FSMC_PCRx_PWAITEN_Msk              </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN_Pos                 (2U)                               </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a220bbabd04d2a3c0640b9037287b3"> 5368</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN_Msk                 (0x1UL &lt;&lt; FSMC_PCRx_PBKEN_Pos)      </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab71caaa7afb5334bfdb09fd1cf9b15"> 5369</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN                     FSMC_PCRx_PBKEN_Msk                </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP_Pos                  (3U)                               </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bdd0c4f27d93292828d4ce4dde883e"> 5371</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP_Msk                  (0x1UL &lt;&lt; FSMC_PCRx_PTYP_Pos)       </span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801bb10e59b5ae24caf3c9e72b366a67"> 5372</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP                      FSMC_PCRx_PTYP_Msk                 </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_Pos                  (4U)                               </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba773a5c803f082203116eafe15493d8"> 5375</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_Msk                  (0x3UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de9012db994f53e4f523aa30451b4ea"> 5376</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID                      FSMC_PCRx_PWID_Msk                 </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4e935f6bb9516b28046d8e9296656"> 5377</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_0                    (0x1UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0feae7b0f42954a0a3fffc27e00268"> 5378</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_1                    (0x2UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN_Pos                 (6U)                               </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaed49474ed4530ab9d03447254cb9ff"> 5381</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN_Msk                 (0x1UL &lt;&lt; FSMC_PCRx_ECCEN_Pos)      </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ec3016967282e4a579790aa161fed9"> 5382</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN                     FSMC_PCRx_ECCEN_Msk                </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_Pos                  (9U)                               </span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25746b49f387b59e2e9835553b37622a"> 5385</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_Msk                  (0xFUL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a8b4aa9b4c03d818e71b88af35436f"> 5386</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR                      FSMC_PCRx_TCLR_Msk                 </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32805b12c83d494757e3a05da2a71e82"> 5387</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_0                    (0x1UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd8c6fd51c9e5b9f47f990b83a8b09"> 5388</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_1                    (0x2UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bef0d6473b61eb171b3ef00b1f4dbaf"> 5389</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_2                    (0x4UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga959561c94171c4e6261093090cc9b15d"> 5390</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_3                    (0x8UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_Pos                   (13U)                              </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb055d1b12084c406399ee7179df5952"> 5393</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_Msk                   (0xFUL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ed477500999b7a6e000a27af937b9d"> 5394</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR                       FSMC_PCRx_TAR_Msk                  </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a0d80e42fc0fdbed41d7c8cf7dda55"> 5395</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_0                     (0x1UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ad4586f1b12f17c59e09450dbe8253"> 5396</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_1                     (0x2UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff15468f376d25fd0efabcd311fe6a56"> 5397</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_2                     (0x4UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc98e00a1f942b863093522aa6c8d8ba"> 5398</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_3                     (0x8UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_Pos                 (17U)                              </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8721463f8ccb9d6cfd145251a93e6427"> 5401</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_Msk                 (0x7UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be3795095366141324b17ad65b09445"> 5402</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS                     FSMC_PCRx_ECCPS_Msk                </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5904209e2faa40d69ef408ebe4cc2884"> 5403</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_0                   (0x1UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fb909634696d75e1cd426eb17b33a78"> 5404</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_1                   (0x2UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf598ca263b88702d866ebfbd28c6a655"> 5405</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_2                   (0x4UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_SRx (x = 2 to 4) register  *******************/</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73fa7a6e81f8fca125877549d4d0d37f"> 5409</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_IRS_Pos)         </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4b457df3bfa50dc19993eeca5a3f82"> 5410</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS                        FSMC_SRx_IRS_Msk                   </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380d339d44ac3e325eb4474f5d74d979"> 5412</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_ILS_Pos)         </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad80df9b2e346883c977d6a178bd8ad9e"> 5413</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS                        FSMC_SRx_ILS_Msk                   </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1720b0f3f02143f8a44fd7a8d424380"> 5415</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_IFS_Pos)         </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81fbe2cc472c7d50396bc5cb420ec02"> 5416</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS                        FSMC_SRx_IFS_Msk                   </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN_Pos                   (3U)                               </span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7b9d9baf29323f25984e731bb678cb"> 5418</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_IREN_Pos)        </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb625737e610d2d9f466aec74844a13f"> 5419</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN                       FSMC_SRx_IREN_Msk                  </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf205b5959e00603a21cb7e71ad91aa"> 5421</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_ILEN_Pos)        </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fbd6fa66d194a02fac4badd67d2e65e"> 5422</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN                       FSMC_SRx_ILEN_Msk                  </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace0c7ca1e7d5d55e3c0f2c2e8955358f"> 5424</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_IFEN_Pos)        </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6c770dca2e0467e378fd4de946bf9"> 5425</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN                       FSMC_SRx_IFEN_Msk                  </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT_Pos                  (6U)                               </span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1d3b282f4ecc443490178af7196f2c6"> 5427</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT_Msk                  (0x1UL &lt;&lt; FSMC_SRx_FEMPT_Pos)       </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e38f19ccd0ffa5a099fd63991524"> 5428</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT                      FSMC_SRx_FEMPT_Msk                 </span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PMEMx (x = 2 to 4) register  ******************/</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_Pos              (0U)                               </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadb28d3691547b1582af1c7b0e63aee"> 5432</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_Msk              (0xFFUL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248b700b98b7c02d299c5da30feb2ac2"> 5433</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx                  FSMC_PMEMx_MEMSETx_Msk             </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c3b8c290b7902c63b8c323dc1aea9"> 5434</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_0                (0x01UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09dcc360d7135eb57a22641f985d8352"> 5435</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_1                (0x02UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44266c5be277a6940fda379e628a6d2d"> 5436</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_2                (0x04UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c399e62ca5cfd5bcc4c901e832af4aa"> 5437</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_3                (0x08UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9339237d69d6a4d52a2bb263540723"> 5438</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_4                (0x10UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778e098ad5ff7942ba3314a567bca055"> 5439</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_5                (0x20UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedc54c43662f5b1486a4c8dd9ed88c9"> 5440</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_6                (0x40UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89edd6b62dba99937a0ad21451fa43f"> 5441</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_7                (0x80UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_Pos             (8U)                               </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c84788525062bd1b50a8fb2554dab31"> 5444</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_Msk             (0xFFUL &lt;&lt; FSMC_PMEMx_MEMWAITx_Pos) </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70870ae37ee1745c0b41da1e00656bf0"> 5445</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx                 FSMC_PMEMx_MEMWAITx_Msk            </span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62d11b6ba94667f0da651af8eb90ab3"> 5446</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAIT2_0               0x00000100U                        </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59fe75f7f3a07ee6c6e82e08d5d94df"> 5447</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_1               0x00000200U                        </span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222ea8e882ad976e217628cbaca0d5e4"> 5448</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_2               0x00000400U                        </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c185253c5e517c50f144d95214ce7b3"> 5449</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_3               0x00000800U                        </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e32599df2c29f0fe9985a67caaa5f63"> 5450</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_4               0x00001000U                        </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cd015fd82c5f3e63154990bc1ac3b3"> 5451</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_5               0x00002000U                        </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37fef141d6c3c7b5e6815c94e1da591"> 5452</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_6               0x00004000U                        </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe09b84e33f095a8dcddf00bc50962a"> 5453</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_7               0x00008000U                        </span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_Pos             (16U)                              </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ebf41dbf92c103359cfe336fa30044b"> 5456</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_Msk             (0xFFUL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bc06d9f638e11770f24a6795b7f26c"> 5457</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx                 FSMC_PMEMx_MEMHOLDx_Msk            </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cdad0a2ee9b21521e4d02916408633a"> 5458</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_0               (0x01UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112b6b36b84f01a2c2389d9a071a51c"> 5459</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_1               (0x02UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa012db53c5e18d70071b22d902dc46a0"> 5460</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_2               (0x04UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294084b3a87dffc24eccb612d49e325f"> 5461</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_3               (0x08UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fc6738c3b9d051ac74a4d7ef77f51d"> 5462</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_4               (0x10UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84575f010553d0bcda32a8854a3c392f"> 5463</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_5               (0x20UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad374362d6a6aab9738f5a42cbedda22a"> 5464</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_6               (0x40UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e05f101f1cb5efc5f0d8337c3705e"> 5465</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_7               (0x80UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_Pos              (24U)                              </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149de6b46104fefd60d2860f3ea2eb0c"> 5468</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_Msk              (0xFFUL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ee07910d543e4c9ed638af3ba6f2e8"> 5469</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx                  FSMC_PMEMx_MEMHIZx_Msk             </span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3397aab98bde29d9b3d7aa87b5f5af88"> 5470</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_0                (0x01UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d858d7040b92c72cdf78a4b760cf22f"> 5471</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_1                (0x02UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b61f932bb0becd908bcfef44e0e019"> 5472</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_2                (0x04UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a934ffa8d59b1e0ef346cfc7e0aa5d7"> 5473</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_3                (0x08UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad83df8813c40654b1214b6e1482101"> 5474</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_4                (0x10UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c20f7bf80eee8bb0dc9082ec65d00"> 5475</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_5                (0x20UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7f709823578e67067e04f6246e459e"> 5476</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_6                (0x40UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a4f69e31bb42840c3ddf0eb50bd39"> 5477</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_7                (0x80UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PATTx (x = 2 to 4) register  ******************/</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_Pos              (0U)                               </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e870bb07efb73085d5a304d24577831"> 5481</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_Msk              (0xFFUL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab45ee6c75103aadb7e5d68b6869f80"> 5482</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx                  FSMC_PATTx_ATTSETx_Msk             </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff516a883cbf0886671d861f2184af86"> 5483</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_0                (0x01UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccf1272959d14f9f89209e366095db3"> 5484</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_1                (0x02UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a2df99d404eb4434c675e85240980e"> 5485</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_2                (0x04UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e9ec9023affbad2b2a659cbd64c13"> 5486</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_3                (0x08UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f1bafdb3f54e5110cc4e4c7888821c"> 5487</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_4                (0x10UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c7a499b8531e5473166e0d4bb8219e"> 5488</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_5                (0x20UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fec1d29793e6141f5924945e2dc186"> 5489</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_6                (0x40UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac421005971be4797306a907748bc3a76"> 5490</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_7                (0x80UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_Pos             (8U)                               </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657bf6fd860b06691f653de20b846f71"> 5493</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_Msk             (0xFFUL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc060621c847eb2e76448152f261ccd4"> 5494</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx                 FSMC_PATTx_ATTWAITx_Msk            </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ea4fa30ff539ad5d691eafbce8e00e"> 5495</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_0               (0x01UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d5f0e5dfd2967f3b8495c31ac1c44f"> 5496</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_1               (0x02UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68dc809fb70ec27407fd70a3f2918f"> 5497</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_2               (0x04UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a7128bb1b9be9045b4ec2f99f5bc4f"> 5498</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_3               (0x08UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cad2a6ccceb6dde497f9793fe3b371"> 5499</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_4               (0x10UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf053f6ee3d552e5f386864764f2423c1"> 5500</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_5               (0x20UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92576674de9d7042be993dcc200561"> 5501</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_6               (0x40UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7706a8b8c2bafc0b114fb0d91f710377"> 5502</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_7               (0x80UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_Pos             (16U)                              </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86fcaa839f3f7c7e63bbead7242bb4d"> 5505</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_Msk             (0xFFUL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad006c9e3611e0524a27c028db8352415"> 5506</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx                 FSMC_PATTx_ATTHOLDx_Msk            </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8083e1a103cbe88a63a3ddd7a56eac50"> 5507</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_0               (0x01UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe59efd39e03865fe53494035e460a"> 5508</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_1               (0x02UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b52cfa5e136b1d6c3d85a1a95465f1"> 5509</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_2               (0x04UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44af58312a13a5b88d1a560a52f12b24"> 5510</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_3               (0x08UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd4326250b75aef0c726be1345939da3"> 5511</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_4               (0x10UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2913ff0e977f31626a70d7082fa003de"> 5512</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_5               (0x20UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d81dc3ba5052f0792ddf020a80b61b"> 5513</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_6               (0x40UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df00cb1b95a2b97c47097071e5d2337"> 5514</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_7               (0x80UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_Pos              (24U)                              </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b41806c8667980935fb1beaa4442a"> 5517</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_Msk              (0xFFUL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab109d8879a220b26246ff424794baa8f"> 5518</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx                  FSMC_PATTx_ATTHIZx_Msk             </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676bbb63cf6887cf5c7c2acd88f1b3a7"> 5519</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_0                (0x01UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a07610aae0fbce0f429e48e90e1f83b"> 5520</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_1                (0x02UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49758068e9947c752dd5f07d33b499"> 5521</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_2                (0x04UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20e60926796457a83d40e93e33072a3"> 5522</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_3                (0x08UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546e2045e433bcc74bfa7af331de0ea3"> 5523</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_4                (0x10UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc05b3c9eca58da44472c23ba939f48"> 5524</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_5                (0x20UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85500d3fd7a7cc81b2c9b2c518d8d3e1"> 5525</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_6                (0x40UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9cdcf79fbf1e132fb3ff53f57aaaae"> 5526</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_7                (0x80UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_Pos                (0U)                               </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3358c18b8b82cd13305ec60101187b5c"> 5530</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_Msk                (0xFFUL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a"> 5531</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4                    FSMC_PIO4_IOSET4_Msk               </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967"> 5532</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_0                  (0x01UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d"> 5533</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_1                  (0x02UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927"> 5534</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_2                  (0x04UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9"> 5535</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_3                  (0x08UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29"> 5536</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_4                  (0x10UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a"> 5537</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_5                  (0x20UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57"> 5538</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_6                  (0x40UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1"> 5539</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_7                  (0x80UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_Pos               (8U)                               </span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4594c1e3df3d2345bf1207cab2de430"> 5542</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_Msk               (0xFFUL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c"> 5543</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4                   FSMC_PIO4_IOWAIT4_Msk              </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7"> 5544</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_0                 (0x01UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da"> 5545</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_1                 (0x02UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75"> 5546</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_2                 (0x04UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f"> 5547</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_3                 (0x08UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02"> 5548</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_4                 (0x10UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215"> 5549</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_5                 (0x20UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b"> 5550</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_6                 (0x40UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc"> 5551</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_7                 (0x80UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_Pos               (16U)                              </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cfbf79cf550a6d25af660a9b78ae382"> 5554</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_Msk               (0xFFUL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878"> 5555</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4                   FSMC_PIO4_IOHOLD4_Msk              </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4"> 5556</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_0                 (0x01UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307"> 5557</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_1                 (0x02UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096"> 5558</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_2                 (0x04UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6"> 5559</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_3                 (0x08UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d"> 5560</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_4                 (0x10UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6"> 5561</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_5                 (0x20UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc"> 5562</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_6                 (0x40UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953"> 5563</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_7                 (0x80UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_Pos                (24U)                              </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b36d517941428d62268b10e8058abf4"> 5566</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_Msk                (0xFFUL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d"> 5567</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4                    FSMC_PIO4_IOHIZ4_Msk               </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c"> 5568</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_0                  (0x01UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2"> 5569</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_1                  (0x02UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21"> 5570</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_2                  (0x04UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba"> 5571</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_3                  (0x08UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee"> 5572</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_4                  (0x10UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a"> 5573</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_5                  (0x20UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a"> 5574</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_6                  (0x40UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4"> 5575</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_7                  (0x80UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263cd31cea7c03124b24b94bec2ba751"> 5579</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2_Msk                 (0xFFFFFFFFUL &lt;&lt; FSMC_ECCR2_ECC2_Pos) </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba"> 5580</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2                     FSMC_ECCR2_ECC2_Msk                </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f7ec32f0cb28be8c241bf487fdc8c3"> 5584</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3_Msk                 (0xFFFFFFFFUL &lt;&lt; FSMC_ECCR3_ECC3_Pos) </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be"> 5585</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3                     FSMC_ECCR3_ECC3_Msk                </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160; </div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Pos              (0U)                               </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609"> 5595</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Msk              (0x3UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)   </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 5596</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL                  SDIO_POWER_PWRCTRL_Msk             </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 5597</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_0                (0x1UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)   </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 5598</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_1                (0x2UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)   </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Pos               (0U)                               </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27"> 5602</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Msk               (0xFFUL &lt;&lt; SDIO_CLKCR_CLKDIV_Pos)   </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 5603</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV                   SDIO_CLKCR_CLKDIV_Msk              </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Pos                (8U)                               </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7"> 5605</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Msk                (0x1UL &lt;&lt; SDIO_CLKCR_CLKEN_Pos)     </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 5606</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN                    SDIO_CLKCR_CLKEN_Msk               </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Pos               (9U)                               </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8"> 5608</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Msk               (0x1UL &lt;&lt; SDIO_CLKCR_PWRSAV_Pos)    </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 5609</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV                   SDIO_CLKCR_PWRSAV_Msk              </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Pos               (10U)                              </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d"> 5611</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Msk               (0x1UL &lt;&lt; SDIO_CLKCR_BYPASS_Pos)    </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 5612</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS                   SDIO_CLKCR_BYPASS_Msk              </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Pos               (11U)                              </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f"> 5615</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Msk               (0x3UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)    </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 5616</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS                   SDIO_CLKCR_WIDBUS_Msk              </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 5617</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_0                 (0x1UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)    </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 5618</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_1                 (0x2UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)    </span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Pos              (13U)                              </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef"> 5621</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Msk              (0x1UL &lt;&lt; SDIO_CLKCR_NEGEDGE_Pos)   </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 5622</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE                  SDIO_CLKCR_NEGEDGE_Msk             </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Pos              (14U)                              </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976"> 5624</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Msk              (0x1UL &lt;&lt; SDIO_CLKCR_HWFC_EN_Pos)   </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 5625</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN                  SDIO_CLKCR_HWFC_EN_Msk             </span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f"> 5629</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Msk                 (0xFFFFFFFFUL &lt;&lt; SDIO_ARG_CMDARG_Pos) </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 5630</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG                     SDIO_ARG_CMDARG_Msk                </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Pos               (0U)                               </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000"> 5634</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Msk               (0x3FUL &lt;&lt; SDIO_CMD_CMDINDEX_Pos)   </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 5635</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX                   SDIO_CMD_CMDINDEX_Msk              </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Pos               (6U)                               </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e"> 5638</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Msk               (0x3UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)    </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 5639</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP                   SDIO_CMD_WAITRESP_Msk              </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 5640</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_0                 (0x1UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)    </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 5641</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_1                 (0x2UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)    </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Pos                (8U)                               </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b"> 5644</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Msk                (0x1UL &lt;&lt; SDIO_CMD_WAITINT_Pos)     </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 5645</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT                    SDIO_CMD_WAITINT_Msk               </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Pos               (9U)                               </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583"> 5647</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Msk               (0x1UL &lt;&lt; SDIO_CMD_WAITPEND_Pos)    </span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 5648</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND                   SDIO_CMD_WAITPEND_Msk              </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Pos                 (10U)                              </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe"> 5650</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Msk                 (0x1UL &lt;&lt; SDIO_CMD_CPSMEN_Pos)      </span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 5651</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN                     SDIO_CMD_CPSMEN_Msk                </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Pos            (11U)                              </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6"> 5653</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Msk            (0x1UL &lt;&lt; SDIO_CMD_SDIOSUSPEND_Pos) </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 5654</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND                SDIO_CMD_SDIOSUSPEND_Msk           </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Pos             (12U)                              </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf48c2b726056d5e994836644481617"> 5656</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Msk             (0x1UL &lt;&lt; SDIO_CMD_ENCMDCOMPL_Pos)  </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 5657</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL                 SDIO_CMD_ENCMDCOMPL_Msk            </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN_Pos                   (13U)                              </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07629f3e99beeb0e3d2ec96a6584f5a"> 5659</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN_Msk                   (0x1UL &lt;&lt; SDIO_CMD_NIEN_Pos)        </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 5660</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN                       SDIO_CMD_NIEN_Msk                  </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD_Pos               (14U)                              </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68429f74d1213129ab97de545b433d83"> 5662</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD_Msk               (0x1UL &lt;&lt; SDIO_CMD_CEATACMD_Pos)    </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5"> 5663</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD                   SDIO_CMD_CEATACMD_Msk              </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Pos            (0U)                               </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153"> 5667</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Msk            (0x3FUL &lt;&lt; SDIO_RESPCMD_RESPCMD_Pos) </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 5668</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD                SDIO_RESPCMD_RESPCMD_Msk           </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Pos          (0U)                               </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47"> 5672</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Msk          (0xFFFFFFFFUL &lt;&lt; SDIO_RESP0_CARDSTATUS0_Pos) </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 5673</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0              SDIO_RESP0_CARDSTATUS0_Msk         </span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Pos          (0U)                               </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850"> 5677</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Msk          (0xFFFFFFFFUL &lt;&lt; SDIO_RESP1_CARDSTATUS1_Pos) </span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 5678</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1              SDIO_RESP1_CARDSTATUS1_Msk         </span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Pos          (0U)                               </span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605"> 5682</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Msk          (0xFFFFFFFFUL &lt;&lt; SDIO_RESP2_CARDSTATUS2_Pos) </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 5683</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2              SDIO_RESP2_CARDSTATUS2_Msk         </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Pos          (0U)                               </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04"> 5687</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Msk          (0xFFFFFFFFUL &lt;&lt; SDIO_RESP3_CARDSTATUS3_Pos) </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 5688</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3              SDIO_RESP3_CARDSTATUS3_Msk         </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Pos          (0U)                               </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0"> 5692</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Msk          (0xFFFFFFFFUL &lt;&lt; SDIO_RESP4_CARDSTATUS4_Pos) </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 5693</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4              SDIO_RESP4_CARDSTATUS4_Msk         </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Pos            (0U)                               </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77"> 5697</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Msk            (0xFFFFFFFFUL &lt;&lt; SDIO_DTIMER_DATATIME_Pos) </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 5698</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME                SDIO_DTIMER_DATATIME_Msk           </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Pos            (0U)                               </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf"> 5702</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Msk            (0x1FFFFFFUL &lt;&lt; SDIO_DLEN_DATALENGTH_Pos) </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 5703</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH                SDIO_DLEN_DATALENGTH_Msk           </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e"> 5707</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Msk                 (0x1UL &lt;&lt; SDIO_DCTRL_DTEN_Pos)      </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 5708</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN                     SDIO_DCTRL_DTEN_Msk                </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Pos                (1U)                               </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f"> 5710</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Msk                (0x1UL &lt;&lt; SDIO_DCTRL_DTDIR_Pos)     </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 5711</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR                    SDIO_DCTRL_DTDIR_Msk               </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Pos               (2U)                               </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb"> 5713</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Msk               (0x1UL &lt;&lt; SDIO_DCTRL_DTMODE_Pos)    </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 5714</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE                   SDIO_DCTRL_DTMODE_Msk              </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Pos                (3U)                               </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214"> 5716</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Msk                (0x1UL &lt;&lt; SDIO_DCTRL_DMAEN_Pos)     </span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 5717</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN                    SDIO_DCTRL_DMAEN_Msk               </span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Pos           (4U)                               </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6"> 5720</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Msk           (0xFUL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos) </span></div>
<div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 5721</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE               SDIO_DCTRL_DBLOCKSIZE_Msk          </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 5722</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_0             (0x1UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos) </span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 5723</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_1             (0x2UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos) </span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 5724</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_2             (0x4UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos) </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 5725</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_3             (0x8UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos) </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Pos              (8U)                               </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1"> 5728</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Msk              (0x1UL &lt;&lt; SDIO_DCTRL_RWSTART_Pos)   </span></div>
<div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 5729</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART                  SDIO_DCTRL_RWSTART_Msk             </span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Pos               (9U)                               </span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b"> 5731</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Msk               (0x1UL &lt;&lt; SDIO_DCTRL_RWSTOP_Pos)    </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 5732</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP                   SDIO_DCTRL_RWSTOP_Msk              </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Pos                (10U)                              </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b"> 5734</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Msk                (0x1UL &lt;&lt; SDIO_DCTRL_RWMOD_Pos)     </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 5735</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD                    SDIO_DCTRL_RWMOD_Msk               </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Pos               (11U)                              </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9"> 5737</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Msk               (0x1UL &lt;&lt; SDIO_DCTRL_SDIOEN_Pos)    </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 5738</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN                   SDIO_DCTRL_SDIOEN_Msk              </span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Pos           (0U)                               </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77"> 5742</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Msk           (0x1FFFFFFUL &lt;&lt; SDIO_DCOUNT_DATACOUNT_Pos) </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 5743</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT               SDIO_DCOUNT_DATACOUNT_Msk          </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Pos               (0U)                               </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57"> 5747</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Msk               (0x1UL &lt;&lt; SDIO_STA_CCRCFAIL_Pos)    </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 5748</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL                   SDIO_STA_CCRCFAIL_Msk              </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Pos               (1U)                               </span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2"> 5750</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Msk               (0x1UL &lt;&lt; SDIO_STA_DCRCFAIL_Pos)    </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 5751</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL                   SDIO_STA_DCRCFAIL_Msk              </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Pos               (2U)                               </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2"> 5753</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Msk               (0x1UL &lt;&lt; SDIO_STA_CTIMEOUT_Pos)    </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 5754</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT                   SDIO_STA_CTIMEOUT_Msk              </span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Pos               (3U)                               </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c"> 5756</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Msk               (0x1UL &lt;&lt; SDIO_STA_DTIMEOUT_Pos)    </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 5757</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT                   SDIO_STA_DTIMEOUT_Msk              </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Pos               (4U)                               </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d"> 5759</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Msk               (0x1UL &lt;&lt; SDIO_STA_TXUNDERR_Pos)    </span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 5760</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR                   SDIO_STA_TXUNDERR_Msk              </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Pos                (5U)                               </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac"> 5762</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Msk                (0x1UL &lt;&lt; SDIO_STA_RXOVERR_Pos)     </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 5763</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR                    SDIO_STA_RXOVERR_Msk               </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Pos                (6U)                               </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe"> 5765</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Msk                (0x1UL &lt;&lt; SDIO_STA_CMDREND_Pos)     </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 5766</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND                    SDIO_STA_CMDREND_Msk               </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Pos                (7U)                               </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7"> 5768</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Msk                (0x1UL &lt;&lt; SDIO_STA_CMDSENT_Pos)     </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 5769</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT                    SDIO_STA_CMDSENT_Msk               </span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Pos                (8U)                               </span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2"> 5771</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Msk                (0x1UL &lt;&lt; SDIO_STA_DATAEND_Pos)     </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 5772</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND                    SDIO_STA_DATAEND_Msk               </span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR_Pos               (9U)                               </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c826404242f6e6ff56c3b6b3e42863a"> 5774</a></span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR_Msk               (0x1UL &lt;&lt; SDIO_STA_STBITERR_Pos)    </span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 5775</a></span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR                   SDIO_STA_STBITERR_Msk              </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Pos                (10U)                              </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f"> 5777</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Msk                (0x1UL &lt;&lt; SDIO_STA_DBCKEND_Pos)     </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 5778</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND                    SDIO_STA_DBCKEND_Msk               </span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Pos                 (11U)                              </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2"> 5780</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Msk                 (0x1UL &lt;&lt; SDIO_STA_CMDACT_Pos)      </span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 5781</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT                     SDIO_STA_CMDACT_Msk                </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Pos                  (12U)                              </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f"> 5783</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Msk                  (0x1UL &lt;&lt; SDIO_STA_TXACT_Pos)       </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 5784</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT                      SDIO_STA_TXACT_Msk                 </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Pos                  (13U)                              </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3"> 5786</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Msk                  (0x1UL &lt;&lt; SDIO_STA_RXACT_Pos)       </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 5787</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT                      SDIO_STA_RXACT_Msk                 </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Pos               (14U)                              </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53"> 5789</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Msk               (0x1UL &lt;&lt; SDIO_STA_TXFIFOHE_Pos)    </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 5790</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE                   SDIO_STA_TXFIFOHE_Msk              </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Pos               (15U)                              </span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026"> 5792</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Msk               (0x1UL &lt;&lt; SDIO_STA_RXFIFOHF_Pos)    </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 5793</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF                   SDIO_STA_RXFIFOHF_Msk              </span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Pos                (16U)                              </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c"> 5795</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Msk                (0x1UL &lt;&lt; SDIO_STA_TXFIFOF_Pos)     </span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 5796</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF                    SDIO_STA_TXFIFOF_Msk               </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Pos                (17U)                              </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec"> 5798</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Msk                (0x1UL &lt;&lt; SDIO_STA_RXFIFOF_Pos)     </span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 5799</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF                    SDIO_STA_RXFIFOF_Msk               </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Pos                (18U)                              </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19"> 5801</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Msk                (0x1UL &lt;&lt; SDIO_STA_TXFIFOE_Pos)     </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 5802</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE                    SDIO_STA_TXFIFOE_Msk               </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Pos                (19U)                              </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf"> 5804</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Msk                (0x1UL &lt;&lt; SDIO_STA_RXFIFOE_Pos)     </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 5805</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE                    SDIO_STA_RXFIFOE_Msk               </span></div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Pos                 (20U)                              </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f"> 5807</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Msk                 (0x1UL &lt;&lt; SDIO_STA_TXDAVL_Pos)      </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 5808</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL                     SDIO_STA_TXDAVL_Msk                </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Pos                 (21U)                              </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d"> 5810</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Msk                 (0x1UL &lt;&lt; SDIO_STA_RXDAVL_Pos)      </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 5811</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL                     SDIO_STA_RXDAVL_Msk                </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Pos                 (22U)                              </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423"> 5813</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Msk                 (0x1UL &lt;&lt; SDIO_STA_SDIOIT_Pos)      </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 5814</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT                     SDIO_STA_SDIOIT_Msk                </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND_Pos               (23U)                              </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51fdc310e3b16750da76a9d850278a3"> 5816</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND_Msk               (0x1UL &lt;&lt; SDIO_STA_CEATAEND_Pos)    </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 5817</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND                   SDIO_STA_CEATAEND_Msk              </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Pos              (0U)                               </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b"> 5821</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Msk              (0x1UL &lt;&lt; SDIO_ICR_CCRCFAILC_Pos)   </span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 5822</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC                  SDIO_ICR_CCRCFAILC_Msk             </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Pos              (1U)                               </span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8"> 5824</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Msk              (0x1UL &lt;&lt; SDIO_ICR_DCRCFAILC_Pos)   </span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 5825</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC                  SDIO_ICR_DCRCFAILC_Msk             </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Pos              (2U)                               </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453"> 5827</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Msk              (0x1UL &lt;&lt; SDIO_ICR_CTIMEOUTC_Pos)   </span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 5828</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC                  SDIO_ICR_CTIMEOUTC_Msk             </span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Pos              (3U)                               </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d"> 5830</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Msk              (0x1UL &lt;&lt; SDIO_ICR_DTIMEOUTC_Pos)   </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 5831</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC                  SDIO_ICR_DTIMEOUTC_Msk             </span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Pos              (4U)                               </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832"> 5833</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Msk              (0x1UL &lt;&lt; SDIO_ICR_TXUNDERRC_Pos)   </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 5834</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC                  SDIO_ICR_TXUNDERRC_Msk             </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Pos               (5U)                               </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7"> 5836</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Msk               (0x1UL &lt;&lt; SDIO_ICR_RXOVERRC_Pos)    </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 5837</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC                   SDIO_ICR_RXOVERRC_Msk              </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Pos               (6U)                               </span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520"> 5839</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Msk               (0x1UL &lt;&lt; SDIO_ICR_CMDRENDC_Pos)    </span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 5840</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC                   SDIO_ICR_CMDRENDC_Msk              </span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Pos               (7U)                               </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80"> 5842</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Msk               (0x1UL &lt;&lt; SDIO_ICR_CMDSENTC_Pos)    </span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 5843</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC                   SDIO_ICR_CMDSENTC_Msk              </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Pos               (8U)                               </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f"> 5845</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Msk               (0x1UL &lt;&lt; SDIO_ICR_DATAENDC_Pos)    </span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 5846</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC                   SDIO_ICR_DATAENDC_Msk              </span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC_Pos              (9U)                               </span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd50f6a808007427eec1f2c823e78c5"> 5848</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC_Msk              (0x1UL &lt;&lt; SDIO_ICR_STBITERRC_Pos)   </span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 5849</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC                  SDIO_ICR_STBITERRC_Msk             </span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Pos               (10U)                              </span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802"> 5851</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Msk               (0x1UL &lt;&lt; SDIO_ICR_DBCKENDC_Pos)    </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 5852</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC                   SDIO_ICR_DBCKENDC_Msk              </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Pos                (22U)                              </span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573"> 5854</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Msk                (0x1UL &lt;&lt; SDIO_ICR_SDIOITC_Pos)     </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 5855</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC                    SDIO_ICR_SDIOITC_Msk               </span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC_Pos              (23U)                              </span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b6347d4f3229d35547e5ce5a27f481"> 5857</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC_Msk              (0x1UL &lt;&lt; SDIO_ICR_CEATAENDC_Pos)   </span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 5858</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC                  SDIO_ICR_CEATAENDC_Msk             </span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Pos            (0U)                               </span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef"> 5862</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_CCRCFAILIE_Pos) </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 5863</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE                SDIO_MASK_CCRCFAILIE_Msk           </span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Pos            (1U)                               </span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112"> 5865</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_DCRCFAILIE_Pos) </span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 5866</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE                SDIO_MASK_DCRCFAILIE_Msk           </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Pos            (2U)                               </span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b"> 5868</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_CTIMEOUTIE_Pos) </span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 5869</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE                SDIO_MASK_CTIMEOUTIE_Msk           </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Pos            (3U)                               </span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb"> 5871</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_DTIMEOUTIE_Pos) </span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 5872</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE                SDIO_MASK_DTIMEOUTIE_Msk           </span></div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Pos            (4U)                               </span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef"> 5874</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_TXUNDERRIE_Pos) </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 5875</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE                SDIO_MASK_TXUNDERRIE_Msk           </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Pos             (5U)                               </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303"> 5877</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_RXOVERRIE_Pos)  </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 5878</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE                 SDIO_MASK_RXOVERRIE_Msk            </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Pos             (6U)                               </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5"> 5880</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_CMDRENDIE_Pos)  </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 5881</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE                 SDIO_MASK_CMDRENDIE_Msk            </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Pos             (7U)                               </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f"> 5883</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_CMDSENTIE_Pos)  </span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 5884</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE                 SDIO_MASK_CMDSENTIE_Msk            </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Pos             (8U)                               </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f"> 5886</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_DATAENDIE_Pos)  </span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 5887</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE                 SDIO_MASK_DATAENDIE_Msk            </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE_Pos            (9U)                               </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0192872018530a05a2cec00d61a6a39"> 5889</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_STBITERRIE_Pos) </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 5890</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE                SDIO_MASK_STBITERRIE_Msk           </span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Pos             (10U)                              </span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06"> 5892</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_DBCKENDIE_Pos)  </span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 5893</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE                 SDIO_MASK_DBCKENDIE_Msk            </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Pos              (11U)                              </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec"> 5895</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Msk              (0x1UL &lt;&lt; SDIO_MASK_CMDACTIE_Pos)   </span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 5896</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE                  SDIO_MASK_CMDACTIE_Msk             </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Pos               (12U)                              </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d"> 5898</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Msk               (0x1UL &lt;&lt; SDIO_MASK_TXACTIE_Pos)    </span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 5899</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE                   SDIO_MASK_TXACTIE_Msk              </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Pos               (13U)                              </span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8"> 5901</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Msk               (0x1UL &lt;&lt; SDIO_MASK_RXACTIE_Pos)    </span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 5902</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE                   SDIO_MASK_RXACTIE_Msk              </span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Pos            (14U)                              </span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502"> 5904</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_TXFIFOHEIE_Pos) </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 5905</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE                SDIO_MASK_TXFIFOHEIE_Msk           </span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Pos            (15U)                              </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba"> 5907</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_RXFIFOHFIE_Pos) </span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 5908</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE                SDIO_MASK_RXFIFOHFIE_Msk           </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Pos             (16U)                              </span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf"> 5910</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_TXFIFOFIE_Pos)  </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 5911</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE                 SDIO_MASK_TXFIFOFIE_Msk            </span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Pos             (17U)                              </span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41"> 5913</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_RXFIFOFIE_Pos)  </span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 5914</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE                 SDIO_MASK_RXFIFOFIE_Msk            </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Pos             (18U)                              </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1"> 5916</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_TXFIFOEIE_Pos)  </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 5917</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE                 SDIO_MASK_TXFIFOEIE_Msk            </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Pos             (19U)                              </span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b"> 5919</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Msk             (0x1UL &lt;&lt; SDIO_MASK_RXFIFOEIE_Pos)  </span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 5920</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE                 SDIO_MASK_RXFIFOEIE_Msk            </span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Pos              (20U)                              </span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801"> 5922</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Msk              (0x1UL &lt;&lt; SDIO_MASK_TXDAVLIE_Pos)   </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 5923</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE                  SDIO_MASK_TXDAVLIE_Msk             </span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Pos              (21U)                              </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756"> 5925</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Msk              (0x1UL &lt;&lt; SDIO_MASK_RXDAVLIE_Pos)   </span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 5926</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE                  SDIO_MASK_RXDAVLIE_Msk             </span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Pos              (22U)                              </span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd"> 5928</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Msk              (0x1UL &lt;&lt; SDIO_MASK_SDIOITIE_Pos)   </span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 5929</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE                  SDIO_MASK_SDIOITIE_Msk             </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Pos            (23U)                              </span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7131c534b24505a7ec74cfbcd2d2fbca"> 5931</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Msk            (0x1UL &lt;&lt; SDIO_MASK_CEATAENDIE_Pos) </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 5932</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE                SDIO_MASK_CEATAENDIE_Msk           </span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Pos          (0U)                               </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea"> 5936</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Msk          (0xFFFFFFUL &lt;&lt; SDIO_FIFOCNT_FIFOCOUNT_Pos) </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 5937</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT              SDIO_FIFOCNT_FIFOCOUNT_Msk         </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Pos              (0U)                               </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff"> 5941</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Msk              (0xFFFFFFFFUL &lt;&lt; SDIO_FIFO_FIFODATA_Pos) </span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 5942</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA                  SDIO_FIFO_FIFODATA_Msk             </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">/*                                   USB Device FS                            */</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160; </div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952"> 5951</a></span>&#160;<span class="preprocessor">#define  USB_EP0R                            USB_BASE                      </span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307"> 5952</a></span>&#160;<span class="preprocessor">#define  USB_EP1R                            (USB_BASE + 0x00000004)       </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4"> 5953</a></span>&#160;<span class="preprocessor">#define  USB_EP2R                            (USB_BASE + 0x00000008)       </span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2"> 5954</a></span>&#160;<span class="preprocessor">#define  USB_EP3R                            (USB_BASE + 0x0000000C)       </span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2"> 5955</a></span>&#160;<span class="preprocessor">#define  USB_EP4R                            (USB_BASE + 0x00000010)       </span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b"> 5956</a></span>&#160;<span class="preprocessor">#define  USB_EP5R                            (USB_BASE + 0x00000014)       </span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592"> 5957</a></span>&#160;<span class="preprocessor">#define  USB_EP6R                            (USB_BASE + 0x00000018)       </span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada"> 5958</a></span>&#160;<span class="preprocessor">#define  USB_EP7R                            (USB_BASE + 0x0000001C)       </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment">/* bit positions */</span> </div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX_Pos                       (15U)                          </span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270"> 5962</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX_Msk                       (0x1UL &lt;&lt; USB_EP_CTR_RX_Pos)    </span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d"> 5963</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX                           USB_EP_CTR_RX_Msk              </span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX_Pos                      (14U)                          </span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f"> 5965</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX_Msk                      (0x1UL &lt;&lt; USB_EP_DTOG_RX_Pos)   </span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8"> 5966</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX                          USB_EP_DTOG_RX_Msk             </span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define USB_EPRX_STAT_Pos                       (12U)                          </span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615"> 5968</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT_Msk                       (0x3UL &lt;&lt; USB_EPRX_STAT_Pos)    </span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2"> 5969</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT                           USB_EPRX_STAT_Msk              </span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define USB_EP_SETUP_Pos                        (11U)                          </span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588"> 5971</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP_Msk                        (0x1UL &lt;&lt; USB_EP_SETUP_Pos)     </span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873"> 5972</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP                            USB_EP_SETUP_Msk               </span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD_Pos                      (9U)                           </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a"> 5974</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD_Msk                      (0x3UL &lt;&lt; USB_EP_T_FIELD_Pos)   </span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66"> 5975</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD                          USB_EP_T_FIELD_Msk             </span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define USB_EP_KIND_Pos                         (8U)                           </span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0"> 5977</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND_Msk                         (0x1UL &lt;&lt; USB_EP_KIND_Pos)      </span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c"> 5978</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND                             USB_EP_KIND_Msk                </span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX_Pos                       (7U)                           </span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b"> 5980</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX_Msk                       (0x1UL &lt;&lt; USB_EP_CTR_TX_Pos)    </span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e"> 5981</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX                           USB_EP_CTR_TX_Msk              </span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX_Pos                      (6U)                           </span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb"> 5983</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX_Msk                      (0x1UL &lt;&lt; USB_EP_DTOG_TX_Pos)   </span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f"> 5984</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX                          USB_EP_DTOG_TX_Msk             </span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define USB_EPTX_STAT_Pos                       (4U)                           </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8"> 5986</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT_Msk                       (0x3UL &lt;&lt; USB_EPTX_STAT_Pos)    </span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e"> 5987</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT                           USB_EPTX_STAT_Msk              </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD_Pos                    (0U)                           </span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27"> 5989</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD_Msk                    (0xFUL &lt;&lt; USB_EPADDR_FIELD_Pos) </span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1"> 5990</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD                        USB_EPADDR_FIELD_Msk           </span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define  USB_EPREG_MASK                      (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK_Pos                    (9U)                           </span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929"> 5996</a></span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK_Msk                    (0x3UL &lt;&lt; USB_EP_TYPE_MASK_Pos) </span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f"> 5997</a></span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK                        USB_EP_TYPE_MASK_Msk           </span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f"> 5998</a></span>&#160;<span class="preprocessor">#define USB_EP_BULK                             0x00000000U                    </span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7"> 5999</a></span>&#160;<span class="preprocessor">#define USB_EP_CONTROL                          0x00000200U                    </span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b"> 6000</a></span>&#160;<span class="preprocessor">#define USB_EP_ISOCHRONOUS                      0x00000400U                    </span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352"> 6001</a></span>&#160;<span class="preprocessor">#define USB_EP_INTERRUPT                        0x00000600U                    </span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define  USB_EP_T_MASK                          (~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160; </div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define  USB_EPKIND_MASK                        (~USB_EP_KIND &amp; USB_EPREG_MASK)  </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2"> 6006</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_DIS                           0x00000000U                    </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc"> 6007</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_STALL                         0x00000010U                    </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950"> 6008</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_NAK                           0x00000020U                    </span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70"> 6009</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_VALID                         0x00000030U                    </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464"> 6010</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG1                          0x00000010U                    </span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037"> 6011</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG2                          0x00000020U                    </span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define  USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c"> 6014</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_DIS                           0x00000000U                    </span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6"> 6015</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_STALL                         0x00001000U                    </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9"> 6016</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_NAK                           0x00002000U                    </span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf"> 6017</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_VALID                         0x00003000U                    </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce"> 6018</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG1                          0x00001000U                    </span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86"> 6019</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG2                          0x00002000U                    </span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define  USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160; </div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define USB_EP0R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8"> 6024</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EA_Msk                         (0xFUL &lt;&lt; USB_EP0R_EA_Pos)      </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223"> 6025</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EA                             USB_EP0R_EA_Msk                </span></div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419"> 6028</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP0R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57"> 6029</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX                        USB_EP0R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4"> 6030</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP0R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12"> 6031</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP0R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236"> 6034</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP0R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092"> 6035</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX                        USB_EP0R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1"> 6037</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP0R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460"> 6038</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX                         USB_EP0R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4"> 6040</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP0R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440"> 6041</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND                        USB_EP0R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad"> 6044</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP0R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6"> 6045</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE                        USB_EP0R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4"> 6046</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP0R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5"> 6047</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP0R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c"> 6050</a></span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP0R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e"> 6051</a></span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP                          USB_EP0R_SETUP_Msk             </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8"> 6054</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP0R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14"> 6055</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX                        USB_EP0R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08"> 6056</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP0R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690"> 6057</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP0R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1"> 6060</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP0R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c"> 6061</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX                        USB_EP0R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586"> 6063</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP0R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f"> 6064</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX                         USB_EP0R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define USB_EP1R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d"> 6068</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EA_Msk                         (0xFUL &lt;&lt; USB_EP1R_EA_Pos)      </span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b"> 6069</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EA                             USB_EP1R_EA_Msk                </span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f"> 6072</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP1R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72"> 6073</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX                        USB_EP1R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524"> 6074</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP1R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c"> 6075</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP1R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a"> 6078</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP1R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977"> 6079</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX                        USB_EP1R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c"> 6081</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP1R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c"> 6082</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX                         USB_EP1R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d"> 6084</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP1R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3"> 6085</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND                        USB_EP1R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba"> 6088</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP1R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b"> 6089</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE                        USB_EP1R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816"> 6090</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP1R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234"> 6091</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP1R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c"> 6094</a></span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP1R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716"> 6095</a></span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP                          USB_EP1R_SETUP_Msk             </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5"> 6098</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP1R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8"> 6099</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX                        USB_EP1R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b"> 6100</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP1R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2"> 6101</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP1R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2"> 6104</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP1R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf"> 6105</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX                        USB_EP1R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872"> 6107</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP1R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f"> 6108</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX                         USB_EP1R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define USB_EP2R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e"> 6112</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EA_Msk                         (0xFUL &lt;&lt; USB_EP2R_EA_Pos)      </span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12"> 6113</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EA                             USB_EP2R_EA_Msk                </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e"> 6116</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP2R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919"> 6117</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX                        USB_EP2R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f"> 6118</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP2R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272"> 6119</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP2R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776"> 6122</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP2R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938"> 6123</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX                        USB_EP2R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41"> 6125</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP2R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135"> 6126</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX                         USB_EP2R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8"> 6128</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP2R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec"> 6129</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND                        USB_EP2R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b"> 6132</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP2R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b"> 6133</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE                        USB_EP2R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367"> 6134</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP2R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164"> 6135</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP2R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951"> 6138</a></span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP2R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f"> 6139</a></span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP                          USB_EP2R_SETUP_Msk             </span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d"> 6142</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP2R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8"> 6143</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX                        USB_EP2R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414"> 6144</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP2R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973"> 6145</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP2R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1"> 6148</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP2R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8"> 6149</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX                        USB_EP2R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234"> 6151</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP2R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e"> 6152</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX                         USB_EP2R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define USB_EP3R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001"> 6156</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EA_Msk                         (0xFUL &lt;&lt; USB_EP3R_EA_Pos)      </span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d"> 6157</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EA                             USB_EP3R_EA_Msk                </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505"> 6160</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP3R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202"> 6161</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX                        USB_EP3R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902"> 6162</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP3R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9"> 6163</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP3R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0"> 6166</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP3R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153"> 6167</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX                        USB_EP3R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9"> 6169</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP3R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6"> 6170</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX                         USB_EP3R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088"> 6172</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP3R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2"> 6173</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND                        USB_EP3R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9"> 6176</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP3R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280"> 6177</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE                        USB_EP3R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3"> 6178</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP3R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f"> 6179</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP3R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd"> 6182</a></span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP3R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68"> 6183</a></span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP                          USB_EP3R_SETUP_Msk             </span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7"> 6186</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP3R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19"> 6187</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX                        USB_EP3R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2"> 6188</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP3R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801"> 6189</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP3R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d"> 6192</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP3R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac"> 6193</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX                        USB_EP3R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7"> 6195</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP3R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675"> 6196</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX                         USB_EP3R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define USB_EP4R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237"> 6200</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EA_Msk                         (0xFUL &lt;&lt; USB_EP4R_EA_Pos)      </span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668"> 6201</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EA                             USB_EP4R_EA_Msk                </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786"> 6204</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP4R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b"> 6205</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX                        USB_EP4R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46"> 6206</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP4R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549"> 6207</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP4R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7"> 6210</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP4R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27"> 6211</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX                        USB_EP4R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3"> 6213</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP4R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca"> 6214</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX                         USB_EP4R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a"> 6216</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP4R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9"> 6217</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND                        USB_EP4R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d"> 6220</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP4R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702"> 6221</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE                        USB_EP4R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2"> 6222</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP4R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623"> 6223</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP4R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b"> 6226</a></span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP4R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615"> 6227</a></span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP                          USB_EP4R_SETUP_Msk             </span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c"> 6230</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP4R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597"> 6231</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX                        USB_EP4R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731"> 6232</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP4R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846"> 6233</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP4R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28"> 6236</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP4R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf"> 6237</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX                        USB_EP4R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786"> 6239</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP4R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7"> 6240</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX                         USB_EP4R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define USB_EP5R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"> 6244</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EA_Msk                         (0xFUL &lt;&lt; USB_EP5R_EA_Pos)      </span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40"> 6245</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EA                             USB_EP5R_EA_Msk                </span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5"> 6248</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP5R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6"> 6249</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX                        USB_EP5R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04"> 6250</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP5R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a"> 6251</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP5R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395"> 6254</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP5R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49"> 6255</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX                        USB_EP5R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2"> 6257</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP5R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24"> 6258</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX                         USB_EP5R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4"> 6260</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP5R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d"> 6261</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND                        USB_EP5R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211"> 6264</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP5R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297"> 6265</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE                        USB_EP5R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6"> 6266</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP5R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9"> 6267</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP5R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182"> 6270</a></span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP5R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e"> 6271</a></span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP                          USB_EP5R_SETUP_Msk             </span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e"> 6274</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP5R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d"> 6275</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX                        USB_EP5R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0"> 6276</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP5R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02"> 6277</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP5R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219"> 6280</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP5R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4"> 6281</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX                        USB_EP5R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a"> 6283</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP5R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25"> 6284</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX                         USB_EP5R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define USB_EP6R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10"> 6288</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EA_Msk                         (0xFUL &lt;&lt; USB_EP6R_EA_Pos)      </span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18"> 6289</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EA                             USB_EP6R_EA_Msk                </span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d"> 6292</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP6R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f"> 6293</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX                        USB_EP6R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e"> 6294</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP6R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2"> 6295</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP6R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8"> 6298</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP6R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c"> 6299</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX                        USB_EP6R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd"> 6301</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP6R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae"> 6302</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX                         USB_EP6R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e"> 6304</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP6R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364"> 6305</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND                        USB_EP6R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023"> 6308</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP6R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034"> 6309</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE                        USB_EP6R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744"> 6310</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP6R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f"> 6311</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP6R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146"> 6314</a></span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP6R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a"> 6315</a></span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP                          USB_EP6R_SETUP_Msk             </span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be"> 6318</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP6R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543"> 6319</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX                        USB_EP6R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356"> 6320</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP6R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333"> 6321</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP6R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa"> 6324</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP6R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a"> 6325</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX                        USB_EP6R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da"> 6327</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP6R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9"> 6328</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX                         USB_EP6R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define USB_EP7R_EA_Pos                         (0U)                           </span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09"> 6332</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EA_Msk                         (0xFUL &lt;&lt; USB_EP7R_EA_Pos)      </span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2"> 6333</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EA                             USB_EP7R_EA_Msk                </span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_Pos                    (4U)                           </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40"> 6336</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_Msk                    (0x3UL &lt;&lt; USB_EP7R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f"> 6337</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX                        USB_EP7R_STAT_TX_Msk           </span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08"> 6338</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_0                      (0x1UL &lt;&lt; USB_EP7R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439"> 6339</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_1                      (0x2UL &lt;&lt; USB_EP7R_STAT_TX_Pos) </span></div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX_Pos                    (6U)                           </span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92"> 6342</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX_Msk                    (0x1UL &lt;&lt; USB_EP7R_DTOG_TX_Pos) </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e"> 6343</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX                        USB_EP7R_DTOG_TX_Msk           </span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX_Pos                     (7U)                           </span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae"> 6345</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX_Msk                     (0x1UL &lt;&lt; USB_EP7R_CTR_TX_Pos)  </span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1"> 6346</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX                         USB_EP7R_CTR_TX_Msk            </span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND_Pos                    (8U)                           </span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae"> 6348</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND_Msk                    (0x1UL &lt;&lt; USB_EP7R_EP_KIND_Pos) </span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a"> 6349</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND                        USB_EP7R_EP_KIND_Msk           </span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_Pos                    (9U)                           </span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae"> 6352</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_Msk                    (0x3UL &lt;&lt; USB_EP7R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92"> 6353</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE                        USB_EP7R_EP_TYPE_Msk           </span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac"> 6354</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_0                      (0x1UL &lt;&lt; USB_EP7R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f"> 6355</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_1                      (0x2UL &lt;&lt; USB_EP7R_EP_TYPE_Pos) </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5"> 6358</a></span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP_Msk                      (0x1UL &lt;&lt; USB_EP7R_SETUP_Pos)   </span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40"> 6359</a></span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP                          USB_EP7R_SETUP_Msk             </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_Pos                    (12U)                          </span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b"> 6362</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_Msk                    (0x3UL &lt;&lt; USB_EP7R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf"> 6363</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX                        USB_EP7R_STAT_RX_Msk           </span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf"> 6364</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_0                      (0x1UL &lt;&lt; USB_EP7R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e"> 6365</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_1                      (0x2UL &lt;&lt; USB_EP7R_STAT_RX_Pos) </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2"> 6368</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX_Msk                    (0x1UL &lt;&lt; USB_EP7R_DTOG_RX_Pos) </span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b"> 6369</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX                        USB_EP7R_DTOG_RX_Msk           </span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX_Pos                     (15U)                          </span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8184ec0571ebca6d5d5b498be738961"> 6371</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX_Msk                     (0x1UL &lt;&lt; USB_EP7R_CTR_RX_Pos)  </span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX                         USB_EP7R_CTR_RX_Msk            </span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define USB_CNTR_FRES_Pos                       (0U)                           </span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece"> 6377</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FRES_Msk                       (0x1UL &lt;&lt; USB_CNTR_FRES_Pos)    </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 6378</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FRES                           USB_CNTR_FRES_Msk              </span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN_Pos                       (1U)                           </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962"> 6380</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN_Msk                       (0x1UL &lt;&lt; USB_CNTR_PDWN_Pos)    </span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 6381</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN                           USB_CNTR_PDWN_Msk              </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define USB_CNTR_LP_MODE_Pos                    (2U)                           </span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae32b50248b963a2760db7f83c38b81eb"> 6383</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LP_MODE_Msk                    (0x1UL &lt;&lt; USB_CNTR_LP_MODE_Pos) </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a"> 6384</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LP_MODE                        USB_CNTR_LP_MODE_Msk           </span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP_Pos                      (3U)                           </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4"> 6386</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP_Msk                      (0x1UL &lt;&lt; USB_CNTR_FSUSP_Pos)   </span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a"> 6387</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP                          USB_CNTR_FSUSP_Msk             </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME_Pos                     (4U)                           </span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090"> 6389</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME_Msk                     (0x1UL &lt;&lt; USB_CNTR_RESUME_Pos)  </span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 6390</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME                         USB_CNTR_RESUME_Msk            </span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM_Pos                      (8U)                           </span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f"> 6392</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM_Msk                      (0x1UL &lt;&lt; USB_CNTR_ESOFM_Pos)   </span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 6393</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM                          USB_CNTR_ESOFM_Msk             </span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM_Pos                       (9U)                           </span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e"> 6395</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM_Msk                       (0x1UL &lt;&lt; USB_CNTR_SOFM_Pos)    </span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 6396</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM                           USB_CNTR_SOFM_Msk              </span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM_Pos                     (10U)                          </span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae"> 6398</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM_Msk                     (0x1UL &lt;&lt; USB_CNTR_RESETM_Pos)  </span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 6399</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM                         USB_CNTR_RESETM_Msk            </span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM_Pos                      (11U)                          </span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac"> 6401</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM_Msk                      (0x1UL &lt;&lt; USB_CNTR_SUSPM_Pos)   </span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 6402</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM                          USB_CNTR_SUSPM_Msk             </span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM_Pos                      (12U)                          </span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35"> 6404</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM_Msk                      (0x1UL &lt;&lt; USB_CNTR_WKUPM_Pos)   </span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 6405</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM                          USB_CNTR_WKUPM_Msk             </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM_Pos                       (13U)                          </span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399"> 6407</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM_Msk                       (0x1UL &lt;&lt; USB_CNTR_ERRM_Pos)    </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 6408</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM                           USB_CNTR_ERRM_Msk              </span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM_Pos                    (14U)                          </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9"> 6410</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM_Msk                    (0x1UL &lt;&lt; USB_CNTR_PMAOVRM_Pos) </span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 6411</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM                        USB_CNTR_PMAOVRM_Msk           </span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM_Pos                       (15U)                          </span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6"> 6413</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM_Msk                       (0x1UL &lt;&lt; USB_CNTR_CTRM_Pos)    </span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 6414</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM                           USB_CNTR_CTRM_Msk              </span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID_Pos                      (0U)                           </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9"> 6418</a></span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID_Msk                      (0xFUL &lt;&lt; USB_ISTR_EP_ID_Pos)   </span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 6419</a></span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID                          USB_ISTR_EP_ID_Msk             </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define USB_ISTR_DIR_Pos                        (4U)                           </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b"> 6421</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR_Msk                        (0x1UL &lt;&lt; USB_ISTR_DIR_Pos)     </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 6422</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR                            USB_ISTR_DIR_Msk               </span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF_Pos                       (8U)                           </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08"> 6424</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF_Msk                       (0x1UL &lt;&lt; USB_ISTR_ESOF_Pos)    </span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 6425</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF                           USB_ISTR_ESOF_Msk              </span></div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define USB_ISTR_SOF_Pos                        (9U)                           </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a"> 6427</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF_Msk                        (0x1UL &lt;&lt; USB_ISTR_SOF_Pos)     </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 6428</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF                            USB_ISTR_SOF_Msk               </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define USB_ISTR_RESET_Pos                      (10U)                          </span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b"> 6430</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET_Msk                      (0x1UL &lt;&lt; USB_ISTR_RESET_Pos)   </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 6431</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET                          USB_ISTR_RESET_Msk             </span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP_Pos                       (11U)                          </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f"> 6433</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP_Msk                       (0x1UL &lt;&lt; USB_ISTR_SUSP_Pos)    </span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 6434</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP                           USB_ISTR_SUSP_Msk              </span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP_Pos                       (12U)                          </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d"> 6436</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP_Msk                       (0x1UL &lt;&lt; USB_ISTR_WKUP_Pos)    </span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 6437</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP                           USB_ISTR_WKUP_Msk              </span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define USB_ISTR_ERR_Pos                        (13U)                          </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461"> 6439</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR_Msk                        (0x1UL &lt;&lt; USB_ISTR_ERR_Pos)     </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 6440</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR                            USB_ISTR_ERR_Msk               </span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR_Pos                     (14U)                          </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8"> 6442</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR_Msk                     (0x1UL &lt;&lt; USB_ISTR_PMAOVR_Pos)  </span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 6443</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR                         USB_ISTR_PMAOVR_Msk            </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define USB_ISTR_CTR_Pos                        (15U)                          </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f"> 6445</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR_Msk                        (0x1UL &lt;&lt; USB_ISTR_CTR_Pos)     </span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 6446</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR                            USB_ISTR_CTR_Msk               </span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define USB_FNR_FN_Pos                          (0U)                           </span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d"> 6450</a></span>&#160;<span class="preprocessor">#define USB_FNR_FN_Msk                          (0x7FFUL &lt;&lt; USB_FNR_FN_Pos)     </span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 6451</a></span>&#160;<span class="preprocessor">#define USB_FNR_FN                              USB_FNR_FN_Msk                 </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define USB_FNR_LSOF_Pos                        (11U)                          </span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5"> 6453</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF_Msk                        (0x3UL &lt;&lt; USB_FNR_LSOF_Pos)     </span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 6454</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF                            USB_FNR_LSOF_Msk               </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define USB_FNR_LCK_Pos                         (13U)                          </span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0"> 6456</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK_Msk                         (0x1UL &lt;&lt; USB_FNR_LCK_Pos)      </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 6457</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK                             USB_FNR_LCK_Msk                </span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define USB_FNR_RXDM_Pos                        (14U)                          </span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e"> 6459</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM_Msk                        (0x1UL &lt;&lt; USB_FNR_RXDM_Pos)     </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 6460</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM                            USB_FNR_RXDM_Msk               </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define USB_FNR_RXDP_Pos                        (15U)                          </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb"> 6462</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP_Msk                        (0x1UL &lt;&lt; USB_FNR_RXDP_Pos)     </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 6463</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP                            USB_FNR_RXDP_Msk               </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD_Pos                       (0U)                           </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4"> 6467</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD_Msk                       (0x7FUL &lt;&lt; USB_DADDR_ADD_Pos)   </span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052"> 6468</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD                           USB_DADDR_ADD_Msk              </span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0_Pos                      (0U)                           </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad"> 6470</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD0_Pos)   </span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7"> 6471</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0                          USB_DADDR_ADD0_Msk             </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1_Pos                      (1U)                           </span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323"> 6473</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD1_Pos)   </span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda"> 6474</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1                          USB_DADDR_ADD1_Msk             </span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2_Pos                      (2U)                           </span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9"> 6476</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD2_Pos)   </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9"> 6477</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2                          USB_DADDR_ADD2_Msk             </span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3_Pos                      (3U)                           </span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8"> 6479</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD3_Pos)   </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020"> 6480</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3                          USB_DADDR_ADD3_Msk             </span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4_Pos                      (4U)                           </span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b"> 6482</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD4_Pos)   </span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6"> 6483</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4                          USB_DADDR_ADD4_Msk             </span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5_Pos                      (5U)                           </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98"> 6485</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD5_Pos)   </span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e"> 6486</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5                          USB_DADDR_ADD5_Msk             </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6_Pos                      (6U)                           </span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070"> 6488</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6_Msk                      (0x1UL &lt;&lt; USB_DADDR_ADD6_Pos)   </span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c"> 6489</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6                          USB_DADDR_ADD6_Msk             </span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define USB_DADDR_EF_Pos                        (7U)                           </span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775"> 6492</a></span>&#160;<span class="preprocessor">#define USB_DADDR_EF_Msk                        (0x1UL &lt;&lt; USB_DADDR_EF_Pos)     </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 6493</a></span>&#160;<span class="preprocessor">#define USB_DADDR_EF                            USB_DADDR_EF_Msk               </span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span>    </div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE_Pos                   (3U)                           </span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c08e0438db5a78821942a721d17f651"> 6497</a></span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE_Msk                   (0x1FFFUL &lt;&lt; USB_BTABLE_BTABLE_Pos) </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE                       USB_BTABLE_BTABLE_Msk          </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29"> 6503</a></span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos) </span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9"> 6504</a></span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX                   USB_ADDR0_TX_ADDR0_TX_Msk      </span></div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49"> 6508</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos) </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9"> 6509</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX                   USB_ADDR1_TX_ADDR1_TX_Msk      </span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span></div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1"> 6513</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos) </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27"> 6514</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX                   USB_ADDR2_TX_ADDR2_TX_Msk      </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f"> 6518</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos) </span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92"> 6519</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX                   USB_ADDR3_TX_ADDR3_TX_Msk      </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3"> 6523</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos) </span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e"> 6524</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX                   USB_ADDR4_TX_ADDR4_TX_Msk      </span></div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc"> 6528</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos) </span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129"> 6529</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX                   USB_ADDR5_TX_ADDR5_TX_Msk      </span></div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9"> 6533</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos) </span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7"> 6534</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX                   USB_ADDR6_TX_ADDR6_TX_Msk      </span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a"> 6538</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos) </span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904"> 6539</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX                   USB_ADDR7_TX_ADDR7_TX_Msk      </span></div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160; </div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6"> 6545</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos) </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611"> 6546</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX                 USB_COUNT0_TX_COUNT0_TX_Msk    </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3"> 6550</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos) </span></div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373"> 6551</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX                 USB_COUNT1_TX_COUNT1_TX_Msk    </span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673"> 6555</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos) </span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138"> 6556</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX                 USB_COUNT2_TX_COUNT2_TX_Msk    </span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9"> 6560</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos) </span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f"> 6561</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX                 USB_COUNT3_TX_COUNT3_TX_Msk    </span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28"> 6565</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos) </span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2"> 6566</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX                 USB_COUNT4_TX_COUNT4_TX_Msk    </span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753"> 6570</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos) </span></div>
<div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e"> 6571</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX                 USB_COUNT5_TX_COUNT5_TX_Msk    </span></div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e"> 6575</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos) </span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208"> 6576</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX                 USB_COUNT6_TX_COUNT6_TX_Msk    </span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b"> 6580</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Msk             (0x3FFUL &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos) </span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4"> 6581</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX                 USB_COUNT7_TX_COUNT7_TX_Msk    </span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160; </div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c"> 6586</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_0_COUNT0_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9"> 6589</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_1_COUNT0_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada"> 6592</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_0_COUNT1_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b"> 6595</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_1_COUNT1_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a"> 6598</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_0_COUNT2_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5"> 6601</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_1_COUNT2_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e"> 6604</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_0_COUNT3_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"> 6607</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_1_COUNT3_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27"> 6610</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_0_COUNT4_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb"> 6613</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_1_COUNT4_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f"> 6616</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_0_COUNT5_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f"> 6619</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_1_COUNT5_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329"> 6622</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_0_COUNT6_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba"> 6625</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_1_COUNT6_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de"> 6628</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_0_COUNT7_TX_0             0x000003FFU         </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128"> 6631</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_1_COUNT7_TX_1             0x03FF0000U         </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160; </div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff"> 6637</a></span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos) </span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11"> 6638</a></span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX                   USB_ADDR0_RX_ADDR0_RX_Msk      </span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566"> 6642</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos) </span></div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3"> 6643</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX                   USB_ADDR1_RX_ADDR1_RX_Msk      </span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5"> 6647</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos) </span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7"> 6648</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX                   USB_ADDR2_RX_ADDR2_RX_Msk      </span></div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f"> 6652</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos) </span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7"> 6653</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX                   USB_ADDR3_RX_ADDR3_RX_Msk      </span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53"> 6657</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos) </span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5"> 6658</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX                   USB_ADDR4_RX_ADDR4_RX_Msk      </span></div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb"> 6662</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos) </span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85"> 6663</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX                   USB_ADDR5_RX_ADDR5_RX_Msk      </span></div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61"> 6667</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos) </span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6"> 6668</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX                   USB_ADDR6_RX_ADDR6_RX_Msk      </span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Pos               (1U)                           </span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc"> 6672</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Msk               (0x7FFFUL &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos) </span></div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006"> 6673</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX                   USB_ADDR7_RX_ADDR7_RX_Msk      </span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160; </div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c"> 6679</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos) </span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d"> 6680</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX                 USB_COUNT0_RX_COUNT0_RX_Msk    </span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872"> 6683</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb"> 6684</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK                 USB_COUNT0_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a"> 6685</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0"> 6686</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505"> 6687</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c"> 6688</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443"> 6689</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c"> 6692</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90"> 6693</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE                    USB_COUNT0_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d"> 6697</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos) </span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a"> 6698</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX                 USB_COUNT1_RX_COUNT1_RX_Msk    </span></div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064"> 6701</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217"> 6702</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK                 USB_COUNT1_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc"> 6703</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d"> 6704</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c"> 6705</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351"> 6706</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85"> 6707</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a"> 6710</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925"> 6711</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE                    USB_COUNT1_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b"> 6715</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos) </span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807"> 6716</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX                 USB_COUNT2_RX_COUNT2_RX_Msk    </span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef"> 6719</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000"> 6720</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK                 USB_COUNT2_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0"> 6721</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141"> 6722</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866"> 6723</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc"> 6724</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6"> 6725</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16"> 6728</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295"> 6729</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE                    USB_COUNT2_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6"> 6733</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos) </span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7"> 6734</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX                 USB_COUNT3_RX_COUNT3_RX_Msk    </span></div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2"> 6737</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7"> 6738</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK                 USB_COUNT3_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66"> 6739</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227"> 6740</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231"> 6741</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d"> 6742</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241"> 6743</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d"> 6746</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2"> 6747</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE                    USB_COUNT3_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span></div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05"> 6751</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos) </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae"> 6752</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX                 USB_COUNT4_RX_COUNT4_RX_Msk    </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011"> 6755</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384"> 6756</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK                 USB_COUNT4_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c"> 6757</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d"> 6758</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6"> 6759</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba"> 6760</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d"> 6761</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2"> 6764</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61"> 6765</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE                    USB_COUNT4_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376"> 6769</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos) </span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba"> 6770</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX                 USB_COUNT5_RX_COUNT5_RX_Msk    </span></div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f"> 6773</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689"> 6774</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK                 USB_COUNT5_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2"> 6775</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8"> 6776</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99"> 6777</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340"> 6778</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2"> 6779</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1"> 6782</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285"> 6783</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE                    USB_COUNT5_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5"> 6787</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos) </span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6"> 6788</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX                 USB_COUNT6_RX_COUNT6_RX_Msk    </span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b"> 6791</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac"> 6792</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK                 USB_COUNT6_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9"> 6793</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb"> 6794</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a"> 6795</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f"> 6796</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6"> 6797</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de"> 6800</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94"> 6801</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE                    USB_COUNT6_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Pos             (0U)                           </span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59"> 6805</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Msk             (0x3FFUL &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos) </span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d"> 6806</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX                 USB_COUNT7_RX_COUNT7_RX_Msk    </span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Pos             (10U)                          </span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9"> 6809</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Msk             (0x1FUL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 6810</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK                 USB_COUNT7_RX_NUM_BLOCK_Msk    </span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21"> 6811</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_0               (0x01UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4"> 6812</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_1               (0x02UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e"> 6813</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_2               (0x04UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52"> 6814</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_3               (0x08UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf"> 6815</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_4               (0x10UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Pos                (15U)                          </span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad"> 6818</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Msk                (0x1UL &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos) </span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61"> 6819</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE                    USB_COUNT7_RX_BLSIZE_Msk       </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160; </div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07"> 6824</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_COUNT0_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd"> 6826</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7"> 6827</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4"> 6828</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555"> 6829</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219"> 6830</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689"> 6831</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e"> 6833</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7"> 6836</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_COUNT0_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed"> 6838</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767"> 6839</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d"> 6840</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab"> 6841</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2"> 6842</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9"> 6843</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94"> 6845</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33"> 6848</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_COUNT1_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49"> 6850</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00"> 6851</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9"> 6852</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3"> 6853</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7"> 6854</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d"> 6855</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39"> 6857</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253"> 6860</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_COUNT1_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e"> 6862</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975"> 6863</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36"> 6864</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80"> 6865</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387"> 6866</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb"> 6867</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65"> 6869</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6"> 6872</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_COUNT2_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd"> 6874</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62"> 6875</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34"> 6876</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c"> 6877</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa"> 6878</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f"> 6879</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82"> 6881</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a"> 6884</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_COUNT2_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2"> 6886</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8"> 6887</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e"> 6888</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2"> 6889</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d"> 6890</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716"> 6891</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510"> 6893</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be"> 6896</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_COUNT3_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a"> 6898</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5"> 6899</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f"> 6900</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2"> 6901</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb"> 6902</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04"> 6903</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f"> 6905</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0"> 6908</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_COUNT3_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7"> 6910</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa"> 6911</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9"> 6912</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0"> 6913</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359"> 6914</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254"> 6915</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031"> 6917</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952"> 6920</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_COUNT4_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7"> 6922</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89"> 6923</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b"> 6924</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1"> 6925</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b"> 6926</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9"> 6927</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424"> 6929</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb"> 6932</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_COUNT4_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e"> 6934</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007"> 6935</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f"> 6936</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64"> 6937</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e"> 6938</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853"> 6939</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d"> 6941</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801"> 6944</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_COUNT5_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204"> 6946</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166"> 6947</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94"> 6948</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f"> 6949</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219"> 6950</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5"> 6951</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e"> 6953</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6"> 6956</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_COUNT5_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03"> 6958</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696"> 6959</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55"> 6960</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861"> 6961</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2"> 6962</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7"> 6963</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce"> 6965</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9"> 6968</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_COUNT6_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4"> 6970</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff"> 6971</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad"> 6972</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1"> 6973</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e"> 6974</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa"> 6975</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c"> 6977</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6"> 6980</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_COUNT6_RX_1             0x03FF0000U                   </span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81"> 6982</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1             0x7C000000U                   </span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992"> 6983</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0           0x04000000U                   </span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225"> 6984</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1           0x08000000U                   </span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14"> 6985</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2           0x10000000U                   </span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc"> 6986</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3           0x20000000U                   </span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6"> 6987</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4           0x40000000U                   </span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82"> 6989</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_BLSIZE_1                0x80000000U                   </span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9"> 6992</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_COUNT7_RX_0             0x000003FFU                    </span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99"> 6994</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0             0x00007C00U                    </span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0"> 6995</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0           0x00000400U                    </span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f"> 6996</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1           0x00000800U                    </span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79"> 6997</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2           0x00001000U                    </span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd"> 6998</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3           0x00002000U                    </span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b"> 6999</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4           0x00004000U                    </span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be"> 7001</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_BLSIZE_0                0x00008000U                    </span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d"> 7004</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_COUNT7_RX_1             0x03FF0000U                    </span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9"> 7006</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1             0x7C000000U                    </span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07"> 7007</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0           0x04000000U                    </span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97"> 7008</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1           0x08000000U                    </span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094"> 7009</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2           0x10000000U                    </span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3"> 7010</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3           0x20000000U                    </span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a"> 7011</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4           0x40000000U                    </span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff"> 7013</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_BLSIZE_1                0x80000000U                    </span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160; </div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcdd01eb82046959b22b3d254073c22"> 7023</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7afc4335014982a4cfac31de0cdbebc"> 7024</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Msk                     (0x1UL &lt;&lt; CAN_MCR_INRQ_Pos)        </span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 7025</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ                         CAN_MCR_INRQ_Msk                  </span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Pos                    (1U)                              </span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4181676e5d50d29f09805be441efc9b"> 7027</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Msk                    (0x1UL &lt;&lt; CAN_MCR_SLEEP_Pos)       </span></div>
<div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 7028</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP                        CAN_MCR_SLEEP_Msk                 </span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1c0efc56b72fa75b6e25d773ada7d2"> 7030</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Msk                     (0x1UL &lt;&lt; CAN_MCR_TXFP_Pos)        </span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 7031</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP                         CAN_MCR_TXFP_Msk                  </span></div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Pos                     (3U)                              </span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff5789ccbdf18976ec76ab44cd798e0"> 7033</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Msk                     (0x1UL &lt;&lt; CAN_MCR_RFLM_Pos)        </span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 7034</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM                         CAN_MCR_RFLM_Msk                  </span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Pos                     (4U)                              </span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f03d5006b20e144bec0f3739345bc60"> 7036</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Msk                     (0x1UL &lt;&lt; CAN_MCR_NART_Pos)        </span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 7037</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART                         CAN_MCR_NART_Msk                  </span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Pos                     (5U)                              </span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a62120fa01d4bb366f02555ddd6a0d4"> 7039</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Msk                     (0x1UL &lt;&lt; CAN_MCR_AWUM_Pos)        </span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 7040</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM                         CAN_MCR_AWUM_Msk                  </span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Pos                     (6U)                              </span></div>
<div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d923de1437f1c441b540c74c6ebd9"> 7042</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Msk                     (0x1UL &lt;&lt; CAN_MCR_ABOM_Pos)        </span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 7043</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM                         CAN_MCR_ABOM_Msk                  </span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Pos                     (7U)                              </span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a53a37c946b05dbafc5b7392d5163a3"> 7045</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Msk                     (0x1UL &lt;&lt; CAN_MCR_TTCM_Pos)        </span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 7046</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM                         CAN_MCR_TTCM_Msk                  </span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Pos                    (15U)                             </span></div>
<div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6c92ebbf496383e92f30301169b1b7"> 7048</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Msk                    (0x1UL &lt;&lt; CAN_MCR_RESET_Pos)       </span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 7049</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET                        CAN_MCR_RESET_Msk                 </span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define CAN_MCR_DBF_Pos                      (16U)                             </span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7284f1c36b5a1422050a8204ff673557"> 7051</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DBF_Msk                      (0x1UL &lt;&lt; CAN_MCR_DBF_Pos)         </span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74445921cdd9df3e44b6b9ba8f67491"> 7052</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DBF                          CAN_MCR_DBF_Msk                   </span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65998a2ace7015bb67d9a4a64e4fba5"> 7056</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Msk                     (0x1UL &lt;&lt; CAN_MSR_INAK_Pos)        </span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 7057</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK                         CAN_MSR_INAK_Msk                  </span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81eeee3e575f4bd0cf494ad946b11a90"> 7059</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Msk                     (0x1UL &lt;&lt; CAN_MSR_SLAK_Pos)        </span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 7060</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK                         CAN_MSR_SLAK_Msk                  </span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a189bb7f091383b4cbc858f14cf1dbc"> 7062</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Msk                     (0x1UL &lt;&lt; CAN_MSR_ERRI_Pos)        </span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 7063</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI                         CAN_MSR_ERRI_Msk                  </span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Pos                     (3U)                              </span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3ddd5d76a1f1e9af5926464efff245"> 7065</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Msk                     (0x1UL &lt;&lt; CAN_MSR_WKUI_Pos)        </span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 7066</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI                         CAN_MSR_WKUI_Msk                  </span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Pos                    (4U)                              </span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 7068</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Msk                    (0x1UL &lt;&lt; CAN_MSR_SLAKI_Pos)       </span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 7069</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI                        CAN_MSR_SLAKI_Msk                 </span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Pos                      (8U)                              </span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 7071</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Msk                      (0x1UL &lt;&lt; CAN_MSR_TXM_Pos)         </span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 7072</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM                          CAN_MSR_TXM_Msk                   </span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Pos                      (9U)                              </span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 7074</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Msk                      (0x1UL &lt;&lt; CAN_MSR_RXM_Pos)         </span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 7075</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM                          CAN_MSR_RXM_Msk                   </span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Pos                     (10U)                             </span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 7077</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Msk                     (0x1UL &lt;&lt; CAN_MSR_SAMP_Pos)        </span></div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 7078</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP                         CAN_MSR_SAMP_Msk                  </span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Pos                       (11U)                             </span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 7080</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Msk                       (0x1UL &lt;&lt; CAN_MSR_RX_Pos)          </span></div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 7081</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX                           CAN_MSR_RX_Msk                    </span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 7085</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Msk                    (0x1UL &lt;&lt; CAN_TSR_RQCP0_Pos)       </span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 7086</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0                        CAN_TSR_RQCP0_Msk                 </span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Pos                    (1U)                              </span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 7088</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Msk                    (0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)       </span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 7089</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0                        CAN_TSR_TXOK0_Msk                 </span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Pos                    (2U)                              </span></div>
<div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 7091</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Msk                    (0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)       </span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 7092</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0                        CAN_TSR_ALST0_Msk                 </span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 7094</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Msk                    (0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)       </span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 7095</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0                        CAN_TSR_TERR0_Msk                 </span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Pos                    (7U)                              </span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 7097</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Msk                    (0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)       </span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 7098</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0                        CAN_TSR_ABRQ0_Msk                 </span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 7100</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Msk                    (0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)       </span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 7101</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1                        CAN_TSR_RQCP1_Msk                 </span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Pos                    (9U)                              </span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 7103</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Msk                    (0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)       </span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 7104</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1                        CAN_TSR_TXOK1_Msk                 </span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Pos                    (10U)                             </span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 7106</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Msk                    (0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)       </span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 7107</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1                        CAN_TSR_ALST1_Msk                 </span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Pos                    (11U)                             </span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 7109</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Msk                    (0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)       </span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 7110</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1                        CAN_TSR_TERR1_Msk                 </span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Pos                    (15U)                             </span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 7112</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Msk                    (0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)       </span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 7113</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1                        CAN_TSR_ABRQ1_Msk                 </span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Pos                    (16U)                             </span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 7115</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Msk                    (0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)       </span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 7116</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2                        CAN_TSR_RQCP2_Msk                 </span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Pos                    (17U)                             </span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 7118</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Msk                    (0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)       </span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 7119</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2                        CAN_TSR_TXOK2_Msk                 </span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Pos                    (18U)                             </span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 7121</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Msk                    (0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)       </span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 7122</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2                        CAN_TSR_ALST2_Msk                 </span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Pos                    (19U)                             </span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 7124</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Msk                    (0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)       </span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 7125</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2                        CAN_TSR_TERR2_Msk                 </span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Pos                    (23U)                             </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 7127</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Msk                    (0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)       </span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 7128</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2                        CAN_TSR_ABRQ2_Msk                 </span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Pos                     (24U)                             </span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 7130</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Msk                     (0x3UL &lt;&lt; CAN_TSR_CODE_Pos)        </span></div>
<div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 7131</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE                         CAN_TSR_CODE_Msk                  </span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Pos                      (26U)                             </span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 7134</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Msk                      (0x7UL &lt;&lt; CAN_TSR_TME_Pos)         </span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 7135</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME                          CAN_TSR_TME_Msk                   </span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Pos                     (26U)                             </span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 7137</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Msk                     (0x1UL &lt;&lt; CAN_TSR_TME0_Pos)        </span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 7138</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0                         CAN_TSR_TME0_Msk                  </span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Pos                     (27U)                             </span></div>
<div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 7140</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Msk                     (0x1UL &lt;&lt; CAN_TSR_TME1_Pos)        </span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 7141</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1                         CAN_TSR_TME1_Msk                  </span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Pos                     (28U)                             </span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 7143</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Msk                     (0x1UL &lt;&lt; CAN_TSR_TME2_Pos)        </span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 7144</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2                         CAN_TSR_TME2_Msk                  </span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Pos                      (29U)                             </span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 7147</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Msk                      (0x7UL &lt;&lt; CAN_TSR_LOW_Pos)         </span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 7148</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW                          CAN_TSR_LOW_Msk                   </span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Pos                     (29U)                             </span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 7150</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Msk                     (0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)        </span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 7151</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0                         CAN_TSR_LOW0_Msk                  </span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Pos                     (30U)                             </span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 7153</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Msk                     (0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)        </span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 7154</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1                         CAN_TSR_LOW1_Msk                  </span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Pos                     (31U)                             </span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 7156</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Msk                     (0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)        </span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 7157</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2                         CAN_TSR_LOW2_Msk                  </span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 7161</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Msk                    (0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)       </span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 7162</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0                        CAN_RF0R_FMP0_Msk                 </span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Pos                   (3U)                              </span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 7164</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Msk                   (0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)      </span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 7165</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0                       CAN_RF0R_FULL0_Msk                </span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 7167</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Msk                   (0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)      </span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 7168</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0                       CAN_RF0R_FOVR0_Msk                </span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Pos                   (5U)                              </span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 7170</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Msk                   (0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)      </span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 7171</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0                       CAN_RF0R_RFOM0_Msk                </span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 7175</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Msk                    (0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)       </span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 7176</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1                        CAN_RF1R_FMP1_Msk                 </span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Pos                   (3U)                              </span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 7178</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Msk                   (0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)      </span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 7179</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1                       CAN_RF1R_FULL1_Msk                </span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 7181</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Msk                   (0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)      </span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 7182</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1                       CAN_RF1R_FOVR1_Msk                </span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Pos                   (5U)                              </span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 7184</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Msk                   (0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)      </span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 7185</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1                       CAN_RF1R_RFOM1_Msk                </span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 7189</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Msk                    (0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)       </span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 7190</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE                        CAN_IER_TMEIE_Msk                 </span></div>
<div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Pos                   (1U)                              </span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 7192</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Msk                   (0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)      </span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 7193</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0                       CAN_IER_FMPIE0_Msk                </span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Pos                    (2U)                              </span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 7195</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Msk                    (0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)       </span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 7196</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0                        CAN_IER_FFIE0_Msk                 </span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Pos                   (3U)                              </span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 7198</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Msk                   (0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)      </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 7199</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0                       CAN_IER_FOVIE0_Msk                </span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 7201</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Msk                   (0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)      </span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 7202</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1                       CAN_IER_FMPIE1_Msk                </span></div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Pos                    (5U)                              </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 7204</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Msk                    (0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)       </span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 7205</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1                        CAN_IER_FFIE1_Msk                 </span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Pos                   (6U)                              </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 7207</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Msk                   (0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)      </span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 7208</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1                       CAN_IER_FOVIE1_Msk                </span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 7210</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Msk                    (0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)       </span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 7211</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE                        CAN_IER_EWGIE_Msk                 </span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Pos                    (9U)                              </span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 7213</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Msk                    (0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)       </span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 7214</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE                        CAN_IER_EPVIE_Msk                 </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Pos                    (10U)                             </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 7216</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Msk                    (0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)       </span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 7217</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE                        CAN_IER_BOFIE_Msk                 </span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Pos                    (11U)                             </span></div>
<div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 7219</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Msk                    (0x1UL &lt;&lt; CAN_IER_LECIE_Pos)       </span></div>
<div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 7220</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE                        CAN_IER_LECIE_Msk                 </span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Pos                    (15U)                             </span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 7222</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Msk                    (0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)       </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 7223</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE                        CAN_IER_ERRIE_Msk                 </span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Pos                    (16U)                             </span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 7225</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Msk                    (0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)       </span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 7226</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE                        CAN_IER_WKUIE_Msk                 </span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Pos                    (17U)                             </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 7228</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Msk                    (0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)       </span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 7229</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE                        CAN_IER_SLKIE_Msk                 </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 7233</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Msk                     (0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)        </span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 7234</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF                         CAN_ESR_EWGF_Msk                  </span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 7236</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Msk                     (0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)        </span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 7237</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF                         CAN_ESR_EPVF_Msk                  </span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 7239</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Msk                     (0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)        </span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 7240</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF                         CAN_ESR_BOFF_Msk                  </span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Pos                      (4U)                              </span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 7243</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Msk                      (0x7UL &lt;&lt; CAN_ESR_LEC_Pos)         </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 7244</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC                          CAN_ESR_LEC_Msk                   </span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 7245</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_0                        (0x1UL &lt;&lt; CAN_ESR_LEC_Pos)         </span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 7246</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_1                        (0x2UL &lt;&lt; CAN_ESR_LEC_Pos)         </span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 7247</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_2                        (0x4UL &lt;&lt; CAN_ESR_LEC_Pos)         </span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Pos                      (16U)                             </span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 7250</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Msk                      (0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)        </span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 7251</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC                          CAN_ESR_TEC_Msk                   </span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Pos                      (24U)                             </span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 7253</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Msk                      (0xFFUL &lt;&lt; CAN_ESR_REC_Pos)        </span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 7254</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC                          CAN_ESR_REC_Msk                   </span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Pos                      (0U)                              </span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 7258</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Msk                      (0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)       </span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 7259</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP                          CAN_BTR_BRP_Msk                   </span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Pos                      (16U)                             </span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 7261</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Msk                      (0xFUL &lt;&lt; CAN_BTR_TS1_Pos)         </span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 7262</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1                          CAN_BTR_TS1_Msk                   </span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 7263</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_0                        (0x1UL &lt;&lt; CAN_BTR_TS1_Pos)         </span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 7264</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_1                        (0x2UL &lt;&lt; CAN_BTR_TS1_Pos)         </span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 7265</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_2                        (0x4UL &lt;&lt; CAN_BTR_TS1_Pos)         </span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 7266</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_3                        (0x8UL &lt;&lt; CAN_BTR_TS1_Pos)         </span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Pos                      (20U)                             </span></div>
<div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 7268</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Msk                      (0x7UL &lt;&lt; CAN_BTR_TS2_Pos)         </span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 7269</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2                          CAN_BTR_TS2_Msk                   </span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 7270</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_0                        (0x1UL &lt;&lt; CAN_BTR_TS2_Pos)         </span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 7271</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_1                        (0x2UL &lt;&lt; CAN_BTR_TS2_Pos)         </span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 7272</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_2                        (0x4UL &lt;&lt; CAN_BTR_TS2_Pos)         </span></div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Pos                      (24U)                             </span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 7274</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Msk                      (0x3UL &lt;&lt; CAN_BTR_SJW_Pos)         </span></div>
<div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 7275</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW                          CAN_BTR_SJW_Msk                   </span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 7276</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_0                        (0x1UL &lt;&lt; CAN_BTR_SJW_Pos)         </span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 7277</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_1                        (0x2UL &lt;&lt; CAN_BTR_SJW_Pos)         </span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Pos                     (30U)                             </span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 7279</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Msk                     (0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)        </span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 7280</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM                         CAN_BTR_LBKM_Msk                  </span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Pos                     (31U)                             </span></div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 7282</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Msk                     (0x1UL &lt;&lt; CAN_BTR_SILM_Pos)        </span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM                         CAN_BTR_SILM_Msk                  </span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 7288</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Msk                    (0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)       </span></div>
<div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 7289</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ                        CAN_TI0R_TXRQ_Msk                 </span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 7291</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Msk                     (0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)        </span></div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 7292</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR                         CAN_TI0R_RTR_Msk                  </span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 7294</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Msk                     (0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)        </span></div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 7295</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE                         CAN_TI0R_IDE_Msk                  </span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 7297</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Msk                    (0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)   </span></div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 7298</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID                        CAN_TI0R_EXID_Msk                 </span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 7300</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Msk                    (0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)     </span></div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 7301</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID                        CAN_TI0R_STID_Msk                 </span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 7305</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Msk                    (0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)       </span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 7306</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC                        CAN_TDT0R_DLC_Msk                 </span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 7308</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Msk                    (0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)       </span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 7309</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT                        CAN_TDT0R_TGT_Msk                 </span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Pos                   (16U)                             </span></div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 7311</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Msk                   (0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)   </span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 7312</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME                       CAN_TDT0R_TIME_Msk                </span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 7316</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Msk                  (0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)    </span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 7317</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0                      CAN_TDL0R_DATA0_Msk               </span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 7319</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Msk                  (0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)    </span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 7320</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1                      CAN_TDL0R_DATA1_Msk               </span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 7322</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Msk                  (0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)    </span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 7323</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2                      CAN_TDL0R_DATA2_Msk               </span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 7325</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Msk                  (0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)    </span></div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 7326</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3                      CAN_TDL0R_DATA3_Msk               </span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 7330</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Msk                  (0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)    </span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 7331</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4                      CAN_TDH0R_DATA4_Msk               </span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 7333</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Msk                  (0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)    </span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 7334</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5                      CAN_TDH0R_DATA5_Msk               </span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 7336</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Msk                  (0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)    </span></div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 7337</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6                      CAN_TDH0R_DATA6_Msk               </span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 7339</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Msk                  (0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)    </span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 7340</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7                      CAN_TDH0R_DATA7_Msk               </span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 7344</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Msk                    (0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)       </span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 7345</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ                        CAN_TI1R_TXRQ_Msk                 </span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 7347</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Msk                     (0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)        </span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 7348</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR                         CAN_TI1R_RTR_Msk                  </span></div>
<div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 7350</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Msk                     (0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)        </span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 7351</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE                         CAN_TI1R_IDE_Msk                  </span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 7353</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Msk                    (0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)   </span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 7354</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID                        CAN_TI1R_EXID_Msk                 </span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 7356</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Msk                    (0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)     </span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 7357</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID                        CAN_TI1R_STID_Msk                 </span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 7361</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Msk                    (0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)       </span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 7362</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC                        CAN_TDT1R_DLC_Msk                 </span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 7364</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Msk                    (0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)       </span></div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 7365</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT                        CAN_TDT1R_TGT_Msk                 </span></div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Pos                   (16U)                             </span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 7367</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Msk                   (0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)   </span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 7368</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME                       CAN_TDT1R_TIME_Msk                </span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 7372</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Msk                  (0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)    </span></div>
<div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 7373</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0                      CAN_TDL1R_DATA0_Msk               </span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 7375</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Msk                  (0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)    </span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 7376</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1                      CAN_TDL1R_DATA1_Msk               </span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 7378</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Msk                  (0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)    </span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 7379</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2                      CAN_TDL1R_DATA2_Msk               </span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 7381</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Msk                  (0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)    </span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 7382</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3                      CAN_TDL1R_DATA3_Msk               </span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 7386</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Msk                  (0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)    </span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 7387</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4                      CAN_TDH1R_DATA4_Msk               </span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 7389</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Msk                  (0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)    </span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 7390</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5                      CAN_TDH1R_DATA5_Msk               </span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 7392</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Msk                  (0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)    </span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 7393</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6                      CAN_TDH1R_DATA6_Msk               </span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 7395</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Msk                  (0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)    </span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 7396</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7                      CAN_TDH1R_DATA7_Msk               </span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 7400</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Msk                    (0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)       </span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 7401</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ                        CAN_TI2R_TXRQ_Msk                 </span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 7403</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Msk                     (0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)        </span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 7404</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR                         CAN_TI2R_RTR_Msk                  </span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 7406</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Msk                     (0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)        </span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 7407</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE                         CAN_TI2R_IDE_Msk                  </span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 7409</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Msk                    (0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)   </span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 7410</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID                        CAN_TI2R_EXID_Msk                 </span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 7412</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Msk                    (0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)     </span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 7413</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID                        CAN_TI2R_STID_Msk                 </span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span>  </div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 7417</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Msk                    (0xFUL &lt;&lt; CAN_TDT2R_DLC_Pos)       </span></div>
<div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 7418</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC                        CAN_TDT2R_DLC_Msk                 </span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 7420</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Msk                    (0x1UL &lt;&lt; CAN_TDT2R_TGT_Pos)       </span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 7421</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT                        CAN_TDT2R_TGT_Msk                 </span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Pos                   (16U)                             </span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 7423</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Msk                   (0xFFFFUL &lt;&lt; CAN_TDT2R_TIME_Pos)   </span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 7424</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME                       CAN_TDT2R_TIME_Msk                </span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 7428</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Msk                  (0xFFUL &lt;&lt; CAN_TDL2R_DATA0_Pos)    </span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 7429</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0                      CAN_TDL2R_DATA0_Msk               </span></div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 7431</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Msk                  (0xFFUL &lt;&lt; CAN_TDL2R_DATA1_Pos)    </span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 7432</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1                      CAN_TDL2R_DATA1_Msk               </span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 7434</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Msk                  (0xFFUL &lt;&lt; CAN_TDL2R_DATA2_Pos)    </span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 7435</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2                      CAN_TDL2R_DATA2_Msk               </span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 7437</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Msk                  (0xFFUL &lt;&lt; CAN_TDL2R_DATA3_Pos)    </span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 7438</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3                      CAN_TDL2R_DATA3_Msk               </span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 7442</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Msk                  (0xFFUL &lt;&lt; CAN_TDH2R_DATA4_Pos)    </span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 7443</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4                      CAN_TDH2R_DATA4_Msk               </span></div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 7445</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Msk                  (0xFFUL &lt;&lt; CAN_TDH2R_DATA5_Pos)    </span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 7446</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5                      CAN_TDH2R_DATA5_Msk               </span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 7448</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Msk                  (0xFFUL &lt;&lt; CAN_TDH2R_DATA6_Pos)    </span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 7449</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6                      CAN_TDH2R_DATA6_Msk               </span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 7451</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Msk                  (0xFFUL &lt;&lt; CAN_TDH2R_DATA7_Pos)    </span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 7452</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7                      CAN_TDH2R_DATA7_Msk               </span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 7456</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Msk                     (0x1UL &lt;&lt; CAN_RI0R_RTR_Pos)        </span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 7457</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR                         CAN_RI0R_RTR_Msk                  </span></div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 7459</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Msk                     (0x1UL &lt;&lt; CAN_RI0R_IDE_Pos)        </span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 7460</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE                         CAN_RI0R_IDE_Msk                  </span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 7462</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Msk                    (0x3FFFFUL &lt;&lt; CAN_RI0R_EXID_Pos)   </span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 7463</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID                        CAN_RI0R_EXID_Msk                 </span></div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 7465</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Msk                    (0x7FFUL &lt;&lt; CAN_RI0R_STID_Pos)     </span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 7466</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID                        CAN_RI0R_STID_Msk                 </span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 7470</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Msk                    (0xFUL &lt;&lt; CAN_RDT0R_DLC_Pos)       </span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 7471</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC                        CAN_RDT0R_DLC_Msk                 </span></div>
<div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 7473</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Msk                    (0xFFUL &lt;&lt; CAN_RDT0R_FMI_Pos)      </span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 7474</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI                        CAN_RDT0R_FMI_Msk                 </span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Pos                   (16U)                             </span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 7476</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Msk                   (0xFFFFUL &lt;&lt; CAN_RDT0R_TIME_Pos)   </span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 7477</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME                       CAN_RDT0R_TIME_Msk                </span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 7481</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Msk                  (0xFFUL &lt;&lt; CAN_RDL0R_DATA0_Pos)    </span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 7482</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0                      CAN_RDL0R_DATA0_Msk               </span></div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 7484</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Msk                  (0xFFUL &lt;&lt; CAN_RDL0R_DATA1_Pos)    </span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 7485</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1                      CAN_RDL0R_DATA1_Msk               </span></div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 7487</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Msk                  (0xFFUL &lt;&lt; CAN_RDL0R_DATA2_Pos)    </span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 7488</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2                      CAN_RDL0R_DATA2_Msk               </span></div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 7490</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Msk                  (0xFFUL &lt;&lt; CAN_RDL0R_DATA3_Pos)    </span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 7491</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3                      CAN_RDL0R_DATA3_Msk               </span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 7495</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Msk                  (0xFFUL &lt;&lt; CAN_RDH0R_DATA4_Pos)    </span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 7496</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4                      CAN_RDH0R_DATA4_Msk               </span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 7498</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Msk                  (0xFFUL &lt;&lt; CAN_RDH0R_DATA5_Pos)    </span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 7499</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5                      CAN_RDH0R_DATA5_Msk               </span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 7501</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Msk                  (0xFFUL &lt;&lt; CAN_RDH0R_DATA6_Pos)    </span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 7502</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6                      CAN_RDH0R_DATA6_Msk               </span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 7504</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Msk                  (0xFFUL &lt;&lt; CAN_RDH0R_DATA7_Pos)    </span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 7505</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7                      CAN_RDH0R_DATA7_Msk               </span></div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 7509</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Msk                     (0x1UL &lt;&lt; CAN_RI1R_RTR_Pos)        </span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 7510</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR                         CAN_RI1R_RTR_Msk                  </span></div>
<div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 7512</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Msk                     (0x1UL &lt;&lt; CAN_RI1R_IDE_Pos)        </span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 7513</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE                         CAN_RI1R_IDE_Msk                  </span></div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 7515</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Msk                    (0x3FFFFUL &lt;&lt; CAN_RI1R_EXID_Pos)   </span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 7516</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID                        CAN_RI1R_EXID_Msk                 </span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 7518</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Msk                    (0x7FFUL &lt;&lt; CAN_RI1R_STID_Pos)     </span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 7519</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID                        CAN_RI1R_STID_Msk                 </span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 7523</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Msk                    (0xFUL &lt;&lt; CAN_RDT1R_DLC_Pos)       </span></div>
<div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 7524</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC                        CAN_RDT1R_DLC_Msk                 </span></div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 7526</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Msk                    (0xFFUL &lt;&lt; CAN_RDT1R_FMI_Pos)      </span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 7527</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI                        CAN_RDT1R_FMI_Msk                 </span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Pos                   (16U)                             </span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 7529</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Msk                   (0xFFFFUL &lt;&lt; CAN_RDT1R_TIME_Pos)   </span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 7530</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME                       CAN_RDT1R_TIME_Msk                </span></div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 7534</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Msk                  (0xFFUL &lt;&lt; CAN_RDL1R_DATA0_Pos)    </span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 7535</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0                      CAN_RDL1R_DATA0_Msk               </span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 7537</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Msk                  (0xFFUL &lt;&lt; CAN_RDL1R_DATA1_Pos)    </span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 7538</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1                      CAN_RDL1R_DATA1_Msk               </span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 7540</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Msk                  (0xFFUL &lt;&lt; CAN_RDL1R_DATA2_Pos)    </span></div>
<div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 7541</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2                      CAN_RDL1R_DATA2_Msk               </span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 7543</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Msk                  (0xFFUL &lt;&lt; CAN_RDL1R_DATA3_Pos)    </span></div>
<div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 7544</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3                      CAN_RDL1R_DATA3_Msk               </span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Pos                  (0U)                              </span></div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 7548</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Msk                  (0xFFUL &lt;&lt; CAN_RDH1R_DATA4_Pos)    </span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 7549</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4                      CAN_RDH1R_DATA4_Msk               </span></div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Pos                  (8U)                              </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 7551</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Msk                  (0xFFUL &lt;&lt; CAN_RDH1R_DATA5_Pos)    </span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 7552</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5                      CAN_RDH1R_DATA5_Msk               </span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 7554</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Msk                  (0xFFUL &lt;&lt; CAN_RDH1R_DATA6_Pos)    </span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 7555</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6                      CAN_RDH1R_DATA6_Msk               </span></div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 7557</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Msk                  (0xFFUL &lt;&lt; CAN_RDH1R_DATA7_Pos)    </span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7                      CAN_RDH1R_DATA7_Msk               </span></div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 7563</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Msk                    (0x1UL &lt;&lt; CAN_FMR_FINIT_Pos)       </span></div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 7564</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT                        CAN_FMR_FINIT_Msk                 </span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Pos                   (8U)                              </span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c82386fd3904c98b94f78cfb9570d2"> 7566</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Msk                   (0x3FUL &lt;&lt; CAN_FMR_CAN2SB_Pos)     </span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 7567</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB                       CAN_FMR_CAN2SB_Msk                </span></div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 7571</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Msk                     (0x3FFFUL &lt;&lt; CAN_FM1R_FBM_Pos)     </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 7572</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM                         CAN_FM1R_FBM_Msk                  </span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 7574</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM0_Pos)       </span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 7575</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0                        CAN_FM1R_FBM0_Msk                 </span></div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 7577</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM1_Pos)       </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 7578</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1                        CAN_FM1R_FBM1_Msk                 </span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 7580</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM2_Pos)       </span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 7581</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2                        CAN_FM1R_FBM2_Msk                 </span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 7583</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM3_Pos)       </span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 7584</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3                        CAN_FM1R_FBM3_Msk                 </span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 7586</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM4_Pos)       </span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 7587</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4                        CAN_FM1R_FBM4_Msk                 </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 7589</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM5_Pos)       </span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 7590</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5                        CAN_FM1R_FBM5_Msk                 </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 7592</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM6_Pos)       </span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 7593</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6                        CAN_FM1R_FBM6_Msk                 </span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 7595</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM7_Pos)       </span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 7596</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7                        CAN_FM1R_FBM7_Msk                 </span></div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 7598</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM8_Pos)       </span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 7599</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8                        CAN_FM1R_FBM8_Msk                 </span></div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 7601</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Msk                    (0x1UL &lt;&lt; CAN_FM1R_FBM9_Pos)       </span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 7602</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9                        CAN_FM1R_FBM9_Msk                 </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 7604</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Msk                   (0x1UL &lt;&lt; CAN_FM1R_FBM10_Pos)      </span></div>
<div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 7605</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10                       CAN_FM1R_FBM10_Msk                </span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 7607</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Msk                   (0x1UL &lt;&lt; CAN_FM1R_FBM11_Pos)      </span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 7608</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11                       CAN_FM1R_FBM11_Msk                </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 7610</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Msk                   (0x1UL &lt;&lt; CAN_FM1R_FBM12_Pos)      </span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 7611</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12                       CAN_FM1R_FBM12_Msk                </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 7613</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Msk                   (0x1UL &lt;&lt; CAN_FM1R_FBM13_Pos)      </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 7614</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13                       CAN_FM1R_FBM13_Msk                </span></div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span></div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 7618</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Msk                     (0x3FFFUL &lt;&lt; CAN_FS1R_FSC_Pos)     </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 7619</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC                         CAN_FS1R_FSC_Msk                  </span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 7621</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC0_Pos)       </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 7622</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0                        CAN_FS1R_FSC0_Msk                 </span></div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 7624</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC1_Pos)       </span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 7625</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1                        CAN_FS1R_FSC1_Msk                 </span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 7627</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC2_Pos)       </span></div>
<div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 7628</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2                        CAN_FS1R_FSC2_Msk                 </span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8783da3e87efcfa99529dc7f6d3e9b8e"> 7630</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC3_Pos)       </span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 7631</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3                        CAN_FS1R_FSC3_Msk                 </span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ca51fc93d252a1a57a65ebf4163c46"> 7633</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC4_Pos)       </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 7634</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4                        CAN_FS1R_FSC4_Msk                 </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3efc361a57e98dc7fd35b9ad6db3f3"> 7636</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC5_Pos)       </span></div>
<div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 7637</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5                        CAN_FS1R_FSC5_Msk                 </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42808ce8e7e8c94c7a1748bc42b256"> 7639</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC6_Pos)       </span></div>
<div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 7640</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6                        CAN_FS1R_FSC6_Msk                 </span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d4a45e6f9068e4c7ed2af48eeb9e16"> 7642</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC7_Pos)       </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 7643</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7                        CAN_FS1R_FSC7_Msk                 </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90fee6d415260e5eb61df78ff0bbc3d"> 7645</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC8_Pos)       </span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 7646</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8                        CAN_FS1R_FSC8_Msk                 </span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb2cac86c92bee0c7d29a1ee401aaa0"> 7648</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Msk                    (0x1UL &lt;&lt; CAN_FS1R_FSC9_Pos)       </span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 7649</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9                        CAN_FS1R_FSC9_Msk                 </span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4915e6d23184afe98e5669b2575bfad"> 7651</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Msk                   (0x1UL &lt;&lt; CAN_FS1R_FSC10_Pos)      </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 7652</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10                       CAN_FS1R_FSC10_Msk                </span></div>
<div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d1cabb7f95d9e773867888654ea3b0"> 7654</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Msk                   (0x1UL &lt;&lt; CAN_FS1R_FSC11_Pos)      </span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 7655</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11                       CAN_FS1R_FSC11_Msk                </span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12de017f6c66c2b893b34d99c36c031"> 7657</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Msk                   (0x1UL &lt;&lt; CAN_FS1R_FSC12_Pos)      </span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 7658</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12                       CAN_FS1R_FSC12_Msk                </span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325adfc64e83297e5feb842002f09142"> 7660</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Msk                   (0x1UL &lt;&lt; CAN_FS1R_FSC13_Pos)      </span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 7661</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13                       CAN_FS1R_FSC13_Msk                </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6813f166c5bc78b7ceabcaf544202e"> 7665</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Msk                    (0x3FFFUL &lt;&lt; CAN_FFA1R_FFA_Pos)    </span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 7666</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA                        CAN_FFA1R_FFA_Msk                 </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a732f91a0c26a9e29151486e2af798"> 7668</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA0_Pos)      </span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 7669</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0                       CAN_FFA1R_FFA0_Msk                </span></div>
<div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Pos                   (1U)                              </span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f0c606853b771a99e052cd0fe0995"> 7671</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA1_Pos)      </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 7672</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1                       CAN_FFA1R_FFA1_Msk                </span></div>
<div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Pos                   (2U)                              </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197d8ba6187ed4b6842505ae99104992"> 7674</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA2_Pos)      </span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 7675</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2                       CAN_FFA1R_FFA2_Msk                </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Pos                   (3U)                              </span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1a5ee723cd899b098e277386d86a4"> 7677</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA3_Pos)      </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 7678</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3                       CAN_FFA1R_FFA3_Msk                </span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d03c010394020f6172d2fceba9e02ea"> 7680</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA4_Pos)      </span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 7681</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4                       CAN_FFA1R_FFA4_Msk                </span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Pos                   (5U)                              </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51918688a8985d110c995bf441a4f763"> 7683</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA5_Pos)      </span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 7684</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5                       CAN_FFA1R_FFA5_Msk                </span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Pos                   (6U)                              </span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b319af3e2f1b59d544501192e24b68"> 7686</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA6_Pos)      </span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 7687</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6                       CAN_FFA1R_FFA6_Msk                </span></div>
<div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Pos                   (7U)                              </span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ff14edc65346f9e08e9f259a7fd45a"> 7689</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA7_Pos)      </span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 7690</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7                       CAN_FFA1R_FFA7_Msk                </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Pos                   (8U)                              </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141132dbc9c5d5a0a125c8aae363445b"> 7692</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA8_Pos)      </span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 7693</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8                       CAN_FFA1R_FFA8_Msk                </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Pos                   (9U)                              </span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270aaea7647ea2c5ccbaf747ceffb5b"> 7695</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Msk                   (0x1UL &lt;&lt; CAN_FFA1R_FFA9_Pos)      </span></div>
<div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 7696</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9                       CAN_FFA1R_FFA9_Msk                </span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Pos                  (10U)                             </span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac746965c32524f17be780be809bf29"> 7698</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Msk                  (0x1UL &lt;&lt; CAN_FFA1R_FFA10_Pos)     </span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 7699</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10                      CAN_FFA1R_FFA10_Msk               </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Pos                  (11U)                             </span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fec989f32c99595a73b0910dc92787"> 7701</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Msk                  (0x1UL &lt;&lt; CAN_FFA1R_FFA11_Pos)     </span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 7702</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11                      CAN_FFA1R_FFA11_Msk               </span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Pos                  (12U)                             </span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3859f0d8f9b1a52beaa72de195222b"> 7704</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Msk                  (0x1UL &lt;&lt; CAN_FFA1R_FFA12_Pos)     </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 7705</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12                      CAN_FFA1R_FFA12_Msk               </span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Pos                  (13U)                             </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff3bf3a563646cf44a6dacfa1652cb0"> 7707</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Msk                  (0x1UL &lt;&lt; CAN_FFA1R_FFA13_Pos)     </span></div>
<div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 7708</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13                      CAN_FFA1R_FFA13_Msk               </span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Pos                    (0U)                              </span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f05941c6d7ad0294283a20dc4307a56"> 7712</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Msk                    (0x3FFFUL &lt;&lt; CAN_FA1R_FACT_Pos)    </span></div>
<div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 7713</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT                        CAN_FA1R_FACT_Msk                 </span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33c5308d541004ba2961a7d0527278"> 7715</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT0_Pos)      </span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 7716</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0                       CAN_FA1R_FACT0_Msk                </span></div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Pos                   (1U)                              </span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ee3a44fa9dc10a77c9a0668a19ddab"> 7718</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT1_Pos)      </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 7719</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1                       CAN_FA1R_FACT1_Msk                </span></div>
<div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Pos                   (2U)                              </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc57ac18afd7bd0eb14e84dbc265a83"> 7721</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT2_Pos)      </span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 7722</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2                       CAN_FA1R_FACT2_Msk                </span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Pos                   (3U)                              </span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b6a83d65b39753f8208f45d0d72ce"> 7724</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT3_Pos)      </span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 7725</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3                       CAN_FA1R_FACT3_Msk                </span></div>
<div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562dc354461029230ead72878c01ba30"> 7727</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT4_Pos)      </span></div>
<div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 7728</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4                       CAN_FA1R_FACT4_Msk                </span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Pos                   (5U)                              </span></div>
<div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67ef97c9d6b04fcad49eccad2ce8a1"> 7730</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT5_Pos)      </span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 7731</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5                       CAN_FA1R_FACT5_Msk                </span></div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Pos                   (6U)                              </span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13ad536db58592d5b4f2beb9c4f0469"> 7733</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT6_Pos)      </span></div>
<div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 7734</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6                       CAN_FA1R_FACT6_Msk                </span></div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Pos                   (7U)                              </span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a9fa687af9f4bc3800be29ee32a3e6"> 7736</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT7_Pos)      </span></div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 7737</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7                       CAN_FA1R_FACT7_Msk                </span></div>
<div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Pos                   (8U)                              </span></div>
<div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9addaf5198f1b165bb8a1c5abe8c9a1f"> 7739</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT8_Pos)      </span></div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 7740</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8                       CAN_FA1R_FACT8_Msk                </span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Pos                   (9U)                              </span></div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb920b1dd24719e2fe959bc9fa27b2c"> 7742</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Msk                   (0x1UL &lt;&lt; CAN_FA1R_FACT9_Pos)      </span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 7743</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9                       CAN_FA1R_FACT9_Msk                </span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Pos                  (10U)                             </span></div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61cabd030366925d3f3608cd81ec4"> 7745</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Msk                  (0x1UL &lt;&lt; CAN_FA1R_FACT10_Pos)     </span></div>
<div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 7746</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10                      CAN_FA1R_FACT10_Msk               </span></div>
<div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Pos                  (11U)                             </span></div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad043d708a8b891182f6f36217bba8a70"> 7748</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Msk                  (0x1UL &lt;&lt; CAN_FA1R_FACT11_Pos)     </span></div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 7749</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11                      CAN_FA1R_FACT11_Msk               </span></div>
<div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Pos                  (12U)                             </span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7de851ce57bd07d4913bd409dee3f51"> 7751</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Msk                  (0x1UL &lt;&lt; CAN_FA1R_FACT12_Pos)     </span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 7752</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12                      CAN_FA1R_FACT12_Msk               </span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Pos                  (13U)                             </span></div>
<div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc2cc6acea1e2a86083f9f0d5ce05c0"> 7754</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Msk                  (0x1UL &lt;&lt; CAN_FA1R_FACT13_Pos)     </span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 7755</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13                      CAN_FA1R_FACT13_Msk               </span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></div>
<div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf41ce0d3efb93360593d51fc1507ef37"> 7759</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB0_Pos)        </span></div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 7760</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0                         CAN_F0R1_FB0_Msk                  </span></div>
<div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf16111eec26fa5058aeac0945c0a481"> 7762</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB1_Pos)        </span></div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 7763</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1                         CAN_F0R1_FB1_Msk                  </span></div>
<div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269a36e254bdc397d46b7b04b25cf58c"> 7765</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB2_Pos)        </span></div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 7766</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2                         CAN_F0R1_FB2_Msk                  </span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40133f8c3bdff4edac51999e63eb616"> 7768</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB3_Pos)        </span></div>
<div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 7769</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3                         CAN_F0R1_FB3_Msk                  </span></div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5be6df46bddda042bca88f23939d6cf"> 7771</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB4_Pos)        </span></div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 7772</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4                         CAN_F0R1_FB4_Msk                  </span></div>
<div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d0c4979d148b7aadf88999d127a8e4"> 7774</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB5_Pos)        </span></div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 7775</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5                         CAN_F0R1_FB5_Msk                  </span></div>
<div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559e44745ca384b08f8e3d370539e2a4"> 7777</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB6_Pos)        </span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 7778</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6                         CAN_F0R1_FB6_Msk                  </span></div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b187d74d01d2d7a9e0946287a523f"> 7780</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB7_Pos)        </span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 7781</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7                         CAN_F0R1_FB7_Msk                  </span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae373e9d2f9a170895ffab6051243a0f6"> 7783</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB8_Pos)        </span></div>
<div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 7784</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8                         CAN_F0R1_FB8_Msk                  </span></div>
<div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac0f1442cbee02cb21fca28b5fc61f6"> 7786</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F0R1_FB9_Pos)        </span></div>
<div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 7787</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9                         CAN_F0R1_FB9_Msk                  </span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb7c073dbc77461d7519a85f6377a08"> 7789</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB10_Pos)       </span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 7790</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10                        CAN_F0R1_FB10_Msk                 </span></div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f982ab6a096e4421079c592b6791d47"> 7792</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB11_Pos)       </span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 7793</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11                        CAN_F0R1_FB11_Msk                 </span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70bfdc26446118697edbcd2d95b7676"> 7795</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB12_Pos)       </span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 7796</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12                        CAN_F0R1_FB12_Msk                 </span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67a5fe07e6f9e3b3330ad2a46d69d98"> 7798</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB13_Pos)       </span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 7799</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13                        CAN_F0R1_FB13_Msk                 </span></div>
<div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac932d38da89bcc4fe8cde14ebb59a29e"> 7801</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB14_Pos)       </span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 7802</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14                        CAN_F0R1_FB14_Msk                 </span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b253d3185e16b606150fee2a19760d"> 7804</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB15_Pos)       </span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 7805</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15                        CAN_F0R1_FB15_Msk                 </span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87631b267fd39cfee4d253a3d7295b2"> 7807</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB16_Pos)       </span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 7808</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16                        CAN_F0R1_FB16_Msk                 </span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35416758e3db5bceaff708bdbe5bdc0"> 7810</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB17_Pos)       </span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 7811</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17                        CAN_F0R1_FB17_Msk                 </span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a49c7f4d13a4e4b4038caaea711391"> 7813</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB18_Pos)       </span></div>
<div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 7814</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18                        CAN_F0R1_FB18_Msk                 </span></div>
<div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a34023fcd221fc010aaa51065d59dc"> 7816</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB19_Pos)       </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 7817</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19                        CAN_F0R1_FB19_Msk                 </span></div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574954093b93f62bcfa5cd31e366c2e8"> 7819</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB20_Pos)       </span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 7820</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20                        CAN_F0R1_FB20_Msk                 </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41cb6ebc16634fc1a187d536575f47dc"> 7822</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB21_Pos)       </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 7823</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21                        CAN_F0R1_FB21_Msk                 </span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eff75e99dbbdd3e4ffe99ae98cd769"> 7825</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB22_Pos)       </span></div>
<div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 7826</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22                        CAN_F0R1_FB22_Msk                 </span></div>
<div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d558afd743b97060008ebad600c249"> 7828</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB23_Pos)       </span></div>
<div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 7829</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23                        CAN_F0R1_FB23_Msk                 </span></div>
<div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05249fde15f0ea5a4447a370ba33f344"> 7831</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB24_Pos)       </span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 7832</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24                        CAN_F0R1_FB24_Msk                 </span></div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e99f0edf1d250d640fda6790e5f8e7"> 7834</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB25_Pos)       </span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 7835</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25                        CAN_F0R1_FB25_Msk                 </span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d00a7d84706b341bf587c7f329ddf88"> 7837</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB26_Pos)       </span></div>
<div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 7838</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26                        CAN_F0R1_FB26_Msk                 </span></div>
<div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334329b9d4faf3443e12317303b45d6"> 7840</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB27_Pos)       </span></div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 7841</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27                        CAN_F0R1_FB27_Msk                 </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb63f1377b7f9dfd87c3ef59a5977ee3"> 7843</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB28_Pos)       </span></div>
<div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 7844</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28                        CAN_F0R1_FB28_Msk                 </span></div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e2b3d7caf0ff01c856374d60f8345"> 7846</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB29_Pos)       </span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 7847</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29                        CAN_F0R1_FB29_Msk                 </span></div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9766eac13c78b86a31cd64e0d6bea0d"> 7849</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB30_Pos)       </span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 7850</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30                        CAN_F0R1_FB30_Msk                 </span></div>
<div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e5e5a0416bc721a85eb46e256c35262"> 7852</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F0R1_FB31_Pos)       </span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 7853</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31                        CAN_F0R1_FB31_Msk                 </span></div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7196f5a41c5a7692fa31249177a70de5"> 7857</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB0_Pos)        </span></div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 7858</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0                         CAN_F1R1_FB0_Msk                  </span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa957dafcd250c1c36d38a0da7a94d0b6"> 7860</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB1_Pos)        </span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 7861</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1                         CAN_F1R1_FB1_Msk                  </span></div>
<div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76348b5edccc3dff80131b8c8c66d91"> 7863</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB2_Pos)        </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 7864</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2                         CAN_F1R1_FB2_Msk                  </span></div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489dfc442d364861f5f985aae7651179"> 7866</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB3_Pos)        </span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 7867</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3                         CAN_F1R1_FB3_Msk                  </span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fba4b8013f5aa76ca9008eb1942423"> 7869</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB4_Pos)        </span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 7870</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4                         CAN_F1R1_FB4_Msk                  </span></div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b02c35ea2380f0f839784fc618090a"> 7872</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB5_Pos)        </span></div>
<div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 7873</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5                         CAN_F1R1_FB5_Msk                  </span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe821726bd0ab42de7eb6ba9b497e56"> 7875</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB6_Pos)        </span></div>
<div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 7876</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6                         CAN_F1R1_FB6_Msk                  </span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655b773dfa0dfe1e62cd8560a8dcb150"> 7878</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB7_Pos)        </span></div>
<div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 7879</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7                         CAN_F1R1_FB7_Msk                  </span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1dd516a1cf52c63b64b028d7528da7b"> 7881</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB8_Pos)        </span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 7882</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8                         CAN_F1R1_FB8_Msk                  </span></div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4645154d1f265dee267626ae43e35eae"> 7884</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F1R1_FB9_Pos)        </span></div>
<div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 7885</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9                         CAN_F1R1_FB9_Msk                  </span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbe75098babb0ad9de21a966115c4cb"> 7887</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB10_Pos)       </span></div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 7888</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10                        CAN_F1R1_FB10_Msk                 </span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5ea83ec6fdbcc28d0f2c907276bec9"> 7890</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB11_Pos)       </span></div>
<div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 7891</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11                        CAN_F1R1_FB11_Msk                 </span></div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd728a049ed7528b585dd56bd4e1d2cd"> 7893</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB12_Pos)       </span></div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 7894</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12                        CAN_F1R1_FB12_Msk                 </span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf67d90e15499f16cb9903c75ffa2cdd"> 7896</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB13_Pos)       </span></div>
<div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 7897</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13                        CAN_F1R1_FB13_Msk                 </span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd92e83b650c454a58a4e5bb0a2bae0"> 7899</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB14_Pos)       </span></div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 7900</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14                        CAN_F1R1_FB14_Msk                 </span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303d03c806b2cd4ae51703db085ff55b"> 7902</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB15_Pos)       </span></div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 7903</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15                        CAN_F1R1_FB15_Msk                 </span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd648d6b54d04ac636e7536a08d11ebb"> 7905</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB16_Pos)       </span></div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 7906</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16                        CAN_F1R1_FB16_Msk                 </span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d839533fbd0dcc34aee11644d5f849"> 7908</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB17_Pos)       </span></div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 7909</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17                        CAN_F1R1_FB17_Msk                 </span></div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67914799f407244afdbf1ade349dbf3"> 7911</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB18_Pos)       </span></div>
<div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 7912</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18                        CAN_F1R1_FB18_Msk                 </span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0c47dda83f3ce3f3e5b18f3fb93b35"> 7914</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB19_Pos)       </span></div>
<div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 7915</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19                        CAN_F1R1_FB19_Msk                 </span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122f1435ff77893cee8ec0d39fbfb178"> 7917</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB20_Pos)       </span></div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 7918</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20                        CAN_F1R1_FB20_Msk                 </span></div>
<div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7164f10425d3caf734b284f3bc3b5449"> 7920</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB21_Pos)       </span></div>
<div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 7921</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21                        CAN_F1R1_FB21_Msk                 </span></div>
<div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ddbed5a2b9531b528d32857123af10a"> 7923</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB22_Pos)       </span></div>
<div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 7924</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22                        CAN_F1R1_FB22_Msk                 </span></div>
<div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc01c86ecce551ede43bfeafbbbb384"> 7926</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB23_Pos)       </span></div>
<div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 7927</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23                        CAN_F1R1_FB23_Msk                 </span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9660622aa2fe3253f7b29e7591462002"> 7929</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB24_Pos)       </span></div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 7930</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24                        CAN_F1R1_FB24_Msk                 </span></div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f80f8443876e5a992b6b320f19d537"> 7932</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB25_Pos)       </span></div>
<div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 7933</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25                        CAN_F1R1_FB25_Msk                 </span></div>
<div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad90d82d2f8485e7e9a530992ac4a84e0"> 7935</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB26_Pos)       </span></div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 7936</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26                        CAN_F1R1_FB26_Msk                 </span></div>
<div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd73fe9a0c9c29fcb103e241ed3c4af"> 7938</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB27_Pos)       </span></div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 7939</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27                        CAN_F1R1_FB27_Msk                 </span></div>
<div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1bc410d11b14bfa426de7b7977bee14"> 7941</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB28_Pos)       </span></div>
<div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 7942</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28                        CAN_F1R1_FB28_Msk                 </span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48a223c7f7282dc22db7c2e0d557f35"> 7944</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB29_Pos)       </span></div>
<div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 7945</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29                        CAN_F1R1_FB29_Msk                 </span></div>
<div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45ba201e41f2fd71cda39c7010f65e0"> 7947</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB30_Pos)       </span></div>
<div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 7948</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30                        CAN_F1R1_FB30_Msk                 </span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1345bf0889997c6316180e9754c3e18"> 7950</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F1R1_FB31_Pos)       </span></div>
<div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 7951</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31                        CAN_F1R1_FB31_Msk                 </span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a7356281dd4bfe7825df1f7cf2cb9"> 7955</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB0_Pos)        </span></div>
<div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 7956</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0                         CAN_F2R1_FB0_Msk                  </span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a45584a55de290532b6835fadf480a"> 7958</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB1_Pos)        </span></div>
<div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 7959</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1                         CAN_F2R1_FB1_Msk                  </span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42aa2e179dd31d2ef7373acb814223f2"> 7961</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB2_Pos)        </span></div>
<div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 7962</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2                         CAN_F2R1_FB2_Msk                  </span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f6fc0a5744d9f9246ae814dde3a00"> 7964</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB3_Pos)        </span></div>
<div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 7965</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3                         CAN_F2R1_FB3_Msk                  </span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7555733c5e81d91c22ef16a2954e58a0"> 7967</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB4_Pos)        </span></div>
<div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 7968</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4                         CAN_F2R1_FB4_Msk                  </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3302502cfe80c87773630dbb3fe8eab1"> 7970</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB5_Pos)        </span></div>
<div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 7971</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5                         CAN_F2R1_FB5_Msk                  </span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c22e704c9d4404892df4086290e68ec"> 7973</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB6_Pos)        </span></div>
<div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 7974</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6                         CAN_F2R1_FB6_Msk                  </span></div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569ec796b80a5c48de939b628a2368d8"> 7976</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB7_Pos)        </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 7977</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7                         CAN_F2R1_FB7_Msk                  </span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5dd0d405b5a0e37c5a7b44e3ddb27d"> 7979</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB8_Pos)        </span></div>
<div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 7980</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8                         CAN_F2R1_FB8_Msk                  </span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52c1e2532edd862c9480c22ee72340"> 7982</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F2R1_FB9_Pos)        </span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 7983</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9                         CAN_F2R1_FB9_Msk                  </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a55a94cadc65b398bd15569223715"> 7985</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB10_Pos)       </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 7986</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10                        CAN_F2R1_FB10_Msk                 </span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeac622ae5a702f2f5ca04eb6d07ba57"> 7988</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB11_Pos)       </span></div>
<div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 7989</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11                        CAN_F2R1_FB11_Msk                 </span></div>
<div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dae1f468ba956371b53f200658cb93e"> 7991</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB12_Pos)       </span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 7992</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12                        CAN_F2R1_FB12_Msk                 </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82190e04cc99936f1670f81b3e3306d5"> 7994</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB13_Pos)       </span></div>
<div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 7995</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13                        CAN_F2R1_FB13_Msk                 </span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6722c1954e4dc9dce4931ca68545afd"> 7997</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB14_Pos)       </span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 7998</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14                        CAN_F2R1_FB14_Msk                 </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6b097d716445b57eb181592d9543c7"> 8000</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 8001</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15                        CAN_F2R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf"> 8003</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 8004</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16                        CAN_F2R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa515e5239f2fb3f7669106b0a42ce00b"> 8006</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 8007</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17                        CAN_F2R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132daf6ddf622a30b31b0dc82b77bcf"> 8009</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 8010</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18                        CAN_F2R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a8f0a1951ca9c9e8cdbac39f64ec6e"> 8012</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 8013</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19                        CAN_F2R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58042a29bd588ca97015f8de46239641"> 8015</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 8016</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20                        CAN_F2R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e2ea1ce258fc480fb8b2b12a885c9f"> 8018</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 8019</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21                        CAN_F2R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ff16cdc9d4b088573f668d99747af"> 8021</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 8022</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22                        CAN_F2R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dd3a87b66e7f305670c551b67bff47"> 8024</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 8025</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23                        CAN_F2R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353eaadcd9e7a6ffd389c81f75e5b860"> 8027</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 8028</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24                        CAN_F2R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6516de993c142d8a23cc647e9b06ecd2"> 8030</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 8031</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25                        CAN_F2R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6583d5cb48decd72eb2bee4113c48"> 8033</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 8034</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26                        CAN_F2R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6942aff7b854ed29d7bb8affba388"> 8036</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 8037</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27                        CAN_F2R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d262f3000a3723269b53cf0c4f3ad2"> 8039</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 8040</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28                        CAN_F2R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ecaa773500c32c41363b2dff8e72"> 8042</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 8043</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29                        CAN_F2R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317461fc99abac5a1b3c44487499d315"> 8045</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 8046</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30                        CAN_F2R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef1c89364eec52f78811d7a8e40d0b4"> 8048</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F2R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 8049</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31                        CAN_F2R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c1d5628f543d31326f122516ae8d36c"> 8053</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 8054</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0                         CAN_F3R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4654a2f7909715abd47c047c550d2ca"> 8056</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 8057</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1                         CAN_F3R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d554341693c4f1e9cb5ec2d90c74ca"> 8059</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 8060</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2                         CAN_F3R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496aa97ec5c7995b3a6da8e9b33c660e"> 8062</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 8063</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3                         CAN_F3R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62eb0d7464f228fd13f2d567e66b0225"> 8065</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 8066</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4                         CAN_F3R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e25fcc0e53a3e2d271e06f8985a1e98"> 8068</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 8069</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5                         CAN_F3R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa5eeffce32825d18dd6ae540691a43"> 8071</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 8072</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6                         CAN_F3R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f51e4b529f2c096fb6fec2b6d7df1f5"> 8074</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 8075</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7                         CAN_F3R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa223fb562425adcb7022b2b5e6f0da6"> 8077</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 8078</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8                         CAN_F3R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900e4c0c595155e852cbc17fda96e9ee"> 8080</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F3R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 8081</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9                         CAN_F3R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3ae8c895b853d340ff7a133870164a"> 8083</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 8084</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10                        CAN_F3R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68222a41a14bb43bc6d2f0fc4dee1e0f"> 8086</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 8087</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11                        CAN_F3R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2bac1777b3ebef8b3a22d22514a4b2"> 8089</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 8090</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12                        CAN_F3R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f4c6942bebdcb179b5092520842e91"> 8092</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 8093</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13                        CAN_F3R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cbf7b6b28dce1e65f4377273b060b7"> 8095</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 8096</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14                        CAN_F3R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d5afdf5c983489b0bcd8029a6e1c45a"> 8098</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 8099</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15                        CAN_F3R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1997d8f970761e068263b8aa9f439"> 8101</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 8102</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16                        CAN_F3R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8221248c305454dd5071679742a56383"> 8104</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 8105</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17                        CAN_F3R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84e18a8d220d1dbf071afcbe969b976"> 8107</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 8108</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18                        CAN_F3R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3806303c3cfe2dcee6e3409eb1492b6"> 8110</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 8111</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19                        CAN_F3R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e8b9d7e4cdc6856c6ad61d15fae9f2"> 8113</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 8114</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20                        CAN_F3R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6bf19e9356adcb47a75895b653025"> 8116</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 8117</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21                        CAN_F3R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f9cc55362b508457dae2a22f3577b9"> 8119</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 8120</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22                        CAN_F3R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b384413c96686c5b6d955edf3605e7"> 8122</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 8123</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23                        CAN_F3R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c095337bdce797f169006a2b79ecda"> 8125</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 8126</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24                        CAN_F3R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad411d7ebb23972f68d8d3622a89de73e"> 8128</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 8129</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25                        CAN_F3R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56aa4a1d23228828e880810e6d644054"> 8131</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 8132</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26                        CAN_F3R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a14d8e964a880b27705af96225917cb"> 8134</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 8135</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27                        CAN_F3R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dea0d389306d34595416ca334c7bf1"> 8137</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 8138</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28                        CAN_F3R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04da25e051a24c10b8d59f6a87818fb0"> 8140</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 8141</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29                        CAN_F3R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b888a2c0f23588c4f79d7e1545c61"> 8143</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 8144</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30                        CAN_F3R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5486013f92f3646e9ac903676b6743"> 8146</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F3R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 8147</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31                        CAN_F3R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></div>
<div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7988e6a122cc6084ea40df4b66de5f0f"> 8151</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 8152</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0                         CAN_F4R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88382bdd2a166258413d39fbb436050"> 8154</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 8155</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1                         CAN_F4R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6564dfdae0be64785df0d766aa5c149"> 8157</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 8158</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2                         CAN_F4R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786fe254e7a86a2ac517ea453f78e120"> 8160</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 8161</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3                         CAN_F4R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd92184f0f30164e14b07a7a4e5208a2"> 8163</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 8164</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4                         CAN_F4R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8707829180a6a5ea26822a408facce"> 8166</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 8167</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5                         CAN_F4R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270fa51a92450225b554f19353f38f0e"> 8169</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 8170</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6                         CAN_F4R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474765e4a523545019ad84e02c9af69c"> 8172</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 8173</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7                         CAN_F4R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa256896c733d9155ab9c60d6f2d58a3b"> 8175</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 8176</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8                         CAN_F4R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdff1d01f74ad524f97bd3a138e6c4d"> 8178</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F4R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 8179</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9                         CAN_F4R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5e8f2c67a528aa361922158ae8eb92"> 8181</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 8182</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10                        CAN_F4R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cb96e2d638c18f5ce23bed3342f39d"> 8184</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 8185</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11                        CAN_F4R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613094782d73b0e3e5272eff72f04d42"> 8187</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 8188</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12                        CAN_F4R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c564a28ae0d2958891d26110e4c411"> 8190</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 8191</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13                        CAN_F4R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d95aae3c918a4c446ecd57f876383"> 8193</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 8194</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14                        CAN_F4R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf226c102853cbf2918931586573641bf"> 8196</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 8197</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15                        CAN_F4R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5885429c36cad6e1bae78efccc6f4c59"> 8199</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 8200</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16                        CAN_F4R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa31c54bcaf590c65c626253362949c8"> 8202</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 8203</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17                        CAN_F4R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6925aa9feee56fba36b3a4e399c2d8"> 8205</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 8206</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18                        CAN_F4R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb1f9e546b4c8bb2bcb3d6e9a1f0949"> 8208</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 8209</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19                        CAN_F4R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119fbe324a31a61a0b5aa989658cf15d"> 8211</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 8212</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20                        CAN_F4R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57165c0d07048b0024f56e0febdaccd"> 8214</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 8215</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21                        CAN_F4R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91bdc8395c27e8e23092b3f9784b7994"> 8217</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 8218</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22                        CAN_F4R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32276ab0a34c8ae46eee73ad1f208d7"> 8220</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 8221</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23                        CAN_F4R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1033412ffe01f17f87d0287af5bd70"> 8223</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 8224</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24                        CAN_F4R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8fcea6cb9dd0d6240208ed38acecdc"> 8226</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 8227</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25                        CAN_F4R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd932d950db3d7aafbb9af2639a57"> 8229</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 8230</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26                        CAN_F4R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b9b4abc8d9196ce7aab200c99787c"> 8232</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 8233</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27                        CAN_F4R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008f59ed84fb846c36803d37e52c09d0"> 8235</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 8236</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28                        CAN_F4R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd6c2fc9688b65bda0ca6b9e18e0c072"> 8238</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 8239</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29                        CAN_F4R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2012557ac8ac7ddd510c1dd771062dc2"> 8241</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 8242</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30                        CAN_F4R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe91e1b46bc8af15c5d727b81e51bfdb"> 8244</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F4R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 8245</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31                        CAN_F4R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18f8312b10016a8ad987ceaa48f7a67f"> 8249</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 8250</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0                         CAN_F5R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4421f59236d1bd77fadc2e093c988466"> 8252</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 8253</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1                         CAN_F5R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39beb5641b129903d6d43a152b9b1fc2"> 8255</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 8256</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2                         CAN_F5R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c30456c58159fc9c8b5fc705a897c4b"> 8258</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 8259</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3                         CAN_F5R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecdbb3ad483c253075f585fb453e6fb8"> 8261</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 8262</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4                         CAN_F5R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa323c7e6521417879450a4d5996e256"> 8264</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 8265</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5                         CAN_F5R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e09b9fe8aeb61f4253d15d6bd808f0"> 8267</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 8268</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6                         CAN_F5R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ddbee4662088695a19791d9754f060"> 8270</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 8271</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7                         CAN_F5R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b80299e85591ee7bb2669dfbd7beced"> 8273</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 8274</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8                         CAN_F5R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909d1a8817b8daf42ad0ebd18551ae8"> 8276</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F5R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 8277</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9                         CAN_F5R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eba02afe3b8e8f8eebaa38b8499604c"> 8279</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 8280</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10                        CAN_F5R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735eeb78cc75daa1870ea4d2141e40e"> 8282</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 8283</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11                        CAN_F5R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa57169fb0310c42945b03d791c2f54b"> 8285</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 8286</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12                        CAN_F5R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f520a74c377435d6bbbaf002bd72bf"> 8288</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 8289</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13                        CAN_F5R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a677ded1b04b0ba090b33e4558f658"> 8291</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 8292</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14                        CAN_F5R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfe4d49efd13e228ed872dbe7f8b5a6c"> 8294</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 8295</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15                        CAN_F5R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6533312fc17838e6d13acb30b3920cb6"> 8297</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 8298</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16                        CAN_F5R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f582e0d54bfd7467f6feed9834672a"> 8300</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 8301</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17                        CAN_F5R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241cc69a215db80ad1e1028462f05400"> 8303</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 8304</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18                        CAN_F5R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce1dc2e2a4b715e83aeee7419bb9640"> 8306</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 8307</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19                        CAN_F5R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c7bd885ecb532509cd74d87eef62dc"> 8309</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 8310</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20                        CAN_F5R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481485aaa4f39fcdbc5e687452e08cab"> 8312</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 8313</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21                        CAN_F5R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629b22e7deeac3e00278086311c7494"> 8315</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 8316</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22                        CAN_F5R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a285e060706ab40c834d30f23584f21"> 8318</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 8319</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23                        CAN_F5R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb36d512d79bbf393fd07152d0128b3"> 8321</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 8322</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24                        CAN_F5R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad908c2a3a6d777350aa5a7c926523d4"> 8324</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 8325</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25                        CAN_F5R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0db33c0e7a81c01f442cd914348b7"> 8327</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 8328</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26                        CAN_F5R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa42eeb73609e01712771d123cf5d9b"> 8330</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 8331</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27                        CAN_F5R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a15489fa10cf7d251f7faa5955ba5"> 8333</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 8334</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28                        CAN_F5R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c619cf4d0662ee07d2621300d0a22e0"> 8336</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 8337</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29                        CAN_F5R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45b2c10d0637cb1279cfdaccd186e11"> 8339</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 8340</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30                        CAN_F5R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cca1e8863cc27c3c8afb9d7cee55fe5"> 8342</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F5R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 8343</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31                        CAN_F5R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaf448c354a5a325c540df29f7af6ad"> 8347</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 8348</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0                         CAN_F6R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3154b0f8cb4e1e230e37da1e696659f"> 8350</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 8351</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1                         CAN_F6R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19eddf607d2cf5941d3b6807ff89cd"> 8353</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 8354</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2                         CAN_F6R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1656844d8617834262a5b6e24936bd"> 8356</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 8357</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3                         CAN_F6R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a812ea22c8f0cfb484edc70dd19d6b"> 8359</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 8360</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4                         CAN_F6R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1da36ff17919dc17466458f924a2"> 8362</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 8363</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5                         CAN_F6R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd31d2b1806cf454d51d956eb339d096"> 8365</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 8366</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6                         CAN_F6R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b36413ac64900c2398a530bbe647a6"> 8368</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 8369</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7                         CAN_F6R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45055999ce3c93c3f0e13f6a5fa1da30"> 8371</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 8372</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8                         CAN_F6R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1904252fa35eca764e319ae3d124caa"> 8374</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F6R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 8375</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9                         CAN_F6R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a103dac7595c91ff96149735c5ce964"> 8377</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 8378</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10                        CAN_F6R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf418fcb1f3c27715523268e65cacab77"> 8380</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 8381</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11                        CAN_F6R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf975da091767c6f1106d725426874602"> 8383</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 8384</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12                        CAN_F6R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024ad0a5286c193a57e761ae8dd78ab"> 8386</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 8387</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13                        CAN_F6R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc33648e9130b7b12dd082032e1e02"> 8389</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 8390</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14                        CAN_F6R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad577265745548ad4066ee66d7db968f5"> 8392</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 8393</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15                        CAN_F6R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4c35e9c340e717ba471e6913120bac"> 8395</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 8396</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16                        CAN_F6R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71b0660dd705a9ebe22c2e768e4172"> 8398</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 8399</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17                        CAN_F6R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fa5a606d58f2a30da9a58581178127"> 8401</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 8402</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18                        CAN_F6R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433c7e51a79cc95f7aa5593c5d347dfc"> 8404</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 8405</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19                        CAN_F6R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b843a11577d4891e11238810c01ccea"> 8407</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 8408</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20                        CAN_F6R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49834ceca6245c6bed6b011c37cb51c"> 8410</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 8411</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21                        CAN_F6R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd32cd4a51845ae3257bec44dea5f36"> 8413</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 8414</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22                        CAN_F6R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601aa03929a9eed61e4191a049c75fb8"> 8416</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 8417</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23                        CAN_F6R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2707b11422d80fcc55e5759c7d7a3983"> 8419</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 8420</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24                        CAN_F6R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ed60d8e8930a207039da6873a403b4"> 8422</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 8423</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25                        CAN_F6R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2202fe7314b833d290f25a0e5234169"> 8425</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 8426</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26                        CAN_F6R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b34d58ea8416ea9ccdadd87259d810"> 8428</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 8429</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27                        CAN_F6R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87f159252e6a934b1ecfb6082d8ac50"> 8431</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 8432</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28                        CAN_F6R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87baee8a9cefd8158caf141f29881051"> 8434</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 8435</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29                        CAN_F6R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdec0e767a520aa7bcffac3e5652181b"> 8437</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 8438</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30                        CAN_F6R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2f09b2ada8e9ea6e28a7abe6dfd678"> 8440</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F6R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 8441</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31                        CAN_F6R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19ad30a6bd063074a8e787ce24f7d3f"> 8445</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 8446</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0                         CAN_F7R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83bdd3955b202a00602bff176ab3cd8"> 8448</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 8449</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1                         CAN_F7R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffbf82ffead59ec0190dec25b9c8c621"> 8451</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 8452</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2                         CAN_F7R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab477aa17c626cac52ef965f21579dc69"> 8454</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 8455</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3                         CAN_F7R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6552b734a4618cff826b853d8e5ac7"> 8457</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 8458</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4                         CAN_F7R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b90d78121983740c8d803352b68cef"> 8460</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 8461</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5                         CAN_F7R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3a549c7bf229dda892b600b320b4e0"> 8463</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 8464</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6                         CAN_F7R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ad36251e272dd1487dfec8f4b6cfd"> 8466</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 8467</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7                         CAN_F7R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2be453e8e7320b77bc242044038ab02"> 8469</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 8470</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8                         CAN_F7R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c074cc3a12f895a531d0cfb29a883"> 8472</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F7R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 8473</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9                         CAN_F7R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad708e8bc52c416ee38bc5bb93822a877"> 8475</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 8476</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10                        CAN_F7R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fa9afddd282899c92a7647e6f1eb8e"> 8478</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 8479</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11                        CAN_F7R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad694f31ad366db83ec659c93fb75db7f"> 8481</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 8482</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12                        CAN_F7R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc73cd4c1973c6d575b12ef8a34aefdf"> 8484</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 8485</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13                        CAN_F7R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f245c33277eb5e09db8b8302e2df6"> 8487</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 8488</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14                        CAN_F7R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd14c5855dfe51bc8a1a44266d1c925"> 8490</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 8491</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15                        CAN_F7R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc661e05b2422313bf88f39f049ce53e"> 8493</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 8494</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16                        CAN_F7R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a27e2e7fd333f0aba9fbd5919e260d"> 8496</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 8497</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17                        CAN_F7R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278e31f437817faa9cad12cc69e3112b"> 8499</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 8500</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18                        CAN_F7R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1422787fd4beb2c5679f45908214fd6"> 8502</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 8503</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19                        CAN_F7R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71fb64ea19cf98ac384fed6babe5fdc"> 8505</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 8506</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20                        CAN_F7R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1d29a629499734298ff81b9892cb0a"> 8508</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 8509</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21                        CAN_F7R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4535f6c9da894cc9ef7a6ba6f6bc6525"> 8511</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 8512</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22                        CAN_F7R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b9c180bade4dad957697b4f5b4354f"> 8514</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 8515</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23                        CAN_F7R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cad693a28b872fe402439c9548f35"> 8517</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 8518</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24                        CAN_F7R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aefee2f7b7c851315fd09a2ef4df5ed"> 8520</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 8521</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25                        CAN_F7R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7335a105fc044215160bdafda2485"> 8523</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 8524</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26                        CAN_F7R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f9cbef574790752e5579402adbfcf9"> 8526</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 8527</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27                        CAN_F7R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5accb398c1b8d49f33264729b9248ba"> 8529</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 8530</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28                        CAN_F7R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a0882ce4432f84db55f3f699cbd93"> 8532</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 8533</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29                        CAN_F7R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bedd413e3ab8e91f9d779ef40e45b5"> 8535</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 8536</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30                        CAN_F7R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d8f6af8cfade40eaef271291512ef"> 8538</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F7R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 8539</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31                        CAN_F7R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a1537e2aeed84464aed2c398cb24c5"> 8543</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 8544</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0                         CAN_F8R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136ab0937c4919934d7dc1185d3c4064"> 8546</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 8547</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1                         CAN_F8R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fac3bd96ed91e471081a51b6b08ca3"> 8549</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 8550</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2                         CAN_F8R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9c8ec036840da8f0b04aaa715d031"> 8552</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 8553</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3                         CAN_F8R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9829df8a13336ccf61d59be6c282d52"> 8555</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 8556</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4                         CAN_F8R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d67631dbfe1a1f15fb712df7cca4d8"> 8558</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 8559</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5                         CAN_F8R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d9da45066db64dcc7b6d6ea9d8d3f8"> 8561</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 8562</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6                         CAN_F8R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a2fe60539e333588226dbc4de4fffa"> 8564</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 8565</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7                         CAN_F8R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57e77aa8ea032bc07463d82e451e1b"> 8567</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 8568</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8                         CAN_F8R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30a05da2419398ee1eb3cc0d0c468f3"> 8570</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F8R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 8571</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9                         CAN_F8R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ae96856872467bd01177a14cbd757"> 8573</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 8574</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10                        CAN_F8R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936dea8e23ad47f01a690e3144442c"> 8576</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 8577</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11                        CAN_F8R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad340588e0f2e4424892bf86a3df02297"> 8579</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 8580</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12                        CAN_F8R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c0634095cd3178f8b2836d6855d3f3"> 8582</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 8583</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13                        CAN_F8R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0c83e006384165f5d1cb982728cc50"> 8585</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 8586</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14                        CAN_F8R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f23b1489ef4904d4f0a629f4fff1da"> 8588</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 8589</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15                        CAN_F8R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a05e0a87d907888aed8f07c72d00f9"> 8591</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 8592</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16                        CAN_F8R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5980d9a8107fa12b63f1ee0abe74cd"> 8594</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 8595</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17                        CAN_F8R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae850211d9876f0063e13b5610cf8ac65"> 8597</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 8598</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18                        CAN_F8R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666296673c08dd22ca95dab553d430ef"> 8600</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 8601</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19                        CAN_F8R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b241f62e465fede05a749af4f6d46d"> 8603</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 8604</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20                        CAN_F8R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894777fbc3a4cfc64d779ee1bb28447a"> 8606</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 8607</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21                        CAN_F8R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a971879dd5369d39b1b5a2d55af7f2"> 8609</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 8610</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22                        CAN_F8R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c136499422980d6a619619b67024115"> 8612</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 8613</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23                        CAN_F8R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cb63c9cc186f5a6a188e50e9440b71"> 8615</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 8616</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24                        CAN_F8R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66fb66d8e41424f6a5df8645e889aed"> 8618</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 8619</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25                        CAN_F8R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4ac7b030b72119e7ff52cd7ed2c22b"> 8621</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 8622</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26                        CAN_F8R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36df86343d04760bb4fef8b027e668d6"> 8624</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 8625</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27                        CAN_F8R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647ae349a353febc85e2d06384798e35"> 8627</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 8628</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28                        CAN_F8R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddb3d32fc778601342a863d0a6612f5"> 8630</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 8631</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29                        CAN_F8R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cfc8c264df5fef0511b3cd66e459c3"> 8633</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 8634</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30                        CAN_F8R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1306a969e63813c78f15304cfeef9d"> 8636</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F8R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 8637</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31                        CAN_F8R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc0e0cbb432679fb469888559cd8ba0"> 8641</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB0_Pos)        </span></div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 8642</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0                         CAN_F9R1_FB0_Msk                  </span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311d13b8b6763e76d9c889e49c7f5254"> 8644</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB1_Pos)        </span></div>
<div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 8645</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1                         CAN_F9R1_FB1_Msk                  </span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66033af8f1d5f936090a464ef6af680"> 8647</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB2_Pos)        </span></div>
<div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 8648</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2                         CAN_F9R1_FB2_Msk                  </span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfd9933c0a4fb97ece209b9fcdfa794"> 8650</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB3_Pos)        </span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 8651</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3                         CAN_F9R1_FB3_Msk                  </span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362251d468d76c64459afc82f84acd06"> 8653</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB4_Pos)        </span></div>
<div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 8654</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4                         CAN_F9R1_FB4_Msk                  </span></div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af391a698294bbcfd73e13d7bc3d45f"> 8656</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB5_Pos)        </span></div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 8657</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5                         CAN_F9R1_FB5_Msk                  </span></div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf73980f9d3a6a660ab4b0742b849827"> 8659</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB6_Pos)        </span></div>
<div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 8660</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6                         CAN_F9R1_FB6_Msk                  </span></div>
<div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc25aaf5401c7a3e16cb4609ee0e07"> 8662</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB7_Pos)        </span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 8663</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7                         CAN_F9R1_FB7_Msk                  </span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba01d797a4d055fe0a1af549c3fb4734"> 8665</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB8_Pos)        </span></div>
<div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 8666</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8                         CAN_F9R1_FB8_Msk                  </span></div>
<div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7a7ac6a91de762e00f6ccbde5c982"> 8668</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Msk                     (0x1UL &lt;&lt; CAN_F9R1_FB9_Pos)        </span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 8669</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9                         CAN_F9R1_FB9_Msk                  </span></div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd756a032170c40a6e99e78c1c52eb95"> 8671</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB10_Pos)       </span></div>
<div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 8672</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10                        CAN_F9R1_FB10_Msk                 </span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7239e8ffb07b9aea8013fec8dded9153"> 8674</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB11_Pos)       </span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 8675</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11                        CAN_F9R1_FB11_Msk                 </span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fdb5f76ff7140ead344e774d2a7624"> 8677</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB12_Pos)       </span></div>
<div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 8678</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12                        CAN_F9R1_FB12_Msk                 </span></div>
<div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156dc983e417d37a94dd165f5d3d2f93"> 8680</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB13_Pos)       </span></div>
<div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 8681</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13                        CAN_F9R1_FB13_Msk                 </span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a55b76a656a8592faa6c6910dbb40"> 8683</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB14_Pos)       </span></div>
<div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 8684</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14                        CAN_F9R1_FB14_Msk                 </span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd456c2656ca51201b43ed9831d24d4d"> 8686</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB15_Pos)       </span></div>
<div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 8687</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15                        CAN_F9R1_FB15_Msk                 </span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc59d106067ea2d6a18fd5f08ba2767"> 8689</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB16_Pos)       </span></div>
<div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 8690</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16                        CAN_F9R1_FB16_Msk                 </span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff327faa1fe85083a3ef4f071e86e9"> 8692</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB17_Pos)       </span></div>
<div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 8693</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17                        CAN_F9R1_FB17_Msk                 </span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1580585e09b20a6bc206c033139649a6"> 8695</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB18_Pos)       </span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 8696</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18                        CAN_F9R1_FB18_Msk                 </span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356b4a420c19ac07bfa409d55e53adc"> 8698</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB19_Pos)       </span></div>
<div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 8699</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19                        CAN_F9R1_FB19_Msk                 </span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f43ec3ddec319e7dfbda3b44c7c2df4"> 8701</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB20_Pos)       </span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 8702</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20                        CAN_F9R1_FB20_Msk                 </span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5361a1933b142476427e60fc3f9c72"> 8704</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB21_Pos)       </span></div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 8705</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21                        CAN_F9R1_FB21_Msk                 </span></div>
<div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a508f12177632ba51a7ddc551ed9e2"> 8707</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB22_Pos)       </span></div>
<div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 8708</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22                        CAN_F9R1_FB22_Msk                 </span></div>
<div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ef341230d8345ce5e8176674f9f745"> 8710</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB23_Pos)       </span></div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 8711</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23                        CAN_F9R1_FB23_Msk                 </span></div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309068d091fa9bd5abd28c709efb96c8"> 8713</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB24_Pos)       </span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 8714</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24                        CAN_F9R1_FB24_Msk                 </span></div>
<div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97a1bd116fc0f32a29c4c3006d0330d"> 8716</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB25_Pos)       </span></div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 8717</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25                        CAN_F9R1_FB25_Msk                 </span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed19ac97bbe1e8d109a31af97ac183c"> 8719</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB26_Pos)       </span></div>
<div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 8720</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26                        CAN_F9R1_FB26_Msk                 </span></div>
<div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfa05da1393f001376725caac1a5cb1"> 8722</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB27_Pos)       </span></div>
<div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 8723</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27                        CAN_F9R1_FB27_Msk                 </span></div>
<div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab301858f2e91edd141441ebf4be606b"> 8725</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB28_Pos)       </span></div>
<div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 8726</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28                        CAN_F9R1_FB28_Msk                 </span></div>
<div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23f3b612ef426adf60238083766f4a8"> 8728</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB29_Pos)       </span></div>
<div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 8729</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29                        CAN_F9R1_FB29_Msk                 </span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0799e2743ca085ddc2d3557c81d4fb5a"> 8731</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB30_Pos)       </span></div>
<div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 8732</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30                        CAN_F9R1_FB30_Msk                 </span></div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69d0815a7cd9bf18de74375fea92676"> 8734</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Msk                    (0x1UL &lt;&lt; CAN_F9R1_FB31_Pos)       </span></div>
<div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 8735</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31                        CAN_F9R1_FB31_Msk                 </span></div>
<div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05b74c330bf04f1f6f3ae982306f57"> 8739</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB0_Pos)       </span></div>
<div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 8740</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0                        CAN_F10R1_FB0_Msk                 </span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc10e15c593cf151539aaf626131cd6"> 8742</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB1_Pos)       </span></div>
<div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 8743</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1                        CAN_F10R1_FB1_Msk                 </span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc815403ff9f3643971ecd50b8e1c0a"> 8745</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB2_Pos)       </span></div>
<div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 8746</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2                        CAN_F10R1_FB2_Msk                 </span></div>
<div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1db4c0b25f68a6bd3c6cbb2d2c82ee"> 8748</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB3_Pos)       </span></div>
<div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 8749</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3                        CAN_F10R1_FB3_Msk                 </span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91329ef7b3229b4f06f31c8fbaa8507"> 8751</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB4_Pos)       </span></div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 8752</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4                        CAN_F10R1_FB4_Msk                 </span></div>
<div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7af08619a0d22a111e253c1059024d"> 8754</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB5_Pos)       </span></div>
<div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 8755</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5                        CAN_F10R1_FB5_Msk                 </span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcb5577636b7acc70f13f92cbfa3f9a"> 8757</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB6_Pos)       </span></div>
<div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 8758</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6                        CAN_F10R1_FB6_Msk                 </span></div>
<div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557466eedc11bcfb78333511b3465921"> 8760</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB7_Pos)       </span></div>
<div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 8761</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7                        CAN_F10R1_FB7_Msk                 </span></div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451e0f30e41e5216fb223e52bdadce7a"> 8763</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB8_Pos)       </span></div>
<div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 8764</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8                        CAN_F10R1_FB8_Msk                 </span></div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434ad62e086a866ca425960236216d34"> 8766</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Msk                    (0x1UL &lt;&lt; CAN_F10R1_FB9_Pos)       </span></div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 8767</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9                        CAN_F10R1_FB9_Msk                 </span></div>
<div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159afb7939de25a56d4a7c72e3669b8c"> 8769</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB10_Pos)      </span></div>
<div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 8770</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10                       CAN_F10R1_FB10_Msk                </span></div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f47760352e40a33327441fa44917a"> 8772</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB11_Pos)      </span></div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 8773</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11                       CAN_F10R1_FB11_Msk                </span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6456e18d6659ec3437ab1b5c84b60681"> 8775</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB12_Pos)      </span></div>
<div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 8776</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12                       CAN_F10R1_FB12_Msk                </span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0b809ab8b05e662982533d29d34196"> 8778</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB13_Pos)      </span></div>
<div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 8779</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13                       CAN_F10R1_FB13_Msk                </span></div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1553e078a11eeb8d8ea8c0e0448b4d0"> 8781</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB14_Pos)      </span></div>
<div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 8782</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14                       CAN_F10R1_FB14_Msk                </span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ca9243e9a38085b93d717f05b885a"> 8784</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB15_Pos)      </span></div>
<div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 8785</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15                       CAN_F10R1_FB15_Msk                </span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecfd894be7f8a4d1eb0cbfe995f7a8"> 8787</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB16_Pos)      </span></div>
<div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 8788</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16                       CAN_F10R1_FB16_Msk                </span></div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4bfbfb134e99de69fe63974eae0eba"> 8790</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB17_Pos)      </span></div>
<div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 8791</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17                       CAN_F10R1_FB17_Msk                </span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59843c48e4723e0d3cb389b8dc31e95a"> 8793</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB18_Pos)      </span></div>
<div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 8794</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18                       CAN_F10R1_FB18_Msk                </span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e9c16a75cfe1a4209db5761793d65"> 8796</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB19_Pos)      </span></div>
<div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 8797</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19                       CAN_F10R1_FB19_Msk                </span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3e3967b90e93cdf5d2dff50ccd6467"> 8799</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB20_Pos)      </span></div>
<div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 8800</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20                       CAN_F10R1_FB20_Msk                </span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d08dc1418dc7260c85dcd41c3f2f7"> 8802</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB21_Pos)      </span></div>
<div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 8803</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21                       CAN_F10R1_FB21_Msk                </span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f696dbd8db5370eb9701e521227e2e"> 8805</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB22_Pos)      </span></div>
<div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 8806</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22                       CAN_F10R1_FB22_Msk                </span></div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b78077f4a9d949debb3c345fcc8203"> 8808</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB23_Pos)      </span></div>
<div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 8809</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23                       CAN_F10R1_FB23_Msk                </span></div>
<div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa800d4dbab113869136419067683b7"> 8811</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB24_Pos)      </span></div>
<div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 8812</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24                       CAN_F10R1_FB24_Msk                </span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2755b753aff086d43feba71cc367da2"> 8814</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB25_Pos)      </span></div>
<div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 8815</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25                       CAN_F10R1_FB25_Msk                </span></div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c4b309760f303d4bbd9ef507673d9"> 8817</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB26_Pos)      </span></div>
<div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 8818</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26                       CAN_F10R1_FB26_Msk                </span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713459bb360bab56e68cd562bcc86992"> 8820</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB27_Pos)      </span></div>
<div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 8821</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27                       CAN_F10R1_FB27_Msk                </span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904044b84be51c67151570af41280109"> 8823</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB28_Pos)      </span></div>
<div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 8824</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28                       CAN_F10R1_FB28_Msk                </span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9254a4f5e458db48b99024ee4dcf28"> 8826</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB29_Pos)      </span></div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 8827</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29                       CAN_F10R1_FB29_Msk                </span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17c37afd6e8048e5561cc76204de98"> 8829</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB30_Pos)      </span></div>
<div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 8830</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30                       CAN_F10R1_FB30_Msk                </span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0010aac3ddd9cb356328c22fcab2fd9"> 8832</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Msk                   (0x1UL &lt;&lt; CAN_F10R1_FB31_Pos)      </span></div>
<div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 8833</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31                       CAN_F10R1_FB31_Msk                </span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf61e4385aa30fbdff533d51bdd612"> 8837</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB0_Pos)       </span></div>
<div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 8838</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0                        CAN_F11R1_FB0_Msk                 </span></div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ad3f7a5ffa1fd9136447924950ea6"> 8840</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB1_Pos)       </span></div>
<div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 8841</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1                        CAN_F11R1_FB1_Msk                 </span></div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5614e1e331777400a4903b74f3398d1c"> 8843</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB2_Pos)       </span></div>
<div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 8844</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2                        CAN_F11R1_FB2_Msk                 </span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf6f2e8167bd44d1f02ff8de4574d4d"> 8846</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB3_Pos)       </span></div>
<div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 8847</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3                        CAN_F11R1_FB3_Msk                 </span></div>
<div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab99e31bdf86aaad8ba7d6ad75ba7dc"> 8849</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB4_Pos)       </span></div>
<div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 8850</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4                        CAN_F11R1_FB4_Msk                 </span></div>
<div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554f40a4480434bf6e3633e52d45e6bd"> 8852</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB5_Pos)       </span></div>
<div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 8853</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5                        CAN_F11R1_FB5_Msk                 </span></div>
<div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aed14b088705fde497369d39675369e"> 8855</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB6_Pos)       </span></div>
<div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 8856</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6                        CAN_F11R1_FB6_Msk                 </span></div>
<div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8580e565ee4bc7966aa7c515d6fab446"> 8858</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB7_Pos)       </span></div>
<div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 8859</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7                        CAN_F11R1_FB7_Msk                 </span></div>
<div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639a8dc5a46ee8b2a380ac7978fb0672"> 8861</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB8_Pos)       </span></div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 8862</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8                        CAN_F11R1_FB8_Msk                 </span></div>
<div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd49481651b80f8fdcf08efd0e07f8c"> 8864</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Msk                    (0x1UL &lt;&lt; CAN_F11R1_FB9_Pos)       </span></div>
<div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 8865</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9                        CAN_F11R1_FB9_Msk                 </span></div>
<div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cb55bd09dade7046aa52361411fb68"> 8867</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB10_Pos)      </span></div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 8868</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10                       CAN_F11R1_FB10_Msk                </span></div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6235ef02d18d862d4018aa9d3f2612bd"> 8870</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB11_Pos)      </span></div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 8871</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11                       CAN_F11R1_FB11_Msk                </span></div>
<div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488ce892527f6e05b74c72d3540e86e9"> 8873</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB12_Pos)      </span></div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 8874</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12                       CAN_F11R1_FB12_Msk                </span></div>
<div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34726d941ba918d973035cdfd4956f22"> 8876</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB13_Pos)      </span></div>
<div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 8877</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13                       CAN_F11R1_FB13_Msk                </span></div>
<div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a261d1beaaa14ef8021eaa305b4cdf6"> 8879</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB14_Pos)      </span></div>
<div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 8880</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14                       CAN_F11R1_FB14_Msk                </span></div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc324a22f00abfe9bcf15478238eeda"> 8882</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB15_Pos)      </span></div>
<div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 8883</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15                       CAN_F11R1_FB15_Msk                </span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67cc7cf7f00a9e32c2bd48dcd4941eeb"> 8885</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB16_Pos)      </span></div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 8886</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16                       CAN_F11R1_FB16_Msk                </span></div>
<div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5442d8600f85b1f2efb8cd2a0a9ec764"> 8888</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB17_Pos)      </span></div>
<div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 8889</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17                       CAN_F11R1_FB17_Msk                </span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga882ce3ab193542e376fb5f6d4f497a46"> 8891</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB18_Pos)      </span></div>
<div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 8892</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18                       CAN_F11R1_FB18_Msk                </span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d345cf87d73bed1e41d1fdd1da16378"> 8894</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB19_Pos)      </span></div>
<div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 8895</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19                       CAN_F11R1_FB19_Msk                </span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7955a656970b266f1398cdfc4bdb6cb"> 8897</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB20_Pos)      </span></div>
<div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 8898</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20                       CAN_F11R1_FB20_Msk                </span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5b2c12419c4cff708970be601ad3e2"> 8900</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB21_Pos)      </span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 8901</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21                       CAN_F11R1_FB21_Msk                </span></div>
<div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad2a3cd3442663331b96444d1ed798e"> 8903</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB22_Pos)      </span></div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 8904</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22                       CAN_F11R1_FB22_Msk                </span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0869365b6223739ccb3b62cfadd9f1db"> 8906</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB23_Pos)      </span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 8907</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23                       CAN_F11R1_FB23_Msk                </span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed24f7ad9ae64b130e3e2ce65cf5d04"> 8909</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB24_Pos)      </span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 8910</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24                       CAN_F11R1_FB24_Msk                </span></div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2fdd934f06f41139da93cf271c9e5b"> 8912</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB25_Pos)      </span></div>
<div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 8913</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25                       CAN_F11R1_FB25_Msk                </span></div>
<div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga547f899b4aaa6323c75dc4660cc6dd4e"> 8915</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB26_Pos)      </span></div>
<div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 8916</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26                       CAN_F11R1_FB26_Msk                </span></div>
<div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5499db54e781ed6a09c987857d851e4b"> 8918</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB27_Pos)      </span></div>
<div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 8919</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27                       CAN_F11R1_FB27_Msk                </span></div>
<div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b8ed435fa7866580be0ec7cfada3ce"> 8921</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB28_Pos)      </span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 8922</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28                       CAN_F11R1_FB28_Msk                </span></div>
<div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa11c1e2e43d9234f768ca5f3db3521"> 8924</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB29_Pos)      </span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 8925</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29                       CAN_F11R1_FB29_Msk                </span></div>
<div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665b624ef9be8a7b67fd0d0c8a2cc28d"> 8927</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB30_Pos)      </span></div>
<div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 8928</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30                       CAN_F11R1_FB30_Msk                </span></div>
<div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb79224e74be4064c186c1fd8f430b3f"> 8930</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Msk                   (0x1UL &lt;&lt; CAN_F11R1_FB31_Pos)      </span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 8931</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31                       CAN_F11R1_FB31_Msk                </span></div>
<div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ad4f71737d83380a81e3df1fafca6"> 8935</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB0_Pos)       </span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 8936</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0                        CAN_F12R1_FB0_Msk                 </span></div>
<div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4cc96e515fe07094a824e27ad4d925"> 8938</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB1_Pos)       </span></div>
<div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 8939</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1                        CAN_F12R1_FB1_Msk                 </span></div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8d6c0e2c177e40ff60568beffac86b"> 8941</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB2_Pos)       </span></div>
<div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 8942</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2                        CAN_F12R1_FB2_Msk                 </span></div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c79794004930e3de57c8417f7c5d6d"> 8944</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB3_Pos)       </span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 8945</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3                        CAN_F12R1_FB3_Msk                 </span></div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b358c5c72ac735e4c7c802287f9903"> 8947</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB4_Pos)       </span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 8948</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4                        CAN_F12R1_FB4_Msk                 </span></div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc058f703f84921bf889c9ce3c000d0"> 8950</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB5_Pos)       </span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 8951</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5                        CAN_F12R1_FB5_Msk                 </span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86849d0bdcd7b03a0770c9fb4e1c0cf8"> 8953</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB6_Pos)       </span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 8954</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6                        CAN_F12R1_FB6_Msk                 </span></div>
<div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e08cb6960016b6a352bd8353733dd"> 8956</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB7_Pos)       </span></div>
<div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 8957</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7                        CAN_F12R1_FB7_Msk                 </span></div>
<div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad138ae340d080c7b69b9dfe0814234f6"> 8959</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB8_Pos)       </span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 8960</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8                        CAN_F12R1_FB8_Msk                 </span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0713b2abf45e4c66dfc0c2f4aa902c"> 8962</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Msk                    (0x1UL &lt;&lt; CAN_F12R1_FB9_Pos)       </span></div>
<div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 8963</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9                        CAN_F12R1_FB9_Msk                 </span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3becedeec4964364eb6a6ca51af6c7a7"> 8965</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB10_Pos)      </span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 8966</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10                       CAN_F12R1_FB10_Msk                </span></div>
<div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab33464326b0107849ae73eb2d74649"> 8968</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB11_Pos)      </span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 8969</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11                       CAN_F12R1_FB11_Msk                </span></div>
<div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55c96f63d9cb2115cf779e2108cd2c2"> 8971</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB12_Pos)      </span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 8972</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12                       CAN_F12R1_FB12_Msk                </span></div>
<div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6754922701ae479453231e3082f5995"> 8974</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB13_Pos)      </span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 8975</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13                       CAN_F12R1_FB13_Msk                </span></div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40af5057b396387a1162d0091b2d826e"> 8977</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB14_Pos)      </span></div>
<div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 8978</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14                       CAN_F12R1_FB14_Msk                </span></div>
<div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a4f362ed99f3b71078c88c720f7603"> 8980</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB15_Pos)      </span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 8981</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15                       CAN_F12R1_FB15_Msk                </span></div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44038ad11ff535489420a521d43090cd"> 8983</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB16_Pos)      </span></div>
<div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 8984</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16                       CAN_F12R1_FB16_Msk                </span></div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1462a6bf5fd7f197bf4fc6b40f3531e"> 8986</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB17_Pos)      </span></div>
<div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 8987</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17                       CAN_F12R1_FB17_Msk                </span></div>
<div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ded4d9316004285d4c49d62eb48cce6"> 8989</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB18_Pos)      </span></div>
<div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 8990</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18                       CAN_F12R1_FB18_Msk                </span></div>
<div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5a9bb84c7973eb3aee9bcc751a402"> 8992</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB19_Pos)      </span></div>
<div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 8993</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19                       CAN_F12R1_FB19_Msk                </span></div>
<div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e4aaef17496cf40db364d4c7ead7d5"> 8995</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB20_Pos)      </span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 8996</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20                       CAN_F12R1_FB20_Msk                </span></div>
<div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776befd35d22caa64a1754b75134f2a6"> 8998</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB21_Pos)      </span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 8999</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21                       CAN_F12R1_FB21_Msk                </span></div>
<div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5b00cf1faf748d52633ee2a1989b49"> 9001</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB22_Pos)      </span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 9002</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22                       CAN_F12R1_FB22_Msk                </span></div>
<div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9c58f403ed9bfc19a23aff1960065e"> 9004</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB23_Pos)      </span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 9005</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23                       CAN_F12R1_FB23_Msk                </span></div>
<div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efaf0ba941dc22a8a322e75d6495237"> 9007</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB24_Pos)      </span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 9008</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24                       CAN_F12R1_FB24_Msk                </span></div>
<div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495bdfd934bc40aeabfcb0454e47a2c7"> 9010</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB25_Pos)      </span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 9011</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25                       CAN_F12R1_FB25_Msk                </span></div>
<div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26edbc0aad33ae916a2c765f8a463023"> 9013</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB26_Pos)      </span></div>
<div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 9014</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26                       CAN_F12R1_FB26_Msk                </span></div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb051023923964df52386c58e0ee26ed"> 9016</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB27_Pos)      </span></div>
<div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 9017</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27                       CAN_F12R1_FB27_Msk                </span></div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1bbde0fef2e2dab933da257a3afd66"> 9019</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB28_Pos)      </span></div>
<div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 9020</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28                       CAN_F12R1_FB28_Msk                </span></div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d988431331cf581558317c045e1117b"> 9022</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB29_Pos)      </span></div>
<div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 9023</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29                       CAN_F12R1_FB29_Msk                </span></div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b733b7cb7755ebe4678bf011a490f5"> 9025</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB30_Pos)      </span></div>
<div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 9026</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30                       CAN_F12R1_FB30_Msk                </span></div>
<div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce05849eef3967db74c9dcab8d936e"> 9028</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Msk                   (0x1UL &lt;&lt; CAN_F12R1_FB31_Pos)      </span></div>
<div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 9029</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31                       CAN_F12R1_FB31_Msk                </span></div>
<div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0775804606cd66638da3f6ba1b3b493"> 9033</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB0_Pos)       </span></div>
<div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 9034</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0                        CAN_F13R1_FB0_Msk                 </span></div>
<div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af825390c54a3a65aac39d6a998ca48"> 9036</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB1_Pos)       </span></div>
<div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 9037</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1                        CAN_F13R1_FB1_Msk                 </span></div>
<div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ca97bf95c63ac91fe0bbf664f96c5a"> 9039</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB2_Pos)       </span></div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 9040</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2                        CAN_F13R1_FB2_Msk                 </span></div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf217b9312083ea4fee7d1e808d6abb84"> 9042</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB3_Pos)       </span></div>
<div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 9043</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3                        CAN_F13R1_FB3_Msk                 </span></div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e27d4b7557c9da7685eaaefdd9bbe"> 9045</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB4_Pos)       </span></div>
<div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 9046</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4                        CAN_F13R1_FB4_Msk                 </span></div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dda4ae54ad09328863f96688745173"> 9048</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB5_Pos)       </span></div>
<div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 9049</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5                        CAN_F13R1_FB5_Msk                 </span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae396c50fbe96dbdd418620ffd2fa5b4"> 9051</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB6_Pos)       </span></div>
<div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 9052</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6                        CAN_F13R1_FB6_Msk                 </span></div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a54488273ee23a74dfe0a0deca7d7d"> 9054</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB7_Pos)       </span></div>
<div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 9055</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7                        CAN_F13R1_FB7_Msk                 </span></div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c2421189d009e0b2630cf53f0caaf1"> 9057</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB8_Pos)       </span></div>
<div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 9058</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8                        CAN_F13R1_FB8_Msk                 </span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365ae887f59e0e1684a5ed96fb50042"> 9060</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Msk                    (0x1UL &lt;&lt; CAN_F13R1_FB9_Pos)       </span></div>
<div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 9061</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9                        CAN_F13R1_FB9_Msk                 </span></div>
<div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439f107e699d239c00b630979ba87e1"> 9063</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB10_Pos)      </span></div>
<div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 9064</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10                       CAN_F13R1_FB10_Msk                </span></div>
<div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9103107051eb07e5ae903489b76eb2c4"> 9066</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB11_Pos)      </span></div>
<div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 9067</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11                       CAN_F13R1_FB11_Msk                </span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dabd107a2de9ccd6461da5926e4d4e4"> 9069</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB12_Pos)      </span></div>
<div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 9070</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12                       CAN_F13R1_FB12_Msk                </span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db0ef6756bc958994e6fc702ce75b81"> 9072</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB13_Pos)      </span></div>
<div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 9073</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13                       CAN_F13R1_FB13_Msk                </span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e4fcd6edb251cf356694de9f3f42"> 9075</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB14_Pos)      </span></div>
<div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 9076</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14                       CAN_F13R1_FB14_Msk                </span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc8b54a2836661fdd482c004556cba1"> 9078</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB15_Pos)      </span></div>
<div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 9079</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15                       CAN_F13R1_FB15_Msk                </span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d570ecd25032c69017c3c117f0aebdf"> 9081</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB16_Pos)      </span></div>
<div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 9082</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16                       CAN_F13R1_FB16_Msk                </span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2321a184dc8aa13baef70a5cb6193f"> 9084</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB17_Pos)      </span></div>
<div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 9085</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17                       CAN_F13R1_FB17_Msk                </span></div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c24ba203819e140dfddb8bc05c473"> 9087</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB18_Pos)      </span></div>
<div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 9088</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18                       CAN_F13R1_FB18_Msk                </span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471095d382cce78017304b5db76f7a04"> 9090</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB19_Pos)      </span></div>
<div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 9091</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19                       CAN_F13R1_FB19_Msk                </span></div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c097cf8909e3cc7825d9500a891be52"> 9093</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB20_Pos)      </span></div>
<div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 9094</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20                       CAN_F13R1_FB20_Msk                </span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d0b622d476255e22d07d76831a75"> 9096</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB21_Pos)      </span></div>
<div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 9097</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21                       CAN_F13R1_FB21_Msk                </span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e71fdf75fcc3e59b95b855d3bf30a"> 9099</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB22_Pos)      </span></div>
<div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 9100</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22                       CAN_F13R1_FB22_Msk                </span></div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b6b1f5126bfa15739a086d6734cfd5"> 9102</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB23_Pos)      </span></div>
<div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 9103</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23                       CAN_F13R1_FB23_Msk                </span></div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710ae584f88078c05820eede3729b65c"> 9105</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB24_Pos)      </span></div>
<div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 9106</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24                       CAN_F13R1_FB24_Msk                </span></div>
<div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2580d7250fa56c7a1e25f9d282c942"> 9108</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB25_Pos)      </span></div>
<div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 9109</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25                       CAN_F13R1_FB25_Msk                </span></div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd8f8b38bc3d56b97c8909c7dbb7560"> 9111</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB26_Pos)      </span></div>
<div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 9112</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26                       CAN_F13R1_FB26_Msk                </span></div>
<div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc69c07f91f2c9d6b85c3f26532fad1f"> 9114</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB27_Pos)      </span></div>
<div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 9115</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27                       CAN_F13R1_FB27_Msk                </span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd7a2e1000f7df336489982291d76d8"> 9117</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB28_Pos)      </span></div>
<div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 9118</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28                       CAN_F13R1_FB28_Msk                </span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed837627ac02698016cdf0439782fec"> 9120</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB29_Pos)      </span></div>
<div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 9121</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29                       CAN_F13R1_FB29_Msk                </span></div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f63726fd4dffa870717dbf3079be8"> 9123</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB30_Pos)      </span></div>
<div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 9124</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30                       CAN_F13R1_FB30_Msk                </span></div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad950a42557716b1e66d0e675d4ed0388"> 9126</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Msk                   (0x1UL &lt;&lt; CAN_F13R1_FB31_Pos)      </span></div>
<div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 9127</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31                       CAN_F13R1_FB31_Msk                </span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa061083b9a300dcb531acbb0ca426943"> 9131</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 9132</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0                         CAN_F0R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c94101334ccda880f2c3a2e9e35803"> 9134</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 9135</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1                         CAN_F0R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d454ef34d31e40aeecb2da25e5004d"> 9137</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 9138</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2                         CAN_F0R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526563dd72eb6023c8c6b70ed3eef49f"> 9140</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 9141</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3                         CAN_F0R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2ad8285cf2dbc13f19cde26aa841ee"> 9143</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 9144</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4                         CAN_F0R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae572f8b4bb3bfa4dca31b1d4b189c277"> 9146</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 9147</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5                         CAN_F0R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d86d510a3fa0f7bb396b2535ff7412f"> 9149</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 9150</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6                         CAN_F0R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931a307d0830015fa4494ed6a34e3fb5"> 9152</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 9153</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7                         CAN_F0R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f123f65007d2d150da67e5114b8354f"> 9155</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 9156</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8                         CAN_F0R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31eeb8ac004bb1a829c442474a019b05"> 9158</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F0R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 9159</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9                         CAN_F0R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8eae7e6372cafdfbb97cee0d3a5906"> 9161</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 9162</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10                        CAN_F0R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c19ccbf1f927445c99e0075e4743f4"> 9164</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 9165</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11                        CAN_F0R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6f3f414927987a2409f6a4fcee1950"> 9167</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 9168</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12                        CAN_F0R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f965255e5ae450386165052ebc91266"> 9170</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 9171</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13                        CAN_F0R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541cda96227f171eeaef984ec3f3bfde"> 9173</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 9174</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14                        CAN_F0R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec4acee70dd0bad3bcfb650e47f99b5"> 9176</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 9177</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15                        CAN_F0R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae046a3f26c0161e3c40dc1bc568db3b"> 9179</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 9180</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16                        CAN_F0R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f28b2b9fdaaba93dd8268b5567a8ad"> 9182</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 9183</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17                        CAN_F0R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134eae58ad5e99cc09201e3f806390b2"> 9185</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 9186</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18                        CAN_F0R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2288da969d823cf883f0a11d0e66db51"> 9188</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 9189</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19                        CAN_F0R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e695a429859e9c143330c5cf6ad3229"> 9191</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 9192</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20                        CAN_F0R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4a66ffe52286fd25f6bb36fa2e6f21"> 9194</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 9195</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21                        CAN_F0R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d02ac9f9a07b7c47059c84a2b0782ee"> 9197</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 9198</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22                        CAN_F0R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd190536d4b825b086f682b40886f7f"> 9200</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 9201</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23                        CAN_F0R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d6929299df0a13244f0e7958eb711a"> 9203</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 9204</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24                        CAN_F0R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6e6acb5b23357732909d4bec0eb95e"> 9206</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 9207</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25                        CAN_F0R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c77950c4ec1c45ab5c4c2936186d36"> 9209</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 9210</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26                        CAN_F0R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37ea3a0bc9d4232ee89f18782ff53"> 9212</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 9213</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27                        CAN_F0R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb99d019f1abf788685338176fa8595"> 9215</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 9216</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28                        CAN_F0R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875a0587956149206e0df84242e5c38a"> 9218</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 9219</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29                        CAN_F0R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee59bc46345bde430c9ecf20c8df7a2"> 9221</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 9222</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30                        CAN_F0R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f146c0436009e8b77597db4f06dc88"> 9224</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F0R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 9225</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31                        CAN_F0R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37390e12fa87a072599d57c581f82b1"> 9229</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 9230</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0                         CAN_F1R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4652769a8b81aefaa5acbaddc83e47"> 9232</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 9233</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1                         CAN_F1R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550988821dc17b71e58d745367d552fb"> 9235</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 9236</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2                         CAN_F1R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52c7978074227730285d698cdcb15c7"> 9238</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 9239</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3                         CAN_F1R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab404d9e8cd80526beb5b83ea62236c40"> 9241</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 9242</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4                         CAN_F1R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3210b70ca25333f077035c8178683b3c"> 9244</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 9245</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5                         CAN_F1R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840206e4408eeadf35ca5ce492121b7"> 9247</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 9248</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6                         CAN_F1R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f9f5471e1a8abd2ca55fe5a4cf120f"> 9250</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 9251</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7                         CAN_F1R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade520b46b08abd462743828dfdb211e1"> 9253</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 9254</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8                         CAN_F1R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e355feec329b328d200ea79a3c4e73"> 9256</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F1R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 9257</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9                         CAN_F1R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fa9a6d11d4066ce8cbed7772e5c4c1"> 9259</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 9260</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10                        CAN_F1R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1aef88c920add1bcec693ba43f890cf"> 9262</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 9263</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11                        CAN_F1R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4486004019a70c1c41822611cfbc24a7"> 9265</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 9266</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12                        CAN_F1R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ef2954ebc503eaf6c44eb4ec9a593e"> 9268</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 9269</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13                        CAN_F1R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace28daab139f94dc2ed7e388fd1b9b59"> 9271</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 9272</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14                        CAN_F1R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb0a0b5dd87d593fc1cf8b9269bf365"> 9274</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 9275</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15                        CAN_F1R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427c05edd87c70fb5bfede3ece583106"> 9277</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 9278</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16                        CAN_F1R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7423c9dd0740125ba2dc7a9068c449"> 9280</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 9281</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17                        CAN_F1R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcea3b8cd42bcc687c67e62a0ccf7471"> 9283</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 9284</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18                        CAN_F1R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e119637508ebc998e04873befdea02"> 9286</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 9287</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19                        CAN_F1R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adb312018dfbe719072be0d6444b62a"> 9289</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 9290</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20                        CAN_F1R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a75816e8e01c5c9a90d7b2afa4716f"> 9292</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 9293</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21                        CAN_F1R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace263ed2b1dcb26232c8be718c733490"> 9295</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 9296</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22                        CAN_F1R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15089c114f7120bd834ecddd74795989"> 9298</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 9299</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23                        CAN_F1R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256936e5e1dc313a5846bcdb38746940"> 9301</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 9302</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24                        CAN_F1R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8861d429f3e5a4cf24015dd24d1035a2"> 9304</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 9305</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25                        CAN_F1R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca03affd919dc4618d7e47f545714fe"> 9307</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 9308</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26                        CAN_F1R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4685d281238d461eb78b7f846411f6f3"> 9310</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 9311</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27                        CAN_F1R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6e9dc7e9d061ce75e04aceae3cfd6b"> 9313</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 9314</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28                        CAN_F1R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fee7c49b899c8af5ae4b60d47461ea2"> 9316</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 9317</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29                        CAN_F1R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ec718cd11264085752c85b44e6ef3"> 9319</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 9320</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30                        CAN_F1R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cebad85393ecc2a9214f9788b77c676"> 9322</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F1R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 9323</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31                        CAN_F1R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4399948716780ec8c4dd96270469843"> 9327</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 9328</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0                         CAN_F2R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77d91c1c72f554e0e99650a3f47e737"> 9330</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 9331</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1                         CAN_F2R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dff14e0209cd48bf0c29dc53ede26b"> 9333</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 9334</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2                         CAN_F2R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3b7ec530ba7d4f3effd0c42ab49ca9"> 9336</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 9337</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3                         CAN_F2R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcaf819adc61da902e94fc549c5eca7"> 9339</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 9340</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4                         CAN_F2R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb028302ad008b6326533727d4fb75b0"> 9342</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 9343</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5                         CAN_F2R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d23fc25f4bfb50a6f590e31e11c4838"> 9345</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 9346</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6                         CAN_F2R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c27ede1b3c0ad55b1d3ceeb774abbd"> 9348</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 9349</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7                         CAN_F2R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace122156ecd18b6abea1a5f23e1cfce"> 9351</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 9352</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8                         CAN_F2R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a5442d9fc437bc2acdf878279cf7c6"> 9354</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F2R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 9355</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9                         CAN_F2R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebf3a00b21dc2a665b2e8e7b99cefaae"> 9357</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 9358</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10                        CAN_F2R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb77bebe0b062fe55efc6304cf8840b4"> 9360</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 9361</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11                        CAN_F2R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd0cb91d888b98351e33516a4547e1"> 9363</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 9364</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12                        CAN_F2R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6af8fc2890a6b457435f0ab29908e4"> 9366</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 9367</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13                        CAN_F2R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f01b289ae8ae3eecedd8a29ddc1eb1"> 9369</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 9370</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14                        CAN_F2R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c79b4445a4d0eb87b2121d58c73d9bc"> 9372</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 9373</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15                        CAN_F2R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7788f7206aca6e83ba0cd081af5b2"> 9375</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 9376</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16                        CAN_F2R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d302da92dc7ff48bfb3935a739c56f"> 9378</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 9379</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17                        CAN_F2R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee8abd5207088cb6f59a3fd5af3b89a"> 9381</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 9382</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18                        CAN_F2R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad53d41a895d341e102901c2e4113b"> 9384</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 9385</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19                        CAN_F2R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b747f768a440c5e8fe08febc1d0683"> 9387</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 9388</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20                        CAN_F2R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc046157f775cb1a2c5b2b90aa15d745"> 9390</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 9391</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21                        CAN_F2R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fdd1fa55e6729712aad51a2ce62834"> 9393</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 9394</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22                        CAN_F2R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4508040a17ba6d514e9c5db40131a196"> 9396</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 9397</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23                        CAN_F2R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fde946459dc3fc90da9e8809d6d05"> 9399</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 9400</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24                        CAN_F2R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03da1089ea38abbe1093471a67a971fa"> 9402</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 9403</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25                        CAN_F2R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef46477e39c33367b4cc071c1e3fc69"> 9405</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 9406</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26                        CAN_F2R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833458f427d74480b7a400ace687432e"> 9408</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 9409</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27                        CAN_F2R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc909d367700acef6e2bf8954fcbed1c"> 9411</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 9412</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28                        CAN_F2R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030b2a517b48686820ece2c433e2f13"> 9414</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 9415</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29                        CAN_F2R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbf050f9c8c01df6dd11938eb663221"> 9417</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 9418</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30                        CAN_F2R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5f7d56afc77679c64cc8559c9637c"> 9420</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F2R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 9421</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31                        CAN_F2R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00bc043a80895a2364fdb9e51b3c110"> 9425</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 9426</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0                         CAN_F3R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f4626256cd6e806d02f8ddd1abc6d6"> 9428</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 9429</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1                         CAN_F3R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2e95083cd9cba8a5e1dea50a2647b5"> 9431</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 9432</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2                         CAN_F3R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1586ad1b9e7dc5ea9060b11c91c64df"> 9434</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 9435</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3                         CAN_F3R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e602cc571c125a4b0a37ef41a35944b"> 9437</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 9438</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4                         CAN_F3R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8c785ed06bbd1d49756b36134e7acb"> 9440</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 9441</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5                         CAN_F3R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8497045acac1d2e6704dcefa92d3b0"> 9443</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 9444</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6                         CAN_F3R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655169f5704760518f05c635259c7177"> 9446</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 9447</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7                         CAN_F3R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad82eee295a8a2858712b7a8e78b2a0"> 9449</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 9450</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8                         CAN_F3R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13711889ff55a6b01f7141db5f702c7a"> 9452</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F3R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 9453</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9                         CAN_F3R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdde33568809be7611190d6b1b81012"> 9455</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 9456</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10                        CAN_F3R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed31d50f1d71f70a49a880e2c743663"> 9458</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 9459</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11                        CAN_F3R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fcb0196d04b5e606b1c4a2287a3f36"> 9461</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 9462</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12                        CAN_F3R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c0fc4c6e615f3274c846c5f63319bb"> 9464</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 9465</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13                        CAN_F3R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7318a2aa45622bb3ff2067b295c89839"> 9467</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 9468</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14                        CAN_F3R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf5ab40d21a35f3bd2330139043b4c6"> 9470</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 9471</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15                        CAN_F3R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae505ba19e3d139a3e51aa661927c2f79"> 9473</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 9474</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16                        CAN_F3R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fcd762f60b60e56fe4bd937ac7950b"> 9476</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 9477</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17                        CAN_F3R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cadef74e15229097c45f255cdeb8e"> 9479</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 9480</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18                        CAN_F3R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31404c72668cd4b409b16a1335a73dae"> 9482</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 9483</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19                        CAN_F3R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd69af5b3822a2a480bb9041a8011074"> 9485</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 9486</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20                        CAN_F3R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102b108170e7865f895d7ca6c40f12e"> 9488</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 9489</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21                        CAN_F3R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a42411bd3d2c7a7dc3e41bd40777ae"> 9491</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 9492</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22                        CAN_F3R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cae3507194258095f48d348f1307b0"> 9494</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 9495</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23                        CAN_F3R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9218c367ef6f00e60b093f3f23a7a0b9"> 9497</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 9498</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24                        CAN_F3R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f46cde0b8517ab5b9625a614ea3d922"> 9500</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 9501</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25                        CAN_F3R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13acbfad9a6174945e4b814d2b3e5a8"> 9503</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 9504</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26                        CAN_F3R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6f5115c365c1103bfb0c2e447de450"> 9506</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 9507</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27                        CAN_F3R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969752803fe126111b3cd5149859c94e"> 9509</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 9510</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28                        CAN_F3R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e06415202aa98552793b9fa28ee9a7"> 9512</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 9513</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29                        CAN_F3R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367133e3ee7501aef9513944565cea6f"> 9515</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 9516</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30                        CAN_F3R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994e84701ba2b7c21cdc7392a46e9d80"> 9518</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F3R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 9519</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31                        CAN_F3R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></div>
<div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9048515e8f37041f6aff9999aff569"> 9523</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 9524</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0                         CAN_F4R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b07509549c3a1b2559040dd01c9a0e"> 9526</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 9527</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1                         CAN_F4R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f84ea90801ae445733a36c8f10ec608"> 9529</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 9530</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2                         CAN_F4R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fe680c0484c7757d15d939a50e8b1"> 9532</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 9533</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3                         CAN_F4R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91056080450f8e5f68b3120ed7b609fb"> 9535</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 9536</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4                         CAN_F4R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96484b04cb3e058e3f70b722713990dc"> 9538</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 9539</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5                         CAN_F4R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde7359de773b8b427dddca91f99a3c2"> 9541</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 9542</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6                         CAN_F4R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bfab19292dba8c2e7c6f6d366f1490"> 9544</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 9545</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7                         CAN_F4R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82667269e283535191eb3439f4ad6a2"> 9547</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 9548</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8                         CAN_F4R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae060ee50f1193b9e8a2b2ad84789eed7"> 9550</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F4R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 9551</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9                         CAN_F4R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152ad433d216935b86e5014dd69626e"> 9553</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 9554</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10                        CAN_F4R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc14b1315fea6d9b3948d9f00f07de7"> 9556</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 9557</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11                        CAN_F4R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d1eae74bfd099a0512f44a4bd928c9"> 9559</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 9560</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12                        CAN_F4R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9d3c7bbf0cf276350b00a04b43c37"> 9562</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 9563</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13                        CAN_F4R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31079d3271fc34363eed112cb9a3ed23"> 9565</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 9566</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14                        CAN_F4R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd57e61b87f3e1e9632ad2075732fa5a"> 9568</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 9569</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15                        CAN_F4R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f6b4c83f05dfbd05e15c128ad6fbf"> 9571</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 9572</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16                        CAN_F4R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973be88ab5b27952acbdb24e0b817d78"> 9574</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 9575</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17                        CAN_F4R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85749ab4396b250aac41526571cecf3"> 9577</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 9578</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18                        CAN_F4R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74002038e0de0bebc00117c89343be6"> 9580</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 9581</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19                        CAN_F4R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814015c75ef6ae829af165ba84aa7692"> 9583</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 9584</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20                        CAN_F4R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d83298755e6833a20617ab15f8712d"> 9586</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 9587</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21                        CAN_F4R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94ecf7d43f6a018320c3d25bc9b46c2"> 9589</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 9590</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22                        CAN_F4R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e657b91bf8789bccd4f52b8f865b2d"> 9592</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 9593</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23                        CAN_F4R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1696522c0eecd85f864be345e40a29ea"> 9595</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 9596</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24                        CAN_F4R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92bfc25c457c753a6e6635781a348471"> 9598</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 9599</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25                        CAN_F4R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9b82299251b22f45b8ead71dc2675"> 9601</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 9602</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26                        CAN_F4R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9295be11108120ae840e8c0f12f0ed5"> 9604</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 9605</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27                        CAN_F4R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d7545d55253cd33e9bc8a186692071"> 9607</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 9608</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28                        CAN_F4R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db3158da58bb55ec0b8e038214bf57c"> 9610</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 9611</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29                        CAN_F4R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172377c09e98ed68359ffe7bb49f556c"> 9613</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 9614</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30                        CAN_F4R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9da9f03b531cb1019a2a401e9177d6"> 9616</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F4R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 9617</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31                        CAN_F4R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></div>
<div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f1756425341377c80a011da4cfcb1"> 9621</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 9622</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0                         CAN_F5R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa669537bb8f8adf60f0d40d76f5d9fb9"> 9624</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 9625</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1                         CAN_F5R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81eadbcd56cc52d9c0b7435ba5b40e9"> 9627</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 9628</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2                         CAN_F5R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4271ce693ee149054334055f32083514"> 9630</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 9631</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3                         CAN_F5R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd49575e4657b373fd5cdc67067e0d"> 9633</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 9634</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4                         CAN_F5R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14329fcf8b7c680e02b7967e8cb98ea"> 9636</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 9637</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5                         CAN_F5R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d967c2b9dff5291f892ed55650722"> 9639</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 9640</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6                         CAN_F5R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72af802de3283727835678b4d783b7e"> 9642</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 9643</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7                         CAN_F5R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa770d4e9ecd17918854fc97a3d96bdfd"> 9645</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 9646</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8                         CAN_F5R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d4e4451476d46716de06cef008beb1"> 9648</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F5R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 9649</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9                         CAN_F5R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f7fadc560b00fe1878226c9a847be"> 9651</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 9652</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10                        CAN_F5R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cf1650e026cc5bb83c111dc8e9ce5e"> 9654</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 9655</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11                        CAN_F5R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed02925c42bc722b25c350bc00ec815f"> 9657</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 9658</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12                        CAN_F5R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a2dbe8f45f7a844a2dd0dcf07786d6"> 9660</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 9661</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13                        CAN_F5R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d471b7cf1edcabeba6eb8af6a2ca83"> 9663</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 9664</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14                        CAN_F5R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde50a6686b9be1d26d3d855e85f7c"> 9666</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 9667</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15                        CAN_F5R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee326307cb31cf3cc82c36765a14f5f"> 9669</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 9670</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16                        CAN_F5R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d64f35fb861a436083a675a4d55087"> 9672</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 9673</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17                        CAN_F5R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05e7364c82e1f610e927785ec039d6a"> 9675</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 9676</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18                        CAN_F5R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707fb2bec18e9152234fc5c58b5cbc9"> 9678</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 9679</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19                        CAN_F5R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543013c958dcfd0719772fcea3ec7442"> 9681</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 9682</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20                        CAN_F5R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64136662c15ae221d5a0c1a5dd54b08"> 9684</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 9685</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21                        CAN_F5R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b1a77cc46c59213948b974f622090d"> 9687</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 9688</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22                        CAN_F5R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c053ca550685ca82a4068cb35dcf1e"> 9690</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 9691</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23                        CAN_F5R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a78f8f2aa15cad8513b89355533e9c"> 9693</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 9694</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24                        CAN_F5R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008957461f388566b56639ecbc17cebb"> 9696</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 9697</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25                        CAN_F5R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933f9591f9dd20f70ba06053f261fac2"> 9699</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 9700</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26                        CAN_F5R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9d77aef830c128d7c7582c5b05799b"> 9702</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 9703</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27                        CAN_F5R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c9aaa77d535cf3323afecae54f2014"> 9705</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 9706</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28                        CAN_F5R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a0ff1fd4b5ea4e84e5ef7c11553ac6"> 9708</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 9709</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29                        CAN_F5R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d4abd59ef329e2a4cdacd80450b71e"> 9711</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 9712</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30                        CAN_F5R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872287cb1dc75d841a74fef1df7d04c4"> 9714</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F5R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 9715</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31                        CAN_F5R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></div>
<div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57610bbf8a5efd029417aae54d4bbb"> 9719</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 9720</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0                         CAN_F6R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b30db0682c6a7847de91680b2532808"> 9722</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 9723</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1                         CAN_F6R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa901630470057df2e214f14994a714aa"> 9725</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 9726</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2                         CAN_F6R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d1bbfb93db519a92310ca7074289e7"> 9728</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 9729</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3                         CAN_F6R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c01d82b012765a96bf20ae2d1e614"> 9731</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 9732</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4                         CAN_F6R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731205c17b0265b0aed17e7335d665f1"> 9734</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 9735</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5                         CAN_F6R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab107baf898c53eca495a0cec40383c4a"> 9737</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 9738</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6                         CAN_F6R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec3cbdfadb57b83f4a10629f5ff93a6"> 9740</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 9741</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7                         CAN_F6R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb8cf6a22127fde7bbef7da331362fa"> 9743</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 9744</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8                         CAN_F6R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1625345e2205b59ee47e4522833a023f"> 9746</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F6R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 9747</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9                         CAN_F6R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611"> 9749</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 9750</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10                        CAN_F6R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbaa9f91a1fc5474ecf6e149dbd309d"> 9752</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 9753</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11                        CAN_F6R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7899cda2b27c9f78f33a3050f975a22"> 9755</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 9756</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12                        CAN_F6R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a6c5c781e5f858d27a824a3228ad6"> 9758</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 9759</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13                        CAN_F6R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ad2ab34322414451520650bf405b8"> 9761</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 9762</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14                        CAN_F6R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8109424b373ae93010f98f0c7ad80e5c"> 9764</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 9765</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15                        CAN_F6R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a59865040cac5815a6a4099e72e0e4"> 9767</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 9768</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16                        CAN_F6R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1ca2f91f8ea1af952b18ebd27dc725"> 9770</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 9771</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17                        CAN_F6R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4bcd69ad9af4bd97c63269e95278a"> 9773</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 9774</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18                        CAN_F6R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19c8600e4c828eab5759dae7cf2fc5"> 9776</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 9777</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19                        CAN_F6R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e7a0134b94773f327e99d20877707b"> 9779</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 9780</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20                        CAN_F6R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c4c90a51a7370af5575dd2ce43b25"> 9782</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 9783</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21                        CAN_F6R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70456f1faf630198eb6a6aa9d014465b"> 9785</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 9786</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22                        CAN_F6R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1523937cea2319fb9c692056b8599861"> 9788</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 9789</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23                        CAN_F6R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b080d0ae18594e56bc64fa67e298d6d"> 9791</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 9792</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24                        CAN_F6R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8abbda99bc68f0dcfe984ee985bd5d"> 9794</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 9795</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25                        CAN_F6R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cf38e7dad669f04679189c848749f3"> 9797</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 9798</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26                        CAN_F6R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607397b46ace68583b5b13f6d6f23cb7"> 9800</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 9801</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27                        CAN_F6R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed265f9447716d0d3bc7dad1a295630c"> 9803</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 9804</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28                        CAN_F6R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e13bb0d4c0c6e131e3989c5a5d88b0"> 9806</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 9807</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29                        CAN_F6R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6901cea91b3ea9b40c0d40980f554"> 9809</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 9810</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30                        CAN_F6R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6098323e8ea2d82b3dd9b355977d6b"> 9812</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F6R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 9813</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31                        CAN_F6R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></div>
<div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e6ac71d87a53fb60da7f7d7bb4a31c"> 9817</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 9818</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0                         CAN_F7R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046be844d45ddd93b750c2b3fdeffb5"> 9820</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 9821</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1                         CAN_F7R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae222910542a55154e8b02affd43c1bb1"> 9823</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 9824</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2                         CAN_F7R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bc62b248184ab11796b147fd12fa4"> 9826</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 9827</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3                         CAN_F7R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6532dbd923dbc1ae43394d64065b01f9"> 9829</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 9830</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4                         CAN_F7R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791664168f6ee37eea4331bf0f17f878"> 9832</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 9833</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5                         CAN_F7R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12b37158633c7274a01feacbf342c6"> 9835</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 9836</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6                         CAN_F7R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae323bdff49096a4afee6dec3d9d9aebd"> 9838</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 9839</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7                         CAN_F7R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec8c5b0a88b30a17f9afb284bcc95c1"> 9841</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 9842</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8                         CAN_F7R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf18ed7d215a3e4a3ebbca297626877c"> 9844</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F7R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 9845</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9                         CAN_F7R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81766a9d745aeadd4ba0a34d3ded18e7"> 9847</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 9848</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10                        CAN_F7R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33730db505f710ba327f8c6c1f04da4f"> 9850</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 9851</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11                        CAN_F7R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c278c9bfd9314c34ac6da260c08403"> 9853</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 9854</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12                        CAN_F7R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fec0160eec943f81f05ad9d48ce9b2"> 9856</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 9857</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13                        CAN_F7R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906faed52246a867bbe9675b588c2fe0"> 9859</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 9860</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14                        CAN_F7R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf54c82654d230ba010300b9b879f606"> 9862</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 9863</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15                        CAN_F7R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23ba211219c2ece524f3867e2b1cc4e"> 9865</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 9866</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16                        CAN_F7R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714ba087c8c662749a5e1db9f82af81d"> 9868</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 9869</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17                        CAN_F7R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228a38b1060b3ff498d35aed4e128917"> 9871</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 9872</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18                        CAN_F7R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4893f06f2a927a5e1a38e9faf3edb90"> 9874</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 9875</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19                        CAN_F7R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074bda7aca4edf2e11e8125a57cbc5a"> 9877</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 9878</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20                        CAN_F7R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dacdf1e167c8a3f7509e4ddf5757e1"> 9880</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 9881</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21                        CAN_F7R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37f85aab2fa384e5d0643b17eae8440"> 9883</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 9884</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22                        CAN_F7R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01aed48c87877406fcd8a0da994b8b6"> 9886</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 9887</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23                        CAN_F7R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3274b8fc32c7104c1ae6015fe725c63b"> 9889</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 9890</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24                        CAN_F7R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee9ad1b18fe010798526b61b23773b7"> 9892</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 9893</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25                        CAN_F7R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a2979cf8c968b94a82ade9eb7aa77"> 9895</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 9896</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26                        CAN_F7R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005b8dfa3d1f6eb19c33deed337fab12"> 9898</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 9899</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27                        CAN_F7R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa906c94d6d83a7a5c1d8645e814fa3"> 9901</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB28_Pos)       </span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 9902</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28                        CAN_F7R2_FB28_Msk                 </span></div>
<div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1f2f87a2de3ef977b9f042559110f7"> 9904</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB29_Pos)       </span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 9905</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29                        CAN_F7R2_FB29_Msk                 </span></div>
<div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c413d3294aa6762edf76c05352d13"> 9907</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB30_Pos)       </span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 9908</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30                        CAN_F7R2_FB30_Msk                 </span></div>
<div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0df32a1bad3f616506614c53de9a18"> 9910</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F7R2_FB31_Pos)       </span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 9911</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31                        CAN_F7R2_FB31_Msk                 </span></div>
<div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></div>
<div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5424a898996971be642271b0cb305d"> 9915</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB0_Pos)        </span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 9916</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0                         CAN_F8R2_FB0_Msk                  </span></div>
<div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bdeb68c24f386e0181eb04937cf109"> 9918</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB1_Pos)        </span></div>
<div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 9919</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1                         CAN_F8R2_FB1_Msk                  </span></div>
<div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad180babb8dfebb2d725c57d12ee6c434"> 9921</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB2_Pos)        </span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 9922</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2                         CAN_F8R2_FB2_Msk                  </span></div>
<div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b411230765103ce07b48d181683a8ff"> 9924</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB3_Pos)        </span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 9925</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3                         CAN_F8R2_FB3_Msk                  </span></div>
<div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f223e200cbe85d62785c1c1411780"> 9927</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB4_Pos)        </span></div>
<div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 9928</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4                         CAN_F8R2_FB4_Msk                  </span></div>
<div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715b276f569abd0659cef3d6041ca97f"> 9930</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB5_Pos)        </span></div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 9931</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5                         CAN_F8R2_FB5_Msk                  </span></div>
<div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc83f8b713c699af6c4a058d97a0212"> 9933</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB6_Pos)        </span></div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 9934</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6                         CAN_F8R2_FB6_Msk                  </span></div>
<div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b34be24a3201f24c3c5fb3e4518496a"> 9936</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB7_Pos)        </span></div>
<div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 9937</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7                         CAN_F8R2_FB7_Msk                  </span></div>
<div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246521830f06fc6e78fa76e3460c0c90"> 9939</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB8_Pos)        </span></div>
<div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 9940</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8                         CAN_F8R2_FB8_Msk                  </span></div>
<div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109bccb45d80c850a1753d91810b17e6"> 9942</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F8R2_FB9_Pos)        </span></div>
<div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 9943</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9                         CAN_F8R2_FB9_Msk                  </span></div>
<div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4781d01da4573f59d5bf3d87e3f55c3"> 9945</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB10_Pos)       </span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 9946</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10                        CAN_F8R2_FB10_Msk                 </span></div>
<div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34eab8d93d53237b1f29ca2989602250"> 9948</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB11_Pos)       </span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 9949</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11                        CAN_F8R2_FB11_Msk                 </span></div>
<div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44ebdb7cb153d4776813386c72d379"> 9951</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB12_Pos)       </span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 9952</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12                        CAN_F8R2_FB12_Msk                 </span></div>
<div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a533bc42a75cb20b6d2225af3259335"> 9954</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB13_Pos)       </span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 9955</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13                        CAN_F8R2_FB13_Msk                 </span></div>
<div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d8dd791898a26610ad5c99e04c7b85"> 9957</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB14_Pos)       </span></div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 9958</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14                        CAN_F8R2_FB14_Msk                 </span></div>
<div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a10d9b3c535b4c04f30d1976a74003"> 9960</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB15_Pos)       </span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 9961</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15                        CAN_F8R2_FB15_Msk                 </span></div>
<div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a44278629e098fdeefef5c6e699a21"> 9963</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB16_Pos)       </span></div>
<div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 9964</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16                        CAN_F8R2_FB16_Msk                 </span></div>
<div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743f3fc9128154a5e10a49378b39dde0"> 9966</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB17_Pos)       </span></div>
<div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 9967</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17                        CAN_F8R2_FB17_Msk                 </span></div>
<div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355102db61d562b19aea995401360f5"> 9969</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB18_Pos)       </span></div>
<div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 9970</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18                        CAN_F8R2_FB18_Msk                 </span></div>
<div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd103af2e8859f67477580800625162"> 9972</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB19_Pos)       </span></div>
<div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 9973</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19                        CAN_F8R2_FB19_Msk                 </span></div>
<div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a8af72eea61e6976bb97fdff7fe51"> 9975</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB20_Pos)       </span></div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 9976</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20                        CAN_F8R2_FB20_Msk                 </span></div>
<div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bb6e52fcfdf43778db13faf53a6591"> 9978</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB21_Pos)       </span></div>
<div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 9979</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21                        CAN_F8R2_FB21_Msk                 </span></div>
<div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5d496538d2bf3157c80523c0c5fb45"> 9981</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB22_Pos)       </span></div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 9982</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22                        CAN_F8R2_FB22_Msk                 </span></div>
<div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa768932cd5eef5a2ee54bfe8a0ac41ea"> 9984</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB23_Pos)       </span></div>
<div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 9985</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23                        CAN_F8R2_FB23_Msk                 </span></div>
<div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0989578ce3e5a1a533853538f3b649ff"> 9987</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB24_Pos)       </span></div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 9988</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24                        CAN_F8R2_FB24_Msk                 </span></div>
<div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a4af539b9ed1e260226c5a2f4c8242"> 9990</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB25_Pos)       </span></div>
<div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 9991</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25                        CAN_F8R2_FB25_Msk                 </span></div>
<div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d064f4e04559c8ceeb38759b0332381"> 9993</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB26_Pos)       </span></div>
<div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 9994</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26                        CAN_F8R2_FB26_Msk                 </span></div>
<div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bcaf39d0176157117636c373492ded"> 9996</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB27_Pos)       </span></div>
<div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 9997</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27                        CAN_F8R2_FB27_Msk                 </span></div>
<div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b60416465405bc628ede32f1ca22221"> 9999</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB28_Pos)       </span></div>
<div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">10000</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28                        CAN_F8R2_FB28_Msk                 </span></div>
<div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62518d43230d7fe0907da3068092020">10002</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB29_Pos)       </span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">10003</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29                        CAN_F8R2_FB29_Msk                 </span></div>
<div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cd28b7dd676bb4df664b0f4c886dba">10005</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB30_Pos)       </span></div>
<div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">10006</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30                        CAN_F8R2_FB30_Msk                 </span></div>
<div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbb1cd26bdd6c1690ac3b208a27898">10008</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F8R2_FB31_Pos)       </span></div>
<div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">10009</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31                        CAN_F8R2_FB31_Msk                 </span></div>
<div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></div>
<div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47309fd6134f2abe4e3b1b496093d9be">10013</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB0_Pos)        </span></div>
<div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">10014</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0                         CAN_F9R2_FB0_Msk                  </span></div>
<div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe55444ba47900acdea02a8e64db98b">10016</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB1_Pos)        </span></div>
<div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">10017</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1                         CAN_F9R2_FB1_Msk                  </span></div>
<div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3aeaa699aed8591a458dbdb8fd3358">10019</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB2_Pos)        </span></div>
<div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">10020</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2                         CAN_F9R2_FB2_Msk                  </span></div>
<div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bf0ad567bc6a89528616adb3d30cc0">10022</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB3_Pos)        </span></div>
<div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">10023</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3                         CAN_F9R2_FB3_Msk                  </span></div>
<div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5010d303de1ed187fcf3d663cc5b7b3a">10025</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB4_Pos)        </span></div>
<div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">10026</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4                         CAN_F9R2_FB4_Msk                  </span></div>
<div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga596e424fe2e4186174d148aeef611074">10028</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB5_Pos)        </span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">10029</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5                         CAN_F9R2_FB5_Msk                  </span></div>
<div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652ee4940983c9766b517598ad270e1f">10031</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB6_Pos)        </span></div>
<div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">10032</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6                         CAN_F9R2_FB6_Msk                  </span></div>
<div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed416d6141752c65110daae0c617859a">10034</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB7_Pos)        </span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">10035</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7                         CAN_F9R2_FB7_Msk                  </span></div>
<div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad301a470b47c85751c573fc3579d91a9">10037</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB8_Pos)        </span></div>
<div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">10038</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8                         CAN_F9R2_FB8_Msk                  </span></div>
<div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa912a018c3cc0adcbeacd61b6e5871a6">10040</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Msk                     (0x1UL &lt;&lt; CAN_F9R2_FB9_Pos)        </span></div>
<div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">10041</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9                         CAN_F9R2_FB9_Msk                  </span></div>
<div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f169b5d13d9d6d69d89d99c8451ebd">10043</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB10_Pos)       </span></div>
<div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">10044</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10                        CAN_F9R2_FB10_Msk                 </span></div>
<div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87e7eba6f9fbe4a1e390599703e4ea">10046</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB11_Pos)       </span></div>
<div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">10047</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11                        CAN_F9R2_FB11_Msk                 </span></div>
<div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b961aa158542f370fd755e37e3ebbf7">10049</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB12_Pos)       </span></div>
<div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">10050</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12                        CAN_F9R2_FB12_Msk                 </span></div>
<div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e88250b1d9d44f23df2ddc46397574">10052</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB13_Pos)       </span></div>
<div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">10053</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13                        CAN_F9R2_FB13_Msk                 </span></div>
<div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2659b21a47fe2b7475163ef583622c7">10055</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB14_Pos)       </span></div>
<div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">10056</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14                        CAN_F9R2_FB14_Msk                 </span></div>
<div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e40bc2fcebd32d4d77b2b38c68dda">10058</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB15_Pos)       </span></div>
<div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">10059</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15                        CAN_F9R2_FB15_Msk                 </span></div>
<div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Pos                    (16U)                             </span></div>
<div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae78b5a3198b22b6590676496caa801">10061</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB16_Pos)       </span></div>
<div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">10062</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16                        CAN_F9R2_FB16_Msk                 </span></div>
<div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Pos                    (17U)                             </span></div>
<div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30db50cc21514e923c0bf91374491e91">10064</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB17_Pos)       </span></div>
<div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">10065</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17                        CAN_F9R2_FB17_Msk                 </span></div>
<div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Pos                    (18U)                             </span></div>
<div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07c3cc02fa2a02058063f3fed95f97c">10067</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB18_Pos)       </span></div>
<div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">10068</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18                        CAN_F9R2_FB18_Msk                 </span></div>
<div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Pos                    (19U)                             </span></div>
<div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280fd7273494894b41cf8b3e05a94423">10070</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB19_Pos)       </span></div>
<div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">10071</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19                        CAN_F9R2_FB19_Msk                 </span></div>
<div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Pos                    (20U)                             </span></div>
<div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebf7e69a5cbb23be0d72df90d938455">10073</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB20_Pos)       </span></div>
<div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">10074</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20                        CAN_F9R2_FB20_Msk                 </span></div>
<div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Pos                    (21U)                             </span></div>
<div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e80a00a8a175f05ccec5b2465f707f">10076</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB21_Pos)       </span></div>
<div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">10077</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21                        CAN_F9R2_FB21_Msk                 </span></div>
<div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Pos                    (22U)                             </span></div>
<div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e762f3d91189614712c5f708c13ec">10079</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB22_Pos)       </span></div>
<div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">10080</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22                        CAN_F9R2_FB22_Msk                 </span></div>
<div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Pos                    (23U)                             </span></div>
<div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6411880c098bbbe9e746ae660f1d3643">10082</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB23_Pos)       </span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">10083</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23                        CAN_F9R2_FB23_Msk                 </span></div>
<div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Pos                    (24U)                             </span></div>
<div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112971db909b1bf0bd272c687ca44ba">10085</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB24_Pos)       </span></div>
<div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">10086</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24                        CAN_F9R2_FB24_Msk                 </span></div>
<div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Pos                    (25U)                             </span></div>
<div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276cb2e015ee7b075eec7a16686ac3">10088</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB25_Pos)       </span></div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">10089</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25                        CAN_F9R2_FB25_Msk                 </span></div>
<div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Pos                    (26U)                             </span></div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664cbbe2443064efe7fb3129550c226b">10091</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB26_Pos)       </span></div>
<div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">10092</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26                        CAN_F9R2_FB26_Msk                 </span></div>
<div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Pos                    (27U)                             </span></div>
<div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21473aad3bbd0a024b0e714c9bbf4e47">10094</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB27_Pos)       </span></div>
<div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">10095</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27                        CAN_F9R2_FB27_Msk                 </span></div>
<div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Pos                    (28U)                             </span></div>
<div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23124d9ac50f080e32aebae3449ee1a0">10097</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB28_Pos)       </span></div>
<div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">10098</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28                        CAN_F9R2_FB28_Msk                 </span></div>
<div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Pos                    (29U)                             </span></div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c149f89a9b7f6a847fc01fe55304dd2">10100</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB29_Pos)       </span></div>
<div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">10101</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29                        CAN_F9R2_FB29_Msk                 </span></div>
<div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Pos                    (30U)                             </span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d278d95612c8049d4ade5a1a30fabe">10103</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB30_Pos)       </span></div>
<div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">10104</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30                        CAN_F9R2_FB30_Msk                 </span></div>
<div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Pos                    (31U)                             </span></div>
<div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3863b24c5580c3f1dcf4dcfccb08796f">10106</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Msk                    (0x1UL &lt;&lt; CAN_F9R2_FB31_Pos)       </span></div>
<div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">10107</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31                        CAN_F9R2_FB31_Msk                 </span></div>
<div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></div>
<div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac774a841f16adc00aaa2ec9fc7e19fcb">10111</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB0_Pos)       </span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">10112</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0                        CAN_F10R2_FB0_Msk                 </span></div>
<div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4ed750a26abda88304eac5be92b6a5">10114</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB1_Pos)       </span></div>
<div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">10115</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1                        CAN_F10R2_FB1_Msk                 </span></div>
<div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87f405ddb1abb90958df292c6fc0a4a">10117</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB2_Pos)       </span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">10118</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2                        CAN_F10R2_FB2_Msk                 </span></div>
<div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd1293748da16cb1139224b528082c4">10120</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB3_Pos)       </span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">10121</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3                        CAN_F10R2_FB3_Msk                 </span></div>
<div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445fedfbaf84b454483c73e6b72bedfe">10123</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB4_Pos)       </span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">10124</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4                        CAN_F10R2_FB4_Msk                 </span></div>
<div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b37e77455ba2d98eee41464c2fe039">10126</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB5_Pos)       </span></div>
<div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">10127</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5                        CAN_F10R2_FB5_Msk                 </span></div>
<div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f57e8c16bb81bb9291c5ebb4a04b1a">10129</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB6_Pos)       </span></div>
<div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">10130</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6                        CAN_F10R2_FB6_Msk                 </span></div>
<div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d86237a0fff09a8f49360d47f28d05">10132</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB7_Pos)       </span></div>
<div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">10133</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7                        CAN_F10R2_FB7_Msk                 </span></div>
<div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad459c18ab4e613bb142e5c1f78691bb8">10135</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB8_Pos)       </span></div>
<div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">10136</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8                        CAN_F10R2_FB8_Msk                 </span></div>
<div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ac6067a7226de096a846276a7770e9">10138</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Msk                    (0x1UL &lt;&lt; CAN_F10R2_FB9_Pos)       </span></div>
<div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">10139</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9                        CAN_F10R2_FB9_Msk                 </span></div>
<div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb490d175c5c7ea273dc5a2ed089028">10141</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB10_Pos)      </span></div>
<div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">10142</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10                       CAN_F10R2_FB10_Msk                </span></div>
<div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898eafb1c345981f1feaa3e1750f7c32">10144</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB11_Pos)      </span></div>
<div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">10145</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11                       CAN_F10R2_FB11_Msk                </span></div>
<div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d87b23898f43c4c310c9e9098e78b9">10147</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB12_Pos)      </span></div>
<div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">10148</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12                       CAN_F10R2_FB12_Msk                </span></div>
<div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7044a16f8b7a80cfaeaca7c1c8b244f">10150</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB13_Pos)      </span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">10151</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13                       CAN_F10R2_FB13_Msk                </span></div>
<div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccaaa620579ebfb8e1d78f1c3a0960c8">10153</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB14_Pos)      </span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">10154</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14                       CAN_F10R2_FB14_Msk                </span></div>
<div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44ba649751e52a75f36d5279ae51668">10156</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB15_Pos)      </span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">10157</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15                       CAN_F10R2_FB15_Msk                </span></div>
<div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8427af5b1aa6b8275902848c766a6a">10159</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB16_Pos)      </span></div>
<div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">10160</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16                       CAN_F10R2_FB16_Msk                </span></div>
<div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc510b54127fe09c9fc93d265f197fd">10162</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB17_Pos)      </span></div>
<div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">10163</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17                       CAN_F10R2_FB17_Msk                </span></div>
<div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15818be97fc1df403386e5fa3791f02f">10165</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB18_Pos)      </span></div>
<div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">10166</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18                       CAN_F10R2_FB18_Msk                </span></div>
<div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7ed5a571a970931be36e0883c9821">10168</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB19_Pos)      </span></div>
<div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">10169</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19                       CAN_F10R2_FB19_Msk                </span></div>
<div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df60197cdd2e5914c14a7dd75e026b">10171</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB20_Pos)      </span></div>
<div class="line"><a name="l10172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">10172</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20                       CAN_F10R2_FB20_Msk                </span></div>
<div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19dd43ea7d9942f810f2d93169ff5ca6">10174</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB21_Pos)      </span></div>
<div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">10175</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21                       CAN_F10R2_FB21_Msk                </span></div>
<div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace06a38396f56ff90887b648c8683acc">10177</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB22_Pos)      </span></div>
<div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">10178</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22                       CAN_F10R2_FB22_Msk                </span></div>
<div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2806783fb4a13314098d247596f8ac9c">10180</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB23_Pos)      </span></div>
<div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">10181</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23                       CAN_F10R2_FB23_Msk                </span></div>
<div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57d7ec2281a4b5a7ecd3db7a80110ba">10183</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB24_Pos)      </span></div>
<div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">10184</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24                       CAN_F10R2_FB24_Msk                </span></div>
<div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b18d4f50852e67f214d2c885ab1d96b">10186</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB25_Pos)      </span></div>
<div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">10187</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25                       CAN_F10R2_FB25_Msk                </span></div>
<div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac022d750541154d1c25ae0b342ff3c8d">10189</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB26_Pos)      </span></div>
<div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">10190</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26                       CAN_F10R2_FB26_Msk                </span></div>
<div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441739ed3bdd065bee7417d50afc96ab">10192</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB27_Pos)      </span></div>
<div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">10193</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27                       CAN_F10R2_FB27_Msk                </span></div>
<div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906bacdcf21c6bffaa9d45fa6746f80e">10195</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB28_Pos)      </span></div>
<div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">10196</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28                       CAN_F10R2_FB28_Msk                </span></div>
<div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8c560adab03768e49cad994a71cccb">10198</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB29_Pos)      </span></div>
<div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">10199</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29                       CAN_F10R2_FB29_Msk                </span></div>
<div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7ed61987ecdd8236e5236edc35946f">10201</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB30_Pos)      </span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">10202</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30                       CAN_F10R2_FB30_Msk                </span></div>
<div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6278728b6cc74ad7d4bc41d6014839f3">10204</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Msk                   (0x1UL &lt;&lt; CAN_F10R2_FB31_Pos)      </span></div>
<div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">10205</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31                       CAN_F10R2_FB31_Msk                </span></div>
<div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></div>
<div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756b9a7f35ddb243019a737cc9c5d4aa">10209</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB0_Pos)       </span></div>
<div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">10210</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0                        CAN_F11R2_FB0_Msk                 </span></div>
<div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73175a30063e3781dd1b5ee2b9ff5c7c">10212</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB1_Pos)       </span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">10213</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1                        CAN_F11R2_FB1_Msk                 </span></div>
<div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43042d452e6efb4e24fecc0ef71f0b53">10215</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB2_Pos)       </span></div>
<div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">10216</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2                        CAN_F11R2_FB2_Msk                 </span></div>
<div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603a033a522647ec072b27204f411c27">10218</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB3_Pos)       </span></div>
<div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">10219</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3                        CAN_F11R2_FB3_Msk                 </span></div>
<div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f3cc6f8734688ffd55f0eae6d8a3e1">10221</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB4_Pos)       </span></div>
<div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">10222</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4                        CAN_F11R2_FB4_Msk                 </span></div>
<div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100d5a8929cac40dc2d8d6bfaf2effb0">10224</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB5_Pos)       </span></div>
<div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">10225</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5                        CAN_F11R2_FB5_Msk                 </span></div>
<div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2541f8510aa2f59dd2b2cfbf1bc99c1">10227</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB6_Pos)       </span></div>
<div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">10228</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6                        CAN_F11R2_FB6_Msk                 </span></div>
<div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739365d7644847c2b2e9424b5361782">10230</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB7_Pos)       </span></div>
<div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">10231</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7                        CAN_F11R2_FB7_Msk                 </span></div>
<div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7159e2db436359c52f6db1dda067a7c2">10233</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB8_Pos)       </span></div>
<div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">10234</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8                        CAN_F11R2_FB8_Msk                 </span></div>
<div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d8d29dcf8047b47275915562036f6e">10236</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Msk                    (0x1UL &lt;&lt; CAN_F11R2_FB9_Pos)       </span></div>
<div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">10237</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9                        CAN_F11R2_FB9_Msk                 </span></div>
<div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d867bbf2aeec0751fb8d9bc028a3e20">10239</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB10_Pos)      </span></div>
<div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">10240</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10                       CAN_F11R2_FB10_Msk                </span></div>
<div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f02c0270c8560877a6849dc3ec12734">10242</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB11_Pos)      </span></div>
<div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">10243</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11                       CAN_F11R2_FB11_Msk                </span></div>
<div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27deb61d7cecd98a3707baeee44c33">10245</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB12_Pos)      </span></div>
<div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">10246</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12                       CAN_F11R2_FB12_Msk                </span></div>
<div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e89abf41152c9c443eec298c3c4ee0a">10248</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB13_Pos)      </span></div>
<div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">10249</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13                       CAN_F11R2_FB13_Msk                </span></div>
<div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf385990b78e0ad2903adf8ca5d31592d">10251</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB14_Pos)      </span></div>
<div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">10252</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14                       CAN_F11R2_FB14_Msk                </span></div>
<div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac617eb6a2c9da89608e9a1fd20bedb05">10254</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB15_Pos)      </span></div>
<div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">10255</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15                       CAN_F11R2_FB15_Msk                </span></div>
<div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7a12de16318eca8c069f7a4a107ba4">10257</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB16_Pos)      </span></div>
<div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">10258</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16                       CAN_F11R2_FB16_Msk                </span></div>
<div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6194082f1b79eacc5490d6c4571f2993">10260</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB17_Pos)      </span></div>
<div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">10261</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17                       CAN_F11R2_FB17_Msk                </span></div>
<div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578e9b0b0fc78522d232926aa5a474b4">10263</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB18_Pos)      </span></div>
<div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">10264</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18                       CAN_F11R2_FB18_Msk                </span></div>
<div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa7935ffacb2eb500c03e6f297c9abf">10266</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB19_Pos)      </span></div>
<div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">10267</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19                       CAN_F11R2_FB19_Msk                </span></div>
<div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecca1f88d1ccfd94c942c1dba195f566">10269</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB20_Pos)      </span></div>
<div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">10270</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20                       CAN_F11R2_FB20_Msk                </span></div>
<div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b076a8a45e423f12d66b72888a62c1">10272</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB21_Pos)      </span></div>
<div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">10273</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21                       CAN_F11R2_FB21_Msk                </span></div>
<div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a3601ecccef7d68dceacf69694f57c">10275</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB22_Pos)      </span></div>
<div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">10276</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22                       CAN_F11R2_FB22_Msk                </span></div>
<div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9acb53490837c29f03538f37e92ab7b0">10278</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB23_Pos)      </span></div>
<div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">10279</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23                       CAN_F11R2_FB23_Msk                </span></div>
<div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d08ee868e97a722b5e25b145581435">10281</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB24_Pos)      </span></div>
<div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">10282</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24                       CAN_F11R2_FB24_Msk                </span></div>
<div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9aaac92b7b5c524dfd488651f66d1b">10284</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB25_Pos)      </span></div>
<div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">10285</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25                       CAN_F11R2_FB25_Msk                </span></div>
<div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769efd27c8d450433589d3a59e4b49b7">10287</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB26_Pos)      </span></div>
<div class="line"><a name="l10288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">10288</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26                       CAN_F11R2_FB26_Msk                </span></div>
<div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38daca04f9249b41d451122bfcb63b2d">10290</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB27_Pos)      </span></div>
<div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">10291</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27                       CAN_F11R2_FB27_Msk                </span></div>
<div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb214fcb4208a4d5db09465c5260d5e4">10293</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB28_Pos)      </span></div>
<div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">10294</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28                       CAN_F11R2_FB28_Msk                </span></div>
<div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d6ff5e482dc1d88d0f39a0e2329427">10296</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB29_Pos)      </span></div>
<div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">10297</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29                       CAN_F11R2_FB29_Msk                </span></div>
<div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be4778f941b5287fcc39a5ce3724e71">10299</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB30_Pos)      </span></div>
<div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">10300</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30                       CAN_F11R2_FB30_Msk                </span></div>
<div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f08f45859f87d045ab080dd511302bd">10302</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Msk                   (0x1UL &lt;&lt; CAN_F11R2_FB31_Pos)      </span></div>
<div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">10303</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31                       CAN_F11R2_FB31_Msk                </span></div>
<div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></div>
<div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8707c57f295a01f74ba15708f138c27">10307</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB0_Pos)       </span></div>
<div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">10308</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0                        CAN_F12R2_FB0_Msk                 </span></div>
<div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c445b90087e01550b4d69a41d01920b">10310</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB1_Pos)       </span></div>
<div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">10311</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1                        CAN_F12R2_FB1_Msk                 </span></div>
<div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07ef8899e2a3d28d760dfd1ecc26534">10313</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB2_Pos)       </span></div>
<div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">10314</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2                        CAN_F12R2_FB2_Msk                 </span></div>
<div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918b1d48e5c6e30363e5f5274428f6f">10316</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB3_Pos)       </span></div>
<div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">10317</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3                        CAN_F12R2_FB3_Msk                 </span></div>
<div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7278ef3ee9707ed890c9fe0e6100898e">10319</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB4_Pos)       </span></div>
<div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">10320</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4                        CAN_F12R2_FB4_Msk                 </span></div>
<div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db42645316b7d12f6761201dde5266e">10322</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB5_Pos)       </span></div>
<div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">10323</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5                        CAN_F12R2_FB5_Msk                 </span></div>
<div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105d22692de0996a549d7381117a9343">10325</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB6_Pos)       </span></div>
<div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">10326</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6                        CAN_F12R2_FB6_Msk                 </span></div>
<div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef9a09cde9defbbef26f0fdb18e2eab">10328</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB7_Pos)       </span></div>
<div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">10329</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7                        CAN_F12R2_FB7_Msk                 </span></div>
<div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997778eae60bd7c86e4ac5f512cf37d1">10331</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB8_Pos)       </span></div>
<div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">10332</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8                        CAN_F12R2_FB8_Msk                 </span></div>
<div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d597dd76bca430d66ce6cdc1dab0039">10334</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Msk                    (0x1UL &lt;&lt; CAN_F12R2_FB9_Pos)       </span></div>
<div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">10335</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9                        CAN_F12R2_FB9_Msk                 </span></div>
<div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fe14171ea2823a2cc42bd77f8285f5">10337</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB10_Pos)      </span></div>
<div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">10338</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10                       CAN_F12R2_FB10_Msk                </span></div>
<div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf995048a494eef63803ad6d1ee208669">10340</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB11_Pos)      </span></div>
<div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">10341</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11                       CAN_F12R2_FB11_Msk                </span></div>
<div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1c705252d4dda9fc1e08a83bf44014">10343</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB12_Pos)      </span></div>
<div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">10344</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12                       CAN_F12R2_FB12_Msk                </span></div>
<div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5720bd6028451390e7e09643a959eb">10346</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB13_Pos)      </span></div>
<div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">10347</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13                       CAN_F12R2_FB13_Msk                </span></div>
<div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f9e9d46f1bebfa7abcb094e87536">10349</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB14_Pos)      </span></div>
<div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">10350</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14                       CAN_F12R2_FB14_Msk                </span></div>
<div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114ed600ca719c7df01b6e0ebd1b46e">10352</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB15_Pos)      </span></div>
<div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">10353</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15                       CAN_F12R2_FB15_Msk                </span></div>
<div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b484b519e43973af447f5f39fa9ea6">10355</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB16_Pos)      </span></div>
<div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">10356</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16                       CAN_F12R2_FB16_Msk                </span></div>
<div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2460e4afab4b8dc064ffc0342f4d9d">10358</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB17_Pos)      </span></div>
<div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">10359</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17                       CAN_F12R2_FB17_Msk                </span></div>
<div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63f4ec2056e1d8cee09e7582dd0cc4f">10361</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB18_Pos)      </span></div>
<div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">10362</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18                       CAN_F12R2_FB18_Msk                </span></div>
<div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17513f0a12a63dd49ef869f7f69c89b0">10364</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB19_Pos)      </span></div>
<div class="line"><a name="l10365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">10365</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19                       CAN_F12R2_FB19_Msk                </span></div>
<div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98344bb2606581ffe2826c660c129f8b">10367</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB20_Pos)      </span></div>
<div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">10368</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20                       CAN_F12R2_FB20_Msk                </span></div>
<div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27369d641bde06fff00068460db1fad7">10370</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB21_Pos)      </span></div>
<div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">10371</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21                       CAN_F12R2_FB21_Msk                </span></div>
<div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0293d477ec5d1c58228b05da05d5ab9a">10373</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB22_Pos)      </span></div>
<div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">10374</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22                       CAN_F12R2_FB22_Msk                </span></div>
<div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb02cff06985ebc935cd0c71033e309">10376</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB23_Pos)      </span></div>
<div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">10377</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23                       CAN_F12R2_FB23_Msk                </span></div>
<div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5942038c40cb69a4523cf59d41addaf">10379</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB24_Pos)      </span></div>
<div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">10380</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24                       CAN_F12R2_FB24_Msk                </span></div>
<div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c232170c49225690370bd7b94cc34">10382</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB25_Pos)      </span></div>
<div class="line"><a name="l10383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">10383</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25                       CAN_F12R2_FB25_Msk                </span></div>
<div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051ec82cb86668c1907e9091bf7db162">10385</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB26_Pos)      </span></div>
<div class="line"><a name="l10386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">10386</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26                       CAN_F12R2_FB26_Msk                </span></div>
<div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb6cc6be0e68041cb7e72b9ef73e22">10388</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB27_Pos)      </span></div>
<div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">10389</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27                       CAN_F12R2_FB27_Msk                </span></div>
<div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c63cc29f569c165a9b93cb0cb2d7557">10391</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB28_Pos)      </span></div>
<div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">10392</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28                       CAN_F12R2_FB28_Msk                </span></div>
<div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58b7118e577b7ea51f92ed3d6a86a56">10394</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB29_Pos)      </span></div>
<div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">10395</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29                       CAN_F12R2_FB29_Msk                </span></div>
<div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe16c8a9c44110d181e931e96458cee">10397</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB30_Pos)      </span></div>
<div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">10398</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30                       CAN_F12R2_FB30_Msk                </span></div>
<div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677ce6a45ad5da29fbe4b3674294c356">10400</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Msk                   (0x1UL &lt;&lt; CAN_F12R2_FB31_Pos)      </span></div>
<div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">10401</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31                       CAN_F12R2_FB31_Msk                </span></div>
<div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></div>
<div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5829958d09421fd61fcf0b77d51d2da9">10405</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB0_Pos)       </span></div>
<div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">10406</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0                        CAN_F13R2_FB0_Msk                 </span></div>
<div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l10408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d158b5eebb1632e54e5be5d97c8ac26">10408</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB1_Pos)       </span></div>
<div class="line"><a name="l10409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">10409</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1                        CAN_F13R2_FB1_Msk                 </span></div>
<div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4433c9b9f1466001eaf2305aa5abcf88">10411</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB2_Pos)       </span></div>
<div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">10412</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2                        CAN_F13R2_FB2_Msk                 </span></div>
<div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab05ac64cc9be63004a672f439a7ab70">10414</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB3_Pos)       </span></div>
<div class="line"><a name="l10415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">10415</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3                        CAN_F13R2_FB3_Msk                 </span></div>
<div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b936b6b027a2936ab21bd3f46c830aa">10417</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB4_Pos)       </span></div>
<div class="line"><a name="l10418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">10418</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4                        CAN_F13R2_FB4_Msk                 </span></div>
<div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4ab0ef27b2b9cc09019b73f3cffed1">10420</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB5_Pos)       </span></div>
<div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">10421</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5                        CAN_F13R2_FB5_Msk                 </span></div>
<div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96e3c22df9a1af249c91056375c24dc">10423</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB6_Pos)       </span></div>
<div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">10424</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6                        CAN_F13R2_FB6_Msk                 </span></div>
<div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3accaea73cb0bb14c61c8327adff66">10426</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB7_Pos)       </span></div>
<div class="line"><a name="l10427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">10427</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7                        CAN_F13R2_FB7_Msk                 </span></div>
<div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5134cad65b0825f53f4f4e78f0c8e11c">10429</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB8_Pos)       </span></div>
<div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">10430</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8                        CAN_F13R2_FB8_Msk                 </span></div>
<div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13c3a79fcb1bc2bb884dcda8e10ffd0">10432</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Msk                    (0x1UL &lt;&lt; CAN_F13R2_FB9_Pos)       </span></div>
<div class="line"><a name="l10433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">10433</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9                        CAN_F13R2_FB9_Msk                 </span></div>
<div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad8207a0741ab38136b3b5c3b1d3d91">10435</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB10_Pos)      </span></div>
<div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">10436</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10                       CAN_F13R2_FB10_Msk                </span></div>
<div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001860328be3ee22113d0c10f4d3cf23">10438</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB11_Pos)      </span></div>
<div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">10439</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11                       CAN_F13R2_FB11_Msk                </span></div>
<div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd232459994d381a778abd4aa43bbb70">10441</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB12_Pos)      </span></div>
<div class="line"><a name="l10442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">10442</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12                       CAN_F13R2_FB12_Msk                </span></div>
<div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078d3a3cfba178ef1d8b0499e04326e1">10444</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB13_Pos)      </span></div>
<div class="line"><a name="l10445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">10445</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13                       CAN_F13R2_FB13_Msk                </span></div>
<div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b3e370df1a4ec6f8a69cd648a823cb">10447</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB14_Pos)      </span></div>
<div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">10448</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14                       CAN_F13R2_FB14_Msk                </span></div>
<div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760672a8bb29f0054fbef52bc3b71c0a">10450</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB15_Pos)      </span></div>
<div class="line"><a name="l10451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">10451</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15                       CAN_F13R2_FB15_Msk                </span></div>
<div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Pos                   (16U)                             </span></div>
<div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce486f2da389ec7cf80e6d102b7bc56">10453</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB16_Pos)      </span></div>
<div class="line"><a name="l10454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">10454</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16                       CAN_F13R2_FB16_Msk                </span></div>
<div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Pos                   (17U)                             </span></div>
<div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d552599612053845141e0db3c89ca86">10456</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB17_Pos)      </span></div>
<div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">10457</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17                       CAN_F13R2_FB17_Msk                </span></div>
<div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Pos                   (18U)                             </span></div>
<div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fcf71e30ba700e1b975c6273a99de5">10459</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB18_Pos)      </span></div>
<div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">10460</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18                       CAN_F13R2_FB18_Msk                </span></div>
<div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Pos                   (19U)                             </span></div>
<div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b5c1ede34327d024575f334f3895b7">10462</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB19_Pos)      </span></div>
<div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">10463</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19                       CAN_F13R2_FB19_Msk                </span></div>
<div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Pos                   (20U)                             </span></div>
<div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae823f61c39d0a97b05947308792e122">10465</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB20_Pos)      </span></div>
<div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">10466</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20                       CAN_F13R2_FB20_Msk                </span></div>
<div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Pos                   (21U)                             </span></div>
<div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea7b7f481ba0bc31d2909460e0bc54e">10468</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB21_Pos)      </span></div>
<div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">10469</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21                       CAN_F13R2_FB21_Msk                </span></div>
<div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Pos                   (22U)                             </span></div>
<div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb2f382a4967515fa63a8454131fb9">10471</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB22_Pos)      </span></div>
<div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">10472</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22                       CAN_F13R2_FB22_Msk                </span></div>
<div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Pos                   (23U)                             </span></div>
<div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee64a9c633df1a34f5435406103085">10474</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB23_Pos)      </span></div>
<div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">10475</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23                       CAN_F13R2_FB23_Msk                </span></div>
<div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Pos                   (24U)                             </span></div>
<div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4176f0f14ef22173c436763a6c483e">10477</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB24_Pos)      </span></div>
<div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">10478</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24                       CAN_F13R2_FB24_Msk                </span></div>
<div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Pos                   (25U)                             </span></div>
<div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55a497a172eeaeb711d04f5cc81f411">10480</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB25_Pos)      </span></div>
<div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">10481</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25                       CAN_F13R2_FB25_Msk                </span></div>
<div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Pos                   (26U)                             </span></div>
<div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117bfac3184445e41ca1709495cd1603">10483</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB26_Pos)      </span></div>
<div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">10484</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26                       CAN_F13R2_FB26_Msk                </span></div>
<div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Pos                   (27U)                             </span></div>
<div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2716a8a28de7a05f7f448d6b581928fe">10486</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB27_Pos)      </span></div>
<div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">10487</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27                       CAN_F13R2_FB27_Msk                </span></div>
<div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Pos                   (28U)                             </span></div>
<div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9c86580fedab6d11c0e935e787fd31">10489</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB28_Pos)      </span></div>
<div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">10490</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28                       CAN_F13R2_FB28_Msk                </span></div>
<div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Pos                   (29U)                             </span></div>
<div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed854c540fda686a9c51d21cf45cff3">10492</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB29_Pos)      </span></div>
<div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">10493</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29                       CAN_F13R2_FB29_Msk                </span></div>
<div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Pos                   (30U)                             </span></div>
<div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812a202cba22a21b94811b815cc57611">10495</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB30_Pos)      </span></div>
<div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">10496</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30                       CAN_F13R2_FB30_Msk                </span></div>
<div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Pos                   (31U)                             </span></div>
<div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eceafce3dabadee19db4afd0e0884d6">10498</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Msk                   (0x1UL &lt;&lt; CAN_F13R2_FB31_Pos)      </span></div>
<div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">10499</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31                       CAN_F13R2_FB31_Msk                </span></div>
<div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F1 serie)</span></div>
<div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1">10509</a></span>&#160;<span class="preprocessor">#define SPI_I2S_SUPPORT       </span></div>
<div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos                    (0U)                               </span></div>
<div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">10513</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk                    (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)         </span></div>
<div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">10514</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                        SPI_CR1_CPHA_Msk                   </span></div>
<div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos                    (1U)                               </span></div>
<div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">10516</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk                    (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)         </span></div>
<div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">10517</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                        SPI_CR1_CPOL_Msk                   </span></div>
<div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos                    (2U)                               </span></div>
<div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">10519</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk                    (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)         </span></div>
<div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">10520</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                        SPI_CR1_MSTR_Msk                   </span></div>
<div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos                      (3U)                               </span></div>
<div class="line"><a name="l10523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">10523</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk                      (0x7UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">10524</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                          SPI_CR1_BR_Msk                     </span></div>
<div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">10525</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                        (0x1UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">10526</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                        (0x2UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">10527</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                        (0x4UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos                     (6U)                               </span></div>
<div class="line"><a name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">10530</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk                     (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)          </span></div>
<div class="line"><a name="l10531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">10531</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                         SPI_CR1_SPE_Msk                    </span></div>
<div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos                (7U)                               </span></div>
<div class="line"><a name="l10533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">10533</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk                (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)     </span></div>
<div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">10534</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST                    SPI_CR1_LSBFIRST_Msk               </span></div>
<div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos                     (8U)                               </span></div>
<div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">10536</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk                     (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)          </span></div>
<div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">10537</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                         SPI_CR1_SSI_Msk                    </span></div>
<div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos                     (9U)                               </span></div>
<div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">10539</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk                     (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)          </span></div>
<div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">10540</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                         SPI_CR1_SSM_Msk                    </span></div>
<div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos                  (10U)                              </span></div>
<div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">10542</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk                  (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)       </span></div>
<div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">10543</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY                      SPI_CR1_RXONLY_Msk                 </span></div>
<div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos                     (11U)                              </span></div>
<div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">10545</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk                     (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)          </span></div>
<div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">10546</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                         SPI_CR1_DFF_Msk                    </span></div>
<div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos                 (12U)                              </span></div>
<div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">10548</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk                 (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)      </span></div>
<div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">10549</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT                     SPI_CR1_CRCNEXT_Msk                </span></div>
<div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos                   (13U)                              </span></div>
<div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">10551</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk                   (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)        </span></div>
<div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">10552</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN                       SPI_CR1_CRCEN_Msk                  </span></div>
<div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos                  (14U)                              </span></div>
<div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">10554</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk                  (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)       </span></div>
<div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">10555</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE                      SPI_CR1_BIDIOE_Msk                 </span></div>
<div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos                (15U)                              </span></div>
<div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">10557</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk                (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)     </span></div>
<div class="line"><a name="l10558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">10558</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE                    SPI_CR1_BIDIMODE_Msk               </span></div>
<div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos                 (0U)                               </span></div>
<div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">10562</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk                 (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)      </span></div>
<div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">10563</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN                     SPI_CR2_RXDMAEN_Msk                </span></div>
<div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos                 (1U)                               </span></div>
<div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">10565</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk                 (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)      </span></div>
<div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">10566</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN                     SPI_CR2_TXDMAEN_Msk                </span></div>
<div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">10568</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk                    (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)         </span></div>
<div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">10569</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                        SPI_CR2_SSOE_Msk                   </span></div>
<div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">10571</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk                   (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)        </span></div>
<div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">10572</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE                       SPI_CR2_ERRIE_Msk                  </span></div>
<div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">10574</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk                  (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)       </span></div>
<div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">10575</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE                      SPI_CR2_RXNEIE_Msk                 </span></div>
<div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos                   (7U)                               </span></div>
<div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">10577</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk                   (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)        </span></div>
<div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">10578</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE                       SPI_CR2_TXEIE_Msk                  </span></div>
<div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">10582</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk                     (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)          </span></div>
<div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">10583</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                         SPI_SR_RXNE_Msk                    </span></div>
<div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos                      (1U)                               </span></div>
<div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">10585</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk                      (0x1UL &lt;&lt; SPI_SR_TXE_Pos)           </span></div>
<div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">10586</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                          SPI_SR_TXE_Msk                     </span></div>
<div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos                   (2U)                               </span></div>
<div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">10588</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk                   (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)        </span></div>
<div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">10589</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE                       SPI_SR_CHSIDE_Msk                  </span></div>
<div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos                      (3U)                               </span></div>
<div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">10591</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk                      (0x1UL &lt;&lt; SPI_SR_UDR_Pos)           </span></div>
<div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">10592</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                          SPI_SR_UDR_Msk                     </span></div>
<div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos                   (4U)                               </span></div>
<div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">10594</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk                   (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)        </span></div>
<div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">10595</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR                       SPI_SR_CRCERR_Msk                  </span></div>
<div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos                     (5U)                               </span></div>
<div class="line"><a name="l10597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">10597</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk                     (0x1UL &lt;&lt; SPI_SR_MODF_Pos)          </span></div>
<div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">10598</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                         SPI_SR_MODF_Msk                    </span></div>
<div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos                      (6U)                               </span></div>
<div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">10600</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk                      (0x1UL &lt;&lt; SPI_SR_OVR_Pos)           </span></div>
<div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">10601</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                          SPI_SR_OVR_Msk                     </span></div>
<div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos                      (7U)                               </span></div>
<div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">10603</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk                      (0x1UL &lt;&lt; SPI_SR_BSY_Pos)           </span></div>
<div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">10604</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                          SPI_SR_BSY_Msk                     </span></div>
<div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos                       (0U)                               </span></div>
<div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">10608</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk                       (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)         </span></div>
<div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">10609</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                           SPI_DR_DR_Msk                      </span></div>
<div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos               (0U)                               </span></div>
<div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">10613</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk               (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos) </span></div>
<div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">10614</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY                   SPI_CRCPR_CRCPOLY_Msk              </span></div>
<div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos                (0U)                               </span></div>
<div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">10618</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk                (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)  </span></div>
<div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">10619</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC                    SPI_RXCRCR_RXCRC_Msk               </span></div>
<div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos                (0U)                               </span></div>
<div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">10623</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk                (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)  </span></div>
<div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">10624</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC                    SPI_TXCRCR_TXCRC_Msk               </span></div>
<div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos               (0U)                               </span></div>
<div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">10628</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk               (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)    </span></div>
<div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">10629</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN                   SPI_I2SCFGR_CHLEN_Msk              </span></div>
<div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos              (1U)                               </span></div>
<div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">10632</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">10633</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN                  SPI_I2SCFGR_DATLEN_Msk             </span></div>
<div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">10634</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0                (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">10635</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1                (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos               (3U)                               </span></div>
<div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">10638</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk               (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)    </span></div>
<div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">10639</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL                   SPI_I2SCFGR_CKPOL_Msk              </span></div>
<div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos              (4U)                               </span></div>
<div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">10642</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">10643</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD                  SPI_I2SCFGR_I2SSTD_Msk             </span></div>
<div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">10644</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">10645</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1                (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos             (7U)                               </span></div>
<div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">10648</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk             (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)  </span></div>
<div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">10649</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC                 SPI_I2SCFGR_PCMSYNC_Msk            </span></div>
<div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos              (8U)                               </span></div>
<div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">10652</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">10653</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG                  SPI_I2SCFGR_I2SCFG_Msk             </span></div>
<div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">10654</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">10655</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1                (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos                (10U)                              </span></div>
<div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">10658</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)     </span></div>
<div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">10659</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE                    SPI_I2SCFGR_I2SE_Msk               </span></div>
<div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos              (11U)                              </span></div>
<div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">10661</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk              (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)   </span></div>
<div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">10662</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD                  SPI_I2SCFGR_I2SMOD_Msk             </span></div>
<div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">10665</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk                (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)    </span></div>
<div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">10666</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV                    SPI_I2SPR_I2SDIV_Msk               </span></div>
<div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos                   (8U)                               </span></div>
<div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">10668</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk                   (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)        </span></div>
<div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">10669</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD                       SPI_I2SPR_ODD_Msk                  </span></div>
<div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos                 (9U)                               </span></div>
<div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">10671</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk                 (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)      </span></div>
<div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">10672</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE                     SPI_I2SPR_MCKOE_Msk                </span></div>
<div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160; </div>
<div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos                      (0U)                               </span></div>
<div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">10682</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk                      (0x1UL &lt;&lt; I2C_CR1_PE_Pos)           </span></div>
<div class="line"><a name="l10683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">10683</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                          I2C_CR1_PE_Msk                     </span></div>
<div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos                   (1U)                               </span></div>
<div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">10685</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk                   (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)        </span></div>
<div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">10686</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk                  </span></div>
<div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">10688</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk                 (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)      </span></div>
<div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">10689</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk                </span></div>
<div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos                   (4U)                               </span></div>
<div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">10691</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)        </span></div>
<div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">10692</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk                  </span></div>
<div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos                   (5U)                               </span></div>
<div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">10694</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)        </span></div>
<div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">10695</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk                  </span></div>
<div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos                    (6U)                               </span></div>
<div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">10697</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk                    (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)         </span></div>
<div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">10698</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk                   </span></div>
<div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos               (7U)                               </span></div>
<div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">10700</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk               (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)    </span></div>
<div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">10701</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk              </span></div>
<div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos                   (8U)                               </span></div>
<div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">10703</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk                   (0x1UL &lt;&lt; I2C_CR1_START_Pos)        </span></div>
<div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">10704</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START                       I2C_CR1_START_Msk                  </span></div>
<div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos                    (9U)                               </span></div>
<div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">10706</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk                    (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)         </span></div>
<div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">10707</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk                   </span></div>
<div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos                     (10U)                              </span></div>
<div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">10709</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk                     (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)          </span></div>
<div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">10710</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk                    </span></div>
<div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos                     (11U)                              </span></div>
<div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">10712</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk                     (0x1UL &lt;&lt; I2C_CR1_POS_Pos)          </span></div>
<div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">10713</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS                         I2C_CR1_POS_Msk                    </span></div>
<div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos                     (12U)                              </span></div>
<div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">10715</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk                     (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)          </span></div>
<div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">10716</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk                    </span></div>
<div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos                   (13U)                              </span></div>
<div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">10718</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk                   (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)        </span></div>
<div class="line"><a name="l10719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">10719</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk                  </span></div>
<div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos                   (15U)                              </span></div>
<div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">10721</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk                   (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)        </span></div>
<div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">10722</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk                  </span></div>
<div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos                    (0U)                               </span></div>
<div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">10726</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk                    (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">10727</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk                   </span></div>
<div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">10728</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_0                      (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">10729</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_1                      (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">10730</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_2                      (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">10731</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_3                      (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">10732</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_4                      (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">10733</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_5                      (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos                 (8U)                               </span></div>
<div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">10736</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)      </span></div>
<div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">10737</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk                </span></div>
<div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos                 (9U)                               </span></div>
<div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">10739</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)      </span></div>
<div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">10740</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk                </span></div>
<div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos                 (10U)                              </span></div>
<div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">10742</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)      </span></div>
<div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">10743</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk                </span></div>
<div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos                   (11U)                              </span></div>
<div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">10745</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk                   (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)        </span></div>
<div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">10746</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk                  </span></div>
<div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos                    (12U)                              </span></div>
<div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">10748</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk                    (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)         </span></div>
<div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">10749</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk                   </span></div>
<div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">10752</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_7                     0x000000FEU             </span></div>
<div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">10753</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_9                     0x00000300U             </span></div>
<div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">10756</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)        </span></div>
<div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">10757</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0                       I2C_OAR1_ADD0_Msk                  </span></div>
<div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">10759</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)        </span></div>
<div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">10760</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1                       I2C_OAR1_ADD1_Msk                  </span></div>
<div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l10762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">10762</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)        </span></div>
<div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">10763</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2                       I2C_OAR1_ADD2_Msk                  </span></div>
<div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">10765</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)        </span></div>
<div class="line"><a name="l10766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">10766</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3                       I2C_OAR1_ADD3_Msk                  </span></div>
<div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">10768</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)        </span></div>
<div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">10769</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4                       I2C_OAR1_ADD4_Msk                  </span></div>
<div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">10771</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)        </span></div>
<div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">10772</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5                       I2C_OAR1_ADD5_Msk                  </span></div>
<div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">10774</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)        </span></div>
<div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">10775</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6                       I2C_OAR1_ADD6_Msk                  </span></div>
<div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">10777</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)        </span></div>
<div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">10778</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7                       I2C_OAR1_ADD7_Msk                  </span></div>
<div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">10780</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)        </span></div>
<div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">10781</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8                       I2C_OAR1_ADD8_Msk                  </span></div>
<div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">10783</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)        </span></div>
<div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">10784</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9                       I2C_OAR1_ADD9_Msk                  </span></div>
<div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos                (15U)                              </span></div>
<div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">10787</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk                (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)     </span></div>
<div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">10788</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE                    I2C_OAR1_ADDMODE_Msk               </span></div>
<div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos                 (0U)                               </span></div>
<div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">10792</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk                 (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)      </span></div>
<div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">10793</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                </span></div>
<div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos                   (1U)                               </span></div>
<div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">10795</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk                   (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)       </span></div>
<div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">10796</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                  </span></div>
<div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define I2C_DR_DR_Pos             (0U)                                         </span></div>
<div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">10800</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFUL &lt;&lt; I2C_DR_DR_Pos)                     </span></div>
<div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">10801</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div>
<div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos                      (0U)                               </span></div>
<div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">10805</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk                      (0x1UL &lt;&lt; I2C_SR1_SB_Pos)           </span></div>
<div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">10806</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                          I2C_SR1_SB_Msk                     </span></div>
<div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos                    (1U)                               </span></div>
<div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">10808</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk                    (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)         </span></div>
<div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">10809</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                   </span></div>
<div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">10811</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk                     (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)          </span></div>
<div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">10812</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                    </span></div>
<div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos                   (3U)                               </span></div>
<div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">10814</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk                   (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)        </span></div>
<div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">10815</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                  </span></div>
<div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos                   (4U)                               </span></div>
<div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">10817</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk                   (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)        </span></div>
<div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">10818</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                  </span></div>
<div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos                    (6U)                               </span></div>
<div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">10820</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk                    (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)         </span></div>
<div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">10821</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                   </span></div>
<div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos                     (7U)                               </span></div>
<div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">10823</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk                     (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)          </span></div>
<div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">10824</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                    </span></div>
<div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos                    (8U)                               </span></div>
<div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">10826</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk                    (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)         </span></div>
<div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">10827</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                   </span></div>
<div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos                    (9U)                               </span></div>
<div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">10829</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk                    (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)         </span></div>
<div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">10830</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                   </span></div>
<div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos                      (10U)                              </span></div>
<div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">10832</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk                      (0x1UL &lt;&lt; I2C_SR1_AF_Pos)           </span></div>
<div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">10833</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                          I2C_SR1_AF_Msk                     </span></div>
<div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos                     (11U)                              </span></div>
<div class="line"><a name="l10835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">10835</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk                     (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)          </span></div>
<div class="line"><a name="l10836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">10836</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                    </span></div>
<div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos                  (12U)                              </span></div>
<div class="line"><a name="l10838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">10838</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk                  (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)       </span></div>
<div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">10839</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                 </span></div>
<div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos                 (14U)                              </span></div>
<div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">10841</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk                 (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)      </span></div>
<div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">10842</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                </span></div>
<div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos                (15U)                              </span></div>
<div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">10844</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk                (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)     </span></div>
<div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">10845</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk               </span></div>
<div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos                     (0U)                               </span></div>
<div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">10849</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk                     (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)          </span></div>
<div class="line"><a name="l10850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">10850</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                    </span></div>
<div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos                    (1U)                               </span></div>
<div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">10852</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk                    (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)         </span></div>
<div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">10853</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                   </span></div>
<div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos                     (2U)                               </span></div>
<div class="line"><a name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">10855</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk                     (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)          </span></div>
<div class="line"><a name="l10856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">10856</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                    </span></div>
<div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos                 (4U)                               </span></div>
<div class="line"><a name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">10858</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk                 (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)      </span></div>
<div class="line"><a name="l10859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">10859</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                </span></div>
<div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos              (5U)                               </span></div>
<div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">10861</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk              (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)   </span></div>
<div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">10862</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk             </span></div>
<div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos                 (6U)                               </span></div>
<div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">10864</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk                 (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)      </span></div>
<div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">10865</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                </span></div>
<div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos                   (7U)                               </span></div>
<div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">10867</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk                   (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)        </span></div>
<div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">10868</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                  </span></div>
<div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos                     (8U)                               </span></div>
<div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">10870</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk                     (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)         </span></div>
<div class="line"><a name="l10871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">10871</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                    </span></div>
<div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">10875</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk                     (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)        </span></div>
<div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">10876</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                    </span></div>
<div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos                    (14U)                              </span></div>
<div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">10878</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk                    (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)         </span></div>
<div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">10879</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                   </span></div>
<div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Pos                      (15U)                              </span></div>
<div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">10881</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Msk                      (0x1UL &lt;&lt; I2C_CCR_FS_Pos)           </span></div>
<div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">10882</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS                          I2C_CCR_FS_Msk                     </span></div>
<div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;<span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos                 (0U)                               </span></div>
<div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">10886</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk                 (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)     </span></div>
<div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">10887</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                </span></div>
<div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160; </div>
<div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="preprocessor">#define USART_SR_PE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">10897</a></span>&#160;<span class="preprocessor">#define USART_SR_PE_Msk                     (0x1UL &lt;&lt; USART_SR_PE_Pos)          </span></div>
<div class="line"><a name="l10898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">10898</a></span>&#160;<span class="preprocessor">#define USART_SR_PE                         USART_SR_PE_Msk                    </span></div>
<div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="preprocessor">#define USART_SR_FE_Pos                     (1U)                               </span></div>
<div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">10900</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Msk                     (0x1UL &lt;&lt; USART_SR_FE_Pos)          </span></div>
<div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">10901</a></span>&#160;<span class="preprocessor">#define USART_SR_FE                         USART_SR_FE_Msk                    </span></div>
<div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor">#define USART_SR_NE_Pos                     (2U)                               </span></div>
<div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">10903</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Msk                     (0x1UL &lt;&lt; USART_SR_NE_Pos)          </span></div>
<div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">10904</a></span>&#160;<span class="preprocessor">#define USART_SR_NE                         USART_SR_NE_Msk                    </span></div>
<div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="preprocessor">#define USART_SR_ORE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">10906</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Msk                    (0x1UL &lt;&lt; USART_SR_ORE_Pos)         </span></div>
<div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">10907</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE                        USART_SR_ORE_Msk                   </span></div>
<div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Pos                   (4U)                               </span></div>
<div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">10909</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Msk                   (0x1UL &lt;&lt; USART_SR_IDLE_Pos)        </span></div>
<div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">10910</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE                       USART_SR_IDLE_Msk                  </span></div>
<div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">10912</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Msk                   (0x1UL &lt;&lt; USART_SR_RXNE_Pos)        </span></div>
<div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">10913</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE                       USART_SR_RXNE_Msk                  </span></div>
<div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="preprocessor">#define USART_SR_TC_Pos                     (6U)                               </span></div>
<div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">10915</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Msk                     (0x1UL &lt;&lt; USART_SR_TC_Pos)          </span></div>
<div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">10916</a></span>&#160;<span class="preprocessor">#define USART_SR_TC                         USART_SR_TC_Msk                    </span></div>
<div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="preprocessor">#define USART_SR_TXE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">10918</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Msk                    (0x1UL &lt;&lt; USART_SR_TXE_Pos)         </span></div>
<div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">10919</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE                        USART_SR_TXE_Msk                   </span></div>
<div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="preprocessor">#define USART_SR_LBD_Pos                    (8U)                               </span></div>
<div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">10921</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Msk                    (0x1UL &lt;&lt; USART_SR_LBD_Pos)         </span></div>
<div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">10922</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD                        USART_SR_LBD_Msk                   </span></div>
<div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="preprocessor">#define USART_SR_CTS_Pos                    (9U)                               </span></div>
<div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">10924</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Msk                    (0x1UL &lt;&lt; USART_SR_CTS_Pos)         </span></div>
<div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">10925</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS                        USART_SR_CTS_Msk                   </span></div>
<div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="preprocessor">#define USART_DR_DR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">10929</a></span>&#160;<span class="preprocessor">#define USART_DR_DR_Msk                     (0x1FFUL &lt;&lt; USART_DR_DR_Pos)        </span></div>
<div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">10930</a></span>&#160;<span class="preprocessor">#define USART_DR_DR                         USART_DR_DR_Msk                    </span></div>
<div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos          (0U)                               </span></div>
<div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">10934</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk          (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos) </span></div>
<div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">10935</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction              USART_BRR_DIV_Fraction_Msk         </span></div>
<div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos          (4U)                               </span></div>
<div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">10937</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk          (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos) </span></div>
<div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">10938</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa              USART_BRR_DIV_Mantissa_Msk         </span></div>
<div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Pos                   (0U)                               </span></div>
<div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">10942</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Msk                   (0x1UL &lt;&lt; USART_CR1_SBK_Pos)        </span></div>
<div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">10943</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK                       USART_CR1_SBK_Msk                  </span></div>
<div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Pos                   (1U)                               </span></div>
<div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">10945</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Msk                   (0x1UL &lt;&lt; USART_CR1_RWU_Pos)        </span></div>
<div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">10946</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU                       USART_CR1_RWU_Msk                  </span></div>
<div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">10948</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk                    (0x1UL &lt;&lt; USART_CR1_RE_Pos)         </span></div>
<div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">10949</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                        USART_CR1_RE_Msk                   </span></div>
<div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">10951</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk                    (0x1UL &lt;&lt; USART_CR1_TE_Pos)         </span></div>
<div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">10952</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                        USART_CR1_TE_Msk                   </span></div>
<div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos                (4U)                               </span></div>
<div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">10954</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk                (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)     </span></div>
<div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">10955</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE                    USART_CR1_IDLEIE_Msk               </span></div>
<div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos                (5U)                               </span></div>
<div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">10957</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk                (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)     </span></div>
<div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">10958</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE                    USART_CR1_RXNEIE_Msk               </span></div>
<div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">10960</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk                  (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)       </span></div>
<div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">10961</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                      USART_CR1_TCIE_Msk                 </span></div>
<div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">10963</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk                 (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)      </span></div>
<div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">10964</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE                     USART_CR1_TXEIE_Msk                </span></div>
<div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">10966</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk                  (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)       </span></div>
<div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">10967</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                      USART_CR1_PEIE_Msk                 </span></div>
<div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos                    (9U)                               </span></div>
<div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">10969</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk                    (0x1UL &lt;&lt; USART_CR1_PS_Pos)         </span></div>
<div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">10970</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                        USART_CR1_PS_Msk                   </span></div>
<div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos                   (10U)                              </span></div>
<div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">10972</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk                   (0x1UL &lt;&lt; USART_CR1_PCE_Pos)        </span></div>
<div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">10973</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                       USART_CR1_PCE_Msk                  </span></div>
<div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos                  (11U)                              </span></div>
<div class="line"><a name="l10975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">10975</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk                  (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)       </span></div>
<div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">10976</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                      USART_CR1_WAKE_Msk                 </span></div>
<div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos                     (12U)                              </span></div>
<div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">10978</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk                     (0x1UL &lt;&lt; USART_CR1_M_Pos)          </span></div>
<div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">10979</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                         USART_CR1_M_Msk                    </span></div>
<div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos                    (13U)                              </span></div>
<div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">10981</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk                    (0x1UL &lt;&lt; USART_CR1_UE_Pos)         </span></div>
<div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">10982</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                        USART_CR1_UE_Msk                   </span></div>
<div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos                   (0U)                               </span></div>
<div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">10986</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk                   (0xFUL &lt;&lt; USART_CR2_ADD_Pos)        </span></div>
<div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">10987</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                       USART_CR2_ADD_Msk                  </span></div>
<div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos                  (5U)                               </span></div>
<div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">10989</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk                  (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)       </span></div>
<div class="line"><a name="l10990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">10990</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                      USART_CR2_LBDL_Msk                 </span></div>
<div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos                 (6U)                               </span></div>
<div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">10992</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk                 (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)      </span></div>
<div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">10993</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE                     USART_CR2_LBDIE_Msk                </span></div>
<div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos                  (8U)                               </span></div>
<div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">10995</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk                  (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)       </span></div>
<div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">10996</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                      USART_CR2_LBCL_Msk                 </span></div>
<div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos                  (9U)                               </span></div>
<div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">10998</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk                  (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)       </span></div>
<div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">10999</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                      USART_CR2_CPHA_Msk                 </span></div>
<div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos                  (10U)                              </span></div>
<div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">11001</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk                  (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)       </span></div>
<div class="line"><a name="l11002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">11002</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                      USART_CR2_CPOL_Msk                 </span></div>
<div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos                 (11U)                              </span></div>
<div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">11004</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk                 (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)      </span></div>
<div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">11005</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN                     USART_CR2_CLKEN_Msk                </span></div>
<div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos                  (12U)                              </span></div>
<div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">11008</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk                  (0x3UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">11009</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                      USART_CR2_STOP_Msk                 </span></div>
<div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">11010</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0                    (0x1UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">11011</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1                    (0x2UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos                 (14U)                              </span></div>
<div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">11014</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk                 (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)      </span></div>
<div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">11015</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN                     USART_CR2_LINEN_Msk                </span></div>
<div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos                   (0U)                               </span></div>
<div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">11019</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk                   (0x1UL &lt;&lt; USART_CR3_EIE_Pos)        </span></div>
<div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">11020</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                       USART_CR3_EIE_Msk                  </span></div>
<div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos                  (1U)                               </span></div>
<div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">11022</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk                  (0x1UL &lt;&lt; USART_CR3_IREN_Pos)       </span></div>
<div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">11023</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                      USART_CR3_IREN_Msk                 </span></div>
<div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos                  (2U)                               </span></div>
<div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">11025</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk                  (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)       </span></div>
<div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">11026</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                      USART_CR3_IRLP_Msk                 </span></div>
<div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos                 (3U)                               </span></div>
<div class="line"><a name="l11028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">11028</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk                 (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)      </span></div>
<div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">11029</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL                     USART_CR3_HDSEL_Msk                </span></div>
<div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos                  (4U)                               </span></div>
<div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">11031</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk                  (0x1UL &lt;&lt; USART_CR3_NACK_Pos)       </span></div>
<div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">11032</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                      USART_CR3_NACK_Msk                 </span></div>
<div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos                  (5U)                               </span></div>
<div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">11034</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk                  (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)       </span></div>
<div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">11035</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                      USART_CR3_SCEN_Msk                 </span></div>
<div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos                  (6U)                               </span></div>
<div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">11037</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk                  (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)       </span></div>
<div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">11038</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                      USART_CR3_DMAR_Msk                 </span></div>
<div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos                  (7U)                               </span></div>
<div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">11040</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk                  (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)       </span></div>
<div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">11041</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                      USART_CR3_DMAT_Msk                 </span></div>
<div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">11043</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk                  (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)       </span></div>
<div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">11044</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                      USART_CR3_RTSE_Msk                 </span></div>
<div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos                  (9U)                               </span></div>
<div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">11046</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk                  (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)       </span></div>
<div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">11047</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                      USART_CR3_CTSE_Msk                 </span></div>
<div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">11049</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk                 (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)      </span></div>
<div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">11050</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE                     USART_CR3_CTSIE_Msk                </span></div>
<div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos                  (0U)                               </span></div>
<div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">11054</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk                  (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">11055</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                      USART_GTPR_PSC_Msk                 </span></div>
<div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">11056</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_0                    (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">11057</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_1                    (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">11058</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_2                    (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">11059</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_3                    (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">11060</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_4                    (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">11061</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_5                    (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">11062</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_6                    (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">11063</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_7                    (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos                   (8U)                               </span></div>
<div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">11066</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk                   (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)       </span></div>
<div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">11067</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                       USART_GTPR_GT_Msk                  </span></div>
<div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160; </div>
<div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos            (0U)                               </span></div>
<div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">11077</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk            (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">11078</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                DBGMCU_IDCODE_DEV_ID_Msk           </span></div>
<div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos            (16U)                              </span></div>
<div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">11081</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk            (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">11082</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                DBGMCU_IDCODE_REV_ID_Msk           </span></div>
<div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">11083</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0              (0x0001UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">11084</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1              (0x0002UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">11085</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2              (0x0004UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">11086</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3              (0x0008UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">11087</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4              (0x0010UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">11088</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5              (0x0020UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">11089</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6              (0x0040UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">11090</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7              (0x0080UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">11091</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8              (0x0100UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">11092</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9              (0x0200UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">11093</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10             (0x0400UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">11094</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11             (0x0800UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">11095</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12             (0x1000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">11096</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13             (0x2000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">11097</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14             (0x4000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">11098</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15             (0x8000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span></div>
<div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos             (0U)                               </span></div>
<div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">11102</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk             (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)  </span></div>
<div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">11103</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                 DBGMCU_CR_DBG_SLEEP_Msk            </span></div>
<div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos              (1U)                               </span></div>
<div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">11105</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)   </span></div>
<div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">11106</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                  DBGMCU_CR_DBG_STOP_Msk             </span></div>
<div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos           (2U)                               </span></div>
<div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">11108</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk           (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a name="l11109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">11109</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY               DBGMCU_CR_DBG_STANDBY_Msk          </span></div>
<div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos            (5U)                               </span></div>
<div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">11111</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk            (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">11112</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                DBGMCU_CR_TRACE_IOEN_Msk           </span></div>
<div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos            (6U)                               </span></div>
<div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">11115</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk            (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">11116</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                DBGMCU_CR_TRACE_MODE_Msk           </span></div>
<div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">11117</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0              (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">11118</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1              (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP_Pos         (8U)                               </span></div>
<div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f3dfaadbb5595332ed05635fdbec38">11121</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">11122</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP             DBGMCU_CR_DBG_IWDG_STOP_Msk        </span></div>
<div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP_Pos         (9U)                               </span></div>
<div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c54ba904e47d16e3d48db0eef585f1">11124</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">11125</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP             DBGMCU_CR_DBG_WWDG_STOP_Msk        </span></div>
<div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP_Pos         (10U)                              </span></div>
<div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a1b2ae8287b26f496acc2ea211967bc">11127</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d">11128</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP             DBGMCU_CR_DBG_TIM1_STOP_Msk        </span></div>
<div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP_Pos         (11U)                              </span></div>
<div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04fa26e4c86ccf19e811a6ebed5a9edb">11130</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">11131</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP             DBGMCU_CR_DBG_TIM2_STOP_Msk        </span></div>
<div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP_Pos         (12U)                              </span></div>
<div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67be668166494a35fa6ee3f92097c524">11133</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">11134</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP             DBGMCU_CR_DBG_TIM3_STOP_Msk        </span></div>
<div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP_Pos         (13U)                              </span></div>
<div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fac14b7b1ff887817427caa41bc71b">11136</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM4_STOP_Pos) </span></div>
<div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa">11137</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP             DBGMCU_CR_DBG_TIM4_STOP_Msk        </span></div>
<div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_CAN1_STOP_Pos         (14U)                              </span></div>
<div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e9c0f01ceacf5ff5f8844182f3ae2e">11139</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_CAN1_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_CAN1_STOP_Pos) </span></div>
<div class="line"><a name="l11140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb">11140</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_CAN1_STOP             DBGMCU_CR_DBG_CAN1_STOP_Msk        </span></div>
<div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)                             </span></div>
<div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf618d6a2043fc66cc946ccd8cc7502d2">11142</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">11143</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)                             </span></div>
<div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5256ff6dfdc31a123f98c129fee34e5">11145</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075">11146</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM8_STOP_Pos         (17U)                              </span></div>
<div class="line"><a name="l11148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92970f7bc7dab3139b143a17c28e29b6">11148</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM8_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM8_STOP_Pos) </span></div>
<div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a">11149</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM8_STOP             DBGMCU_CR_DBG_TIM8_STOP_Msk        </span></div>
<div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP_Pos         (18U)                              </span></div>
<div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d46f062c386c0c8cf270b8c4586718">11151</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM5_STOP_Pos) </span></div>
<div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee">11152</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP             DBGMCU_CR_DBG_TIM5_STOP_Msk        </span></div>
<div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP_Pos         (19U)                              </span></div>
<div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad945db7856cfa2ddc7fc968651f5ef">11154</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5">11155</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP             DBGMCU_CR_DBG_TIM6_STOP_Msk        </span></div>
<div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP_Pos         (20U)                              </span></div>
<div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd0542232c4ff5678f10efee8c958ea">11157</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM7_STOP_Pos) </span></div>
<div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5">11158</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP             DBGMCU_CR_DBG_TIM7_STOP_Msk        </span></div>
<div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM12_STOP_Pos        (25U)                              </span></div>
<div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd87f482c26a3fc6e2aefa7979aeef8">11160</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM12_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM12_STOP_Pos) </span></div>
<div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744">11161</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM12_STOP            DBGMCU_CR_DBG_TIM12_STOP_Msk       </span></div>
<div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM13_STOP_Pos        (26U)                              </span></div>
<div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3f7151296edb85cf54712ce544fd74">11163</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM13_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM13_STOP_Pos) </span></div>
<div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a">11164</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM13_STOP            DBGMCU_CR_DBG_TIM13_STOP_Msk       </span></div>
<div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM14_STOP_Pos        (27U)                              </span></div>
<div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1018a50fd5312d490b568d90e1f1f50d">11166</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM14_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM14_STOP_Pos) </span></div>
<div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c">11167</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM14_STOP            DBGMCU_CR_DBG_TIM14_STOP_Msk       </span></div>
<div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP_Pos         (28U)                              </span></div>
<div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e062a29035b58dc243841fae54ca53">11169</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM9_STOP_Pos) </span></div>
<div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74">11170</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP             DBGMCU_CR_DBG_TIM9_STOP_Msk        </span></div>
<div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP_Pos        (29U)                              </span></div>
<div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621543e7f6f7818d0629eaff2b8e2ba">11172</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM10_STOP_Pos) </span></div>
<div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de">11173</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP            DBGMCU_CR_DBG_TIM10_STOP_Msk       </span></div>
<div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP_Pos        (30U)                              </span></div>
<div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3027ef5c976a119692c2646a97853bb6">11175</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM11_STOP_Pos) </span></div>
<div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58">11176</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP            DBGMCU_CR_DBG_TIM11_STOP_Msk       </span></div>
<div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos               (0U)                               </span></div>
<div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">11185</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk               (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">11186</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                   FLASH_ACR_LATENCY_Msk              </span></div>
<div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">11187</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0                 (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">11188</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1                 (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">11189</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2                 (0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Pos                (3U)                               </span></div>
<div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bf52999edda76e8f32f679d55b5887">11192</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Msk                (0x1UL &lt;&lt; FLASH_ACR_HLFCYA_Pos)     </span></div>
<div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">11193</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA                    FLASH_ACR_HLFCYA_Msk               </span></div>
<div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos                (4U)                               </span></div>
<div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">11195</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk                (0x1UL &lt;&lt; FLASH_ACR_PRFTBE_Pos)     </span></div>
<div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">11196</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE                    FLASH_ACR_PRFTBE_Msk               </span></div>
<div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos                (5U)                               </span></div>
<div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">11198</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk                (0x1UL &lt;&lt; FLASH_ACR_PRFTBS_Pos)     </span></div>
<div class="line"><a name="l11199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">11199</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS                    FLASH_ACR_PRFTBS_Msk               </span></div>
<div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span></div>
<div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos                (0U)                               </span></div>
<div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">11203</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk                (0xFFFFFFFFUL &lt;&lt; FLASH_KEYR_FKEYR_Pos) </span></div>
<div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">11204</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR                    FLASH_KEYR_FKEYR_Msk               </span></div>
<div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define RDP_KEY_Pos                         (0U)                               </span></div>
<div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae69b26ac6777a82165e4d36022c460">11207</a></span>&#160;<span class="preprocessor">#define RDP_KEY_Msk                         (0xA5UL &lt;&lt; RDP_KEY_Pos)             </span></div>
<div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23">11208</a></span>&#160;<span class="preprocessor">#define RDP_KEY                             RDP_KEY_Msk                        </span></div>
<div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos                      (0U)                               </span></div>
<div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">11210</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk                      (0x45670123UL &lt;&lt; FLASH_KEY1_Pos)    </span></div>
<div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">11211</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1                          FLASH_KEY1_Msk                     </span></div>
<div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos                      (0U)                               </span></div>
<div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">11213</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk                      (0xCDEF89ABUL &lt;&lt; FLASH_KEY2_Pos)    </span></div>
<div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">11214</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                          FLASH_KEY2_Msk                     </span></div>
<div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span></div>
<div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos           (0U)                               </span></div>
<div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">11218</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk           (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div>
<div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">11219</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR               FLASH_OPTKEYR_OPTKEYR_Msk          </span></div>
<div class="line"><a name="l11221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">11221</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY1                       FLASH_KEY1                    </span></div>
<div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">11222</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY2                       FLASH_KEY2                    </span></div>
<div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="comment">/******************  Bit definition for FLASH_SR register  ********************/</span></div>
<div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                    (0U)                               </span></div>
<div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">11226</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                    (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)         </span></div>
<div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">11227</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                        FLASH_SR_BSY_Msk                   </span></div>
<div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos                  (2U)                               </span></div>
<div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">11229</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk                  (0x1UL &lt;&lt; FLASH_SR_PGERR_Pos)       </span></div>
<div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">11230</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR                      FLASH_SR_PGERR_Msk                 </span></div>
<div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Pos               (4U)                               </span></div>
<div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">11232</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Msk               (0x1UL &lt;&lt; FLASH_SR_WRPRTERR_Pos)    </span></div>
<div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">11233</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR                   FLASH_SR_WRPRTERR_Msk              </span></div>
<div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                    (5U)                               </span></div>
<div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">11235</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                    (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)         </span></div>
<div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">11236</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                        FLASH_SR_EOP_Msk                   </span></div>
<div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span></div>
<div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                     (0U)                               </span></div>
<div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">11240</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                     (0x1UL &lt;&lt; FLASH_CR_PG_Pos)          </span></div>
<div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">11241</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                         FLASH_CR_PG_Msk                    </span></div>
<div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos                    (1U)                               </span></div>
<div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">11243</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk                    (0x1UL &lt;&lt; FLASH_CR_PER_Pos)         </span></div>
<div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">11244</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER                        FLASH_CR_PER_Msk                   </span></div>
<div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos                    (2U)                               </span></div>
<div class="line"><a name="l11246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">11246</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk                    (0x1UL &lt;&lt; FLASH_CR_MER_Pos)         </span></div>
<div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">11247</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                        FLASH_CR_MER_Msk                   </span></div>
<div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos                  (4U)                               </span></div>
<div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">11249</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk                  (0x1UL &lt;&lt; FLASH_CR_OPTPG_Pos)       </span></div>
<div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">11250</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG                      FLASH_CR_OPTPG_Msk                 </span></div>
<div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos                  (5U)                               </span></div>
<div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">11252</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk                  (0x1UL &lt;&lt; FLASH_CR_OPTER_Pos)       </span></div>
<div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">11253</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER                      FLASH_CR_OPTER_Msk                 </span></div>
<div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos                   (6U)                               </span></div>
<div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">11255</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk                   (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)        </span></div>
<div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">11256</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                       FLASH_CR_STRT_Msk                  </span></div>
<div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos                   (7U)                               </span></div>
<div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">11258</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk                   (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)        </span></div>
<div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">11259</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                       FLASH_CR_LOCK_Msk                  </span></div>
<div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos                 (9U)                               </span></div>
<div class="line"><a name="l11261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">11261</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk                 (0x1UL &lt;&lt; FLASH_CR_OPTWRE_Pos)      </span></div>
<div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">11262</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE                     FLASH_CR_OPTWRE_Msk                </span></div>
<div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">11264</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)       </span></div>
<div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">11265</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE                      FLASH_CR_ERRIE_Msk                 </span></div>
<div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos                  (12U)                              </span></div>
<div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">11267</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)       </span></div>
<div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">11268</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                      FLASH_CR_EOPIE_Msk                 </span></div>
<div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span></div>
<div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos                    (0U)                               </span></div>
<div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">11272</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk                    (0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR_Pos)  </span></div>
<div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">11273</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR                        FLASH_AR_FAR_Msk                   </span></div>
<div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span></div>
<div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos                (0U)                               </span></div>
<div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">11277</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk                (0x1UL &lt;&lt; FLASH_OBR_OPTERR_Pos)     </span></div>
<div class="line"><a name="l11278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">11278</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR                    FLASH_OBR_OPTERR_Msk               </span></div>
<div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Pos                 (1U)                               </span></div>
<div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8">11280</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Msk                 (0x1UL &lt;&lt; FLASH_OBR_RDPRT_Pos)      </span></div>
<div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">11281</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT                     FLASH_OBR_RDPRT_Msk                </span></div>
<div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos               (2U)                               </span></div>
<div class="line"><a name="l11284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">11284</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk               (0x1UL &lt;&lt; FLASH_OBR_IWDG_SW_Pos)    </span></div>
<div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">11285</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                   FLASH_OBR_IWDG_SW_Msk              </span></div>
<div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos             (3U)                               </span></div>
<div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">11287</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk             (0x1UL &lt;&lt; FLASH_OBR_nRST_STOP_Pos)  </span></div>
<div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">11288</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP                 FLASH_OBR_nRST_STOP_Msk            </span></div>
<div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos            (4U)                               </span></div>
<div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">11290</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk            (0x1UL &lt;&lt; FLASH_OBR_nRST_STDBY_Pos) </span></div>
<div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">11291</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY                FLASH_OBR_nRST_STDBY_Msk           </span></div>
<div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define FLASH_OBR_BFB2_Pos                  (5U)                               </span></div>
<div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafed9739606d62b5608593bb8bc1212b9">11293</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_BFB2_Msk                  (0x1UL &lt;&lt; FLASH_OBR_BFB2_Pos)       </span></div>
<div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b">11294</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_BFB2                      FLASH_OBR_BFB2_Msk                 </span></div>
<div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                  (2U)                               </span></div>
<div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">11296</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                  (0xFUL &lt;&lt; FLASH_OBR_USER_Pos)       </span></div>
<div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">11297</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                      FLASH_OBR_USER_Msk                 </span></div>
<div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos                 (10U)                              </span></div>
<div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">11299</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk                 (0xFFUL &lt;&lt; FLASH_OBR_DATA0_Pos)     </span></div>
<div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf">11300</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0                     FLASH_OBR_DATA0_Msk                </span></div>
<div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos                 (18U)                              </span></div>
<div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">11302</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk                 (0xFFUL &lt;&lt; FLASH_OBR_DATA1_Pos)     </span></div>
<div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9">11303</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1                     FLASH_OBR_DATA1_Msk                </span></div>
<div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos                  (0U)                               </span></div>
<div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">11307</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk                  (0xFFFFFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos) </span></div>
<div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">11308</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP                      FLASH_WRPR_WRP_Msk                 </span></div>
<div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR2 register ****************/</span></div>
<div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR2_Pos          (0U)                               </span></div>
<div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae97a679db6a979eeed24b9d53800793">11312</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR2_Msk          (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR2_Pos) </span></div>
<div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0210929d485d5a477865b5631c13720c">11313</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR2              FLASH_OPTKEYR_OPTKEYR2_Msk         </span></div>
<div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="comment">/******************  Bit definition for FLASH_SR2 register ********************/</span></div>
<div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="preprocessor">#define FLASH_SR2_BSY_Pos                   (0U)                               </span></div>
<div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02df2f078fe75a995e13b794a976b34">11317</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_BSY_Msk                   (0x1UL &lt;&lt; FLASH_SR2_BSY_Pos)        </span></div>
<div class="line"><a name="l11318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacece227b221bbd4f85d0b7e2a4d2658">11318</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_BSY                       FLASH_SR2_BSY_Msk                  </span></div>
<div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define FLASH_SR2_PGERR_Pos                 (2U)                               </span></div>
<div class="line"><a name="l11320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd4df3dd7073a9338b2d67e49f95fe1c">11320</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_PGERR_Msk                 (0x1UL &lt;&lt; FLASH_SR2_PGERR_Pos)      </span></div>
<div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb6af37a65599a34d83e3a04b516de0d">11321</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_PGERR                     FLASH_SR2_PGERR_Msk                </span></div>
<div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define FLASH_SR2_WRPRTERR_Pos              (4U)                               </span></div>
<div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedcfba40343df270d154c74fae9a513e">11323</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_WRPRTERR_Msk              (0x1UL &lt;&lt; FLASH_SR2_WRPRTERR_Pos)   </span></div>
<div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630d0df7b8465751562e6cbfdec62e0">11324</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_WRPRTERR                  FLASH_SR2_WRPRTERR_Msk             </span></div>
<div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">#define FLASH_SR2_EOP_Pos                   (5U)                               </span></div>
<div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962bd82a98f872fa6630a5b745b1746b">11326</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_EOP_Msk                   (0x1UL &lt;&lt; FLASH_SR2_EOP_Pos)        </span></div>
<div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da9f0221c9c4631f4992ef13f5a84de">11327</a></span>&#160;<span class="preprocessor">#define FLASH_SR2_EOP                       FLASH_SR2_EOP_Msk                  </span></div>
<div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_CR2 register *******************/</span></div>
<div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define FLASH_CR2_PG_Pos                    (0U)                               </span></div>
<div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a47fa721650ad7cb227cf475cf026b1">11331</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_PG_Msk                    (0x1UL &lt;&lt; FLASH_CR2_PG_Pos)         </span></div>
<div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef55d46e01859d962894bba422383f6a">11332</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_PG                        FLASH_CR2_PG_Msk                   </span></div>
<div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define FLASH_CR2_PER_Pos                   (1U)                               </span></div>
<div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a1a289eb169f7f8e07ee4d0deb4dd1">11334</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_PER_Msk                   (0x1UL &lt;&lt; FLASH_CR2_PER_Pos)        </span></div>
<div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d568187bde78cd46f41970711ff0f31">11335</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_PER                       FLASH_CR2_PER_Msk                  </span></div>
<div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define FLASH_CR2_MER_Pos                   (2U)                               </span></div>
<div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb246953bca94198d6edfe8673f4af0c">11337</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_MER_Msk                   (0x1UL &lt;&lt; FLASH_CR2_MER_Pos)        </span></div>
<div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0895ab34b77f8013bcc7926b46a05e2f">11338</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_MER                       FLASH_CR2_MER_Msk                  </span></div>
<div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="preprocessor">#define FLASH_CR2_STRT_Pos                  (6U)                               </span></div>
<div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc2abd28c0f91b0f0239067ba8313e9">11340</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_STRT_Msk                  (0x1UL &lt;&lt; FLASH_CR2_STRT_Pos)       </span></div>
<div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b4cb13604b6646d73c51c6751be8e3">11341</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_STRT                      FLASH_CR2_STRT_Msk                 </span></div>
<div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="preprocessor">#define FLASH_CR2_LOCK_Pos                  (7U)                               </span></div>
<div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fe63113f13ede935bb51de62de5d0a">11343</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_LOCK_Msk                  (0x1UL &lt;&lt; FLASH_CR2_LOCK_Pos)       </span></div>
<div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b35ebbeaad5b0bd72d466ee4fb68b9">11344</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_LOCK                      FLASH_CR2_LOCK_Msk                 </span></div>
<div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="preprocessor">#define FLASH_CR2_ERRIE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc3e0c7a560f2f91b0fd0eea49a601d">11346</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_ERRIE_Msk                 (0x1UL &lt;&lt; FLASH_CR2_ERRIE_Pos)      </span></div>
<div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fe6e668e24c82b8c10ae42667098b4">11347</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_ERRIE                     FLASH_CR2_ERRIE_Msk                </span></div>
<div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="preprocessor">#define FLASH_CR2_EOPIE_Pos                 (12U)                              </span></div>
<div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78301a71ff2c7ab50d82488fadf02cda">11349</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_EOPIE_Msk                 (0x1UL &lt;&lt; FLASH_CR2_EOPIE_Pos)      </span></div>
<div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ca7be40c9f0bf3d00c8dace14604d6">11350</a></span>&#160;<span class="preprocessor">#define FLASH_CR2_EOPIE                     FLASH_CR2_EOPIE_Msk                </span></div>
<div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_AR2 register *******************/</span></div>
<div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR2_Pos                   (0U)                               </span></div>
<div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe60c505e32bb7c4bd9f177cd649c58e">11354</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR2_Msk                   (0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR2_Pos) </span></div>
<div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f31a3b8dc0cd34988a005a10051bb9">11355</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR2                       FLASH_AR_FAR2_Msk                  </span></div>
<div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160; </div>
<div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span></div>
<div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP_Pos                   (0U)                               </span></div>
<div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afabbb941e194f9db3e1ff365432fd8">11361</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP_Msk                   (0xFFUL &lt;&lt; FLASH_RDP_RDP_Pos)       </span></div>
<div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">11362</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP                       FLASH_RDP_RDP_Msk                  </span></div>
<div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP_Pos                  (8U)                               </span></div>
<div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecea2b92a7fc17580e71e16c735f850">11364</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP_Msk                  (0xFFUL &lt;&lt; FLASH_RDP_nRDP_Pos)      </span></div>
<div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">11365</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP                      FLASH_RDP_nRDP_Msk                 </span></div>
<div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span></div>
<div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor">#define FLASH_USER_USER_Pos                 (16U)                              </span></div>
<div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac302a075c1d89be311421063c0844e95">11369</a></span>&#160;<span class="preprocessor">#define FLASH_USER_USER_Msk                 (0xFFUL &lt;&lt; FLASH_USER_USER_Pos)     </span></div>
<div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">11370</a></span>&#160;<span class="preprocessor">#define FLASH_USER_USER                     FLASH_USER_USER_Msk                </span></div>
<div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER_Pos                (24U)                              </span></div>
<div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac324dec4382df4641ffcd048253cc829">11372</a></span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER_Msk                (0xFFUL &lt;&lt; FLASH_USER_nUSER_Pos)    </span></div>
<div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">11373</a></span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER                    FLASH_USER_nUSER_Msk               </span></div>
<div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span></div>
<div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0_Pos               (0U)                               </span></div>
<div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga023b616921dce0fd1181810a911646ef">11377</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0_Msk               (0xFFUL &lt;&lt; FLASH_DATA0_DATA0_Pos)   </span></div>
<div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56179fa514ee5fa01267bcdc8a6695e5">11378</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0                   FLASH_DATA0_DATA0_Msk              </span></div>
<div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0_Pos              (8U)                               </span></div>
<div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597ef27b0138fe150cef04fd7c986bf3">11380</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0_Msk              (0xFFUL &lt;&lt; FLASH_DATA0_nDATA0_Pos)  </span></div>
<div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00a2e88c10868d2c044a8010b12019e8">11381</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0                  FLASH_DATA0_nDATA0_Msk             </span></div>
<div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span></div>
<div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1_Pos               (16U)                              </span></div>
<div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26b4a2f158852398788f3d8c7b707ee">11385</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1_Msk               (0xFFUL &lt;&lt; FLASH_DATA1_DATA1_Pos)   </span></div>
<div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c7747463ef29d4d2638db99b2eb17af">11386</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1                   FLASH_DATA1_DATA1_Msk              </span></div>
<div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1_Pos              (24U)                              </span></div>
<div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c77df1c2fb140340a5342c97c25776">11388</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1_Msk              (0xFFUL &lt;&lt; FLASH_DATA1_nDATA1_Pos)  </span></div>
<div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f6704e3cbf43d8385d61656111f5e8">11389</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1                  FLASH_DATA1_nDATA1_Msk             </span></div>
<div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span></div>
<div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0_Pos                 (0U)                               </span></div>
<div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf4334a7b9a979e3bb14b4f50e868bc">11393</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0_Msk                 (0xFFUL &lt;&lt; FLASH_WRP0_WRP0_Pos)     </span></div>
<div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">11394</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0                     FLASH_WRP0_WRP0_Msk                </span></div>
<div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0_Pos                (8U)                               </span></div>
<div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0569c06e656e1357d42d9548ef266659">11396</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0_Msk                (0xFFUL &lt;&lt; FLASH_WRP0_nWRP0_Pos)    </span></div>
<div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">11397</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0                    FLASH_WRP0_nWRP0_Msk               </span></div>
<div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span></div>
<div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1_Pos                 (16U)                              </span></div>
<div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad659f7ae0ed4af971ed842034f8ce477">11401</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1_Msk                 (0xFFUL &lt;&lt; FLASH_WRP1_WRP1_Pos)     </span></div>
<div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb">11402</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1                     FLASH_WRP1_WRP1_Msk                </span></div>
<div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1_Pos                (24U)                              </span></div>
<div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0309fc356e1fe51f5248c135ff210616">11404</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1_Msk                (0xFFUL &lt;&lt; FLASH_WRP1_nWRP1_Pos)    </span></div>
<div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810">11405</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1                    FLASH_WRP1_nWRP1_Msk               </span></div>
<div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span></div>
<div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2_Pos                 (0U)                               </span></div>
<div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a7d4b7848ac97481f69e4a858deccb1">11409</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2_Msk                 (0xFFUL &lt;&lt; FLASH_WRP2_WRP2_Pos)     </span></div>
<div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6">11410</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2                     FLASH_WRP2_WRP2_Msk                </span></div>
<div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2_Pos                (8U)                               </span></div>
<div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb79ff11fc9b683416c6e22e9113de6">11412</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2_Msk                (0xFFUL &lt;&lt; FLASH_WRP2_nWRP2_Pos)    </span></div>
<div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f">11413</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2                    FLASH_WRP2_nWRP2_Msk               </span></div>
<div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span></div>
<div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3_Pos                 (16U)                              </span></div>
<div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd271fa8d3ab0764af8d9627533dcd78">11417</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3_Msk                 (0xFFUL &lt;&lt; FLASH_WRP3_WRP3_Pos)     </span></div>
<div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">11418</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3                     FLASH_WRP3_WRP3_Msk                </span></div>
<div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3_Pos                (24U)                              </span></div>
<div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be17257a1adddb9adf4975e75425170">11420</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3_Msk                (0xFFUL &lt;&lt; FLASH_WRP3_nWRP3_Pos)    </span></div>
<div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb">11421</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3                    FLASH_WRP3_nWRP3_Msk               </span></div>
<div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="comment">/****************************** ADC Instances *********************************/</span></div>
<div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div>
<div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2) || \</span></div>
<div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC3))</span></div>
<div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;                                       </div>
<div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160; </div>
<div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)</span></div>
<div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160; </div>
<div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div>
<div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == ADC3))</span></div>
<div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160; </div>
<div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="comment">/****************************** CAN Instances *********************************/</span>    </div>
<div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)</span></div>
<div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160; </div>
<div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div>
<div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160; </div>
<div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div>
<div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div>
<div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160; </div>
<div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div>
<div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div>
<div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div>
<div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div>
<div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div>
<div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div>
<div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5))</span></div>
<div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;  </div>
<div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div>
<div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG))</span></div>
<div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160; </div>
<div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div>
<div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160; </div>
<div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160; </div>
<div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div>
<div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160; </div>
<div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div>
<div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160; </div>
<div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160; </div>
<div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160; </div>
<div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="comment">/****************************** SDIO Instances *********************************/</span></div>
<div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div>
<div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160; </div>
<div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160; </div>
<div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="comment">/****************************** START TIM Instances ***************************/</span></div>
<div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div>
<div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div>
<div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM10)   || \</span></div>
<div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM11)   || \</span></div>
<div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12)   || \</span></div>
<div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM13)   || \</span></div>
<div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14))</span></div>
<div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160; </div>
<div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160; </div>
<div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM10)   || \</span></div>
<div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM11)   || \</span></div>
<div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12)   || \</span></div>
<div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM13)   || \</span></div>
<div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14))</span></div>
<div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160; </div>
<div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12))</span></div>
<div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160; </div>
<div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160; </div>
<div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160; </div>
<div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160; </div>
<div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160; </div>
<div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12))</span></div>
<div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160; </div>
<div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12))</span></div>
<div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160; </div>
<div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160; </div>
<div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160; </div>
<div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160; </div>
<div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div>
<div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12))</span></div>
<div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160; </div>
<div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12))</span></div>
<div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160; </div>
<div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160; </div>
<div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160; </div>
<div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div>
<div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM12) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM13) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM14) &amp;&amp;                  \</span></div>
<div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160; </div>
<div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div>
<div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                    \</span></div>
<div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div>
<div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160; </div>
<div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160; </div>
<div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160; </div>
<div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM9)    || \</span></div>
<div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM10)   || \</span></div>
<div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM11)   || \</span></div>
<div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM12)   || \</span></div>
<div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM13)   || \</span></div>
<div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14))</span></div>
<div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160; </div>
<div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div>
<div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;    </div>
<div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;    </div>
<div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160; </div>
<div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160; </div>
<div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM8))</span></div>
<div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160; </div>
<div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)           0U</span></div>
<div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160; </div>
<div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="comment">/****************************** END TIM Instances *****************************/</span></div>
<div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160; </div>
<div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160; </div>
<div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span>                                           </div>
<div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160; </div>
<div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160; </div>
<div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160; </div>
<div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160; </div>
<div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span>                                    </div>
<div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160; </div>
<div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160; </div>
<div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160; </div>
<div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="comment">/***************** UART Instances : Multi-Processor mode **********************/</span></div>
<div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160; </div>
<div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="comment">/***************** UART Instances : DMA mode available **********************/</span></div>
<div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4))</span></div>
<div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160; </div>
<div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160; </div>
<div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="comment">/**************************** WWDG Instances *****************************/</span></div>
<div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160; </div>
<div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="comment">/****************************** USB Instances ********************************/</span></div>
<div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE)   ((INSTANCE) == USB)</span></div>
<div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160; </div>
<div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160; </div>
<div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160; </div>
<div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="preprocessor">#define RCC_HSE_MIN         4000000U</span></div>
<div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="preprocessor">#define RCC_HSE_MAX        16000000U</span></div>
<div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160; </div>
<div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY  72000000U</span></div>
<div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160; </div>
<div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F1xx device product       */</span></div>
<div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div>
<div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;<span class="comment">/*  product lines within the same STM32F1 Family                              */</span></div>
<div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160; </div>
<div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">#define ADC1_IRQn               ADC1_2_IRQn</span></div>
<div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQn      DMA2_Channel4_5_IRQn</span></div>
<div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">#define TIM9_IRQn               TIM1_BRK_TIM9_IRQn</span></div>
<div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define TIM1_BRK_IRQn           TIM1_BRK_TIM9_IRQn</span></div>
<div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM15_IRQn     TIM1_BRK_TIM9_IRQn</span></div>
<div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQn TIM1_TRG_COM_TIM11_IRQn</span></div>
<div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_IRQn       TIM1_TRG_COM_TIM11_IRQn</span></div>
<div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">#define TIM11_IRQn              TIM1_TRG_COM_TIM11_IRQn</span></div>
<div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define TIM10_IRQn              TIM1_UP_TIM10_IRQn</span></div>
<div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">#define TIM1_UP_IRQn            TIM1_UP_TIM10_IRQn</span></div>
<div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="preprocessor">#define TIM1_UP_TIM16_IRQn      TIM1_UP_TIM10_IRQn</span></div>
<div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQn           TIM6_IRQn</span></div>
<div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="preprocessor">#define TIM12_IRQn              TIM8_BRK_TIM12_IRQn</span></div>
<div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="preprocessor">#define TIM8_BRK_IRQn           TIM8_BRK_TIM12_IRQn</span></div>
<div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="preprocessor">#define TIM14_IRQn              TIM8_TRG_COM_TIM14_IRQn</span></div>
<div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="preprocessor">#define TIM8_TRG_COM_IRQn       TIM8_TRG_COM_TIM14_IRQn</span></div>
<div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="preprocessor">#define TIM13_IRQn              TIM8_UP_TIM13_IRQn</span></div>
<div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;<span class="preprocessor">#define TIM8_UP_IRQn            TIM8_UP_TIM13_IRQn</span></div>
<div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;<span class="preprocessor">#define CEC_IRQn                USBWakeUp_IRQn</span></div>
<div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define OTG_FS_WKUP_IRQn        USBWakeUp_IRQn</span></div>
<div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;<span class="preprocessor">#define CAN1_TX_IRQn            USB_HP_CAN1_TX_IRQn</span></div>
<div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;<span class="preprocessor">#define USB_HP_IRQn             USB_HP_CAN1_TX_IRQn</span></div>
<div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="preprocessor">#define CAN1_RX0_IRQn           USB_LP_CAN1_RX0_IRQn</span></div>
<div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="preprocessor">#define USB_LP_IRQn             USB_LP_CAN1_RX0_IRQn</span></div>
<div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160; </div>
<div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160; </div>
<div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;<span class="preprocessor">#define ADC1_IRQHandler               ADC1_2_IRQHandler</span></div>
<div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQHandler      DMA2_Channel4_5_IRQHandler</span></div>
<div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="preprocessor">#define TIM9_IRQHandler               TIM1_BRK_TIM9_IRQHandler</span></div>
<div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;<span class="preprocessor">#define TIM1_BRK_IRQHandler           TIM1_BRK_TIM9_IRQHandler</span></div>
<div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="preprocessor">#define TIM1_BRK_TIM15_IRQHandler     TIM1_BRK_TIM9_IRQHandler</span></div>
<div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler</span></div>
<div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define TIM1_TRG_COM_IRQHandler       TIM1_TRG_COM_TIM11_IRQHandler</span></div>
<div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="preprocessor">#define TIM11_IRQHandler              TIM1_TRG_COM_TIM11_IRQHandler</span></div>
<div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define TIM10_IRQHandler              TIM1_UP_TIM10_IRQHandler</span></div>
<div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define TIM1_UP_IRQHandler            TIM1_UP_TIM10_IRQHandler</span></div>
<div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define TIM1_UP_TIM16_IRQHandler      TIM1_UP_TIM10_IRQHandler</span></div>
<div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQHandler           TIM6_IRQHandler</span></div>
<div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define TIM12_IRQHandler              TIM8_BRK_TIM12_IRQHandler</span></div>
<div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;<span class="preprocessor">#define TIM8_BRK_IRQHandler           TIM8_BRK_TIM12_IRQHandler</span></div>
<div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;<span class="preprocessor">#define TIM14_IRQHandler              TIM8_TRG_COM_TIM14_IRQHandler</span></div>
<div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;<span class="preprocessor">#define TIM8_TRG_COM_IRQHandler       TIM8_TRG_COM_TIM14_IRQHandler</span></div>
<div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor">#define TIM13_IRQHandler              TIM8_UP_TIM13_IRQHandler</span></div>
<div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;<span class="preprocessor">#define TIM8_UP_IRQHandler            TIM8_UP_TIM13_IRQHandler</span></div>
<div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define CEC_IRQHandler                USBWakeUp_IRQHandler</span></div>
<div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define OTG_FS_WKUP_IRQHandler        USBWakeUp_IRQHandler</span></div>
<div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;<span class="preprocessor">#define CAN1_TX_IRQHandler            USB_HP_CAN1_TX_IRQHandler</span></div>
<div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define USB_HP_IRQHandler             USB_HP_CAN1_TX_IRQHandler</span></div>
<div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define CAN1_RX0_IRQHandler           USB_LP_CAN1_RX0_IRQHandler</span></div>
<div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define USB_LP_IRQHandler             USB_LP_CAN1_RX0_IRQHandler</span></div>
<div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160; </div>
<div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160; </div>
<div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;  }</div>
<div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;  </div>
<div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F103xG_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;  </div>
<div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;  </div>
<div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;  </div>
<div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="comment">  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="a_core_2_include_2core__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="a_core_2_include_2core__armv8mbl_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="_core_2_include_2core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:193</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdeci">@ CAN1_SCE_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdeci">@ SDIO_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:132</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></div><div class="ttdeci">@ ADC1_2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a></div><div class="ttdeci">@ TAMPER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a></div><div class="ttdeci">@ USBWakeUp_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:113</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></div><div class="ttdeci">@ TIM8_BRK_TIM12_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a></div><div class="ttdeci">@ USB_LP_CAN1_RX0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:134</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:138</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a></div><div class="ttdeci">@ ADC3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:130</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdeci">@ TIM8_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:129</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a></div><div class="ttdeci">@ USB_HP_CAN1_TX_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a></div><div class="ttdeci">@ FSMC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:131</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdeci">@ TIM6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:137</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></div><div class="ttdeci">@ TIM8_UP_TIM13_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM11_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM9_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdeci">@ DMA2_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:139</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdeci">@ UART5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:136</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdeci">@ DMA2_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:140</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdeci">@ DMA2_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:141</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a></div><div class="ttdeci">@ DMA2_Channel4_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:142</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdeci">@ UART4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:135</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></div><div class="ttdeci">@ TIM8_TRG_COM_TIM14_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:133</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdeci">@ CAN1_RX1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdeci">@ USART3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f103xg.h:124</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:167</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:143</div></div>
<div class="ttc" id="astruct_a_f_i_o___type_def_html"><div class="ttname"><a href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></div><div class="ttdoc">Alternate Function I/O.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:344</div></div>
<div class="ttc" id="astruct_b_k_p___type_def_html"><div class="ttname"><a href="struct_b_k_p___type_def.html">BKP_TypeDef</a></div><div class="ttdoc">Backup Registers</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:180</div></div>
<div class="ttc" id="astruct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:211</div></div>
<div class="ttc" id="astruct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:223</div></div>
<div class="ttc" id="astruct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:199</div></div>
<div class="ttc" id="astruct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:233</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:217</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:230</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:252</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:262</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:270</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:282</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:296</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xe.h:377</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E.</div><div class="ttdef"><b>Definition:</b> stm32f100xe.h:386</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2.</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:369</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank4___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4.</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:391</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:329</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter Integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:356</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:373</div></div>
<div class="ttc" id="astruct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:313</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:385</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:395</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:417</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition:</b> stm32f103xe.h:586</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:435</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM Timers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:449</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:479</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device.</div><div class="ttdef"><b>Definition:</b> stm32f102x6.h:449</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:496</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
