		# examples of adc GPR , GPR , NUM
		['\xF1\x40\x26\x50','adc r6, r0, #0x50005000'],
		['\xF1\x40\x04\x58','adc r4, r0, #0x58'],
		['\xF1\x40\x10\x30','adc r0, r0, #0x300030'],
		['\xF1\x48\x04\x02','adc r4, r8, #2'],
		# examples of adc.w GPR , GPR , GPR
		['\xEB\x40\x02\x08','adc.w r2, r0, r8'],
		['\xEB\x40\x00\x0C','adc.w r0, r0, ip'],
		['\xEB\x40\x88\x08','adc.w r8, r0, r8'],
		['\xEB\x40\x01\x04','adc.w r1, r0, r4'],
		# examples of adc.w GPR , GPR , GPR , SHIFT
		['\xEB\x44\x08\x34','adc.w r8, r4, r4, rrx'],
		['\xEB\x44\x80\x31','adc.w r0, r4, r1, rrx'],
		['\xEB\x42\x0C\x30','adc.w ip, r2, r0, rrx'],
		['\xEB\x40\x80\x31','adc.w r0, r0, r1, rrx'],
		# examples of adc.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x42\x48\x30','adc.w r8, r2, r0, ror #16'],
		['\xEB\x44\x40\x00','adc.w r0, r4, r0, lsl #16'],
		['\xEB\x42\x04\x52','adc.w r4, r2, r2, lsr #1'],
		['\xEB\x42\x81\x18','adc.w r1, r2, r8, lsr #32'],
		# examples of adcs GPR , GPR
		['\x41\x70\x00\x98','adcs r0, r6'],
		['\x41\x50\x18\x74','adcs r0, r2'],
		['\x41\x55\x08\x00','adcs r5, r2'],
		['\x41\x58\x80\x10','adcs r0, r3'],
		# examples of adcs GPR , GPR , NUM
		['\xF1\x52\x00\x80','adcs r0, r2, #0x80'],
		['\xF1\x50\x10\x08','adcs r0, r0, #0x80008'],
		['\xF1\x50\x2C\x28','adcs ip, r0, #0x28002800'],
		['\xF1\x50\x00\x04','adcs r0, r0, #4'],
		# examples of adcs.w GPR , GPR , GPR
		['\xEB\x50\x82\x08','adcs.w r2, r0, r8'],
		['\xEB\x52\x00\x00','adcs.w r0, r2, r0'],
		['\xEB\x55\x00\x00','adcs.w r0, r5, r0'],
		['\xEB\x54\x06\x00','adcs.w r6, r4, r0'],
		# examples of adcs.w GPR , GPR , GPR , SHIFT
		['\xEB\x52\x80\x32','adcs.w r0, r2, r2, rrx'],
		['\xEB\x50\x04\x30','adcs.w r4, r0, r0, rrx'],
		['\xEB\x51\x08\x30','adcs.w r8, r1, r0, rrx'],
		['\xEB\x52\x08\x30','adcs.w r8, r2, r0, rrx'],
		# examples of adcs.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x50\xD0\x10','adcs.w r0, r0, r0, lsr #20'],
		['\xEB\x58\x20\x21','adcs.w r0, r8, r1, asr #8'],
		['\xEB\x50\x10\x34','adcs.w r0, r0, r4, ror #4'],
		['\xEB\x51\x10\x12','adcs.w r0, r1, r2, lsr #4'],
		# examples of add.w GPR , GPR , GPR
		['\xEB\x00\x8C\x00','add.w ip, r0, r0'],
		['\xEB\x09\x88\x00','add.w r8, sb, r0'],
		['\xEB\x02\x00\x01','add.w r0, r2, r1'],
		['\xEB\x02\x00\x02','add.w r0, r2, r2'],
		# examples of add.w GPR , GPR , GPR , SHIFT
		['\xEB\x04\x08\x30','add.w r8, r4, r0, rrx'],
		['\xEB\x0C\x00\x30','add.w r0, ip, r0, rrx'],
		['\xEB\x0C\x02\x30','add.w r2, ip, r0, rrx'],
		['\xEB\x00\x04\x38','add.w r4, r0, r8, rrx'],
		# examples of add.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x00\x20\x02','add.w r0, r0, r2, lsl #8'],
		['\xEB\x00\x12\x38','add.w r2, r0, r8, ror #4'],
		['\xEB\x02\x44\x00','add.w r4, r2, r0, lsl #16'],
		['\xEB\x00\x90\x0C','add.w r0, r0, ip, lsl #4'],
		# examples of add.w GPR , GPR , NUM
		['\xF1\x00\x08\x8A','add.w r8, r0, #0x8a'],
		['\xF1\x09\x60\x00','add.w r0, sb, #0x8000000'],
		['\xF1\x08\x00\x40','add.w r0, r8, #0x40'],
		['\xF5\x02\x20\x84','add.w r0, r2, #0x42000'],
		# examples of adds.w GPR , GPR , GPR
		['\xEB\x12\x08\x04','adds.w r8, r2, r4'],
		['\xEB\x12\x00\x00','adds.w r0, r2, r0'],
		['\xEB\x14\x00\x09','adds.w r0, r4, sb'],
		['\xEB\x10\x01\x00','adds.w r1, r0, r0'],
		# examples of adds.w GPR , GPR , GPR , SHIFT
		['\xEB\x10\x01\x30','adds.w r1, r0, r0, rrx'],
		['\xEB\x10\x04\x33','adds.w r4, r0, r3, rrx'],
		['\xEB\x10\x80\x30','adds.w r0, r0, r0, rrx'],
		['\xEB\x12\x06\x34','adds.w r6, r2, r4, rrx'],
		# examples of adds.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x10\x38\x19','adds.w r8, r0, sb, lsr #12'],
		['\xEB\x10\x00\x10','adds.w r0, r0, r0, lsr #32'],
		['\xEB\x19\x80\x11','adds.w r0, sb, r1, lsr #32'],
		['\xEB\x10\x18\x12','adds.w r8, r0, r2, lsr #4'],
		# examples of adds.w GPR , GPR , NUM
		['\xF1\x1A\x28\x00','adds.w r8, sl, #0'],
		['\xF1\x10\x00\x0C','adds.w r0, r0, #0xc'],
		['\xF1\x14\x05\x80','adds.w r5, r4, #0x80'],
		['\xF1\x18\x08\xA0','adds.w r8, r8, #0xa0'],
		# examples of addw GPR , GPR , NUM
		['\xF2\x02\x20\x00','addw r0, r2, #0x200'],
		['\xF2\x00\x08\x24','addw r8, r0, #0x24'],
		['\xF2\x08\x00\x88','addw r0, r8, #0x88'],
		['\xF2\x00\x21\x00','addw r1, r0, #0x200'],
		# examples of and GPR , GPR , NUM
		['\xF0\x00\x00\x0A','and r0, r0, #0xa'],
		['\xF0\x00\x12\x62','and r2, r0, #0x620062'],
		['\xF0\x00\x00\xC0','and r0, r0, #0xc0'],
		['\xF0\x03\x04\x40','and r4, r3, #0x40'],
		# examples of and.w GPR , GPR , GPR
		['\xEA\x00\x00\x0A','and.w r0, r0, sl'],
		['\xEA\x04\x04\x04','and.w r4, r4, r4'],
		['\xEA\x02\x85\x08','and.w r5, r2, r8'],
		['\xEA\x01\x80\x01','and.w r0, r1, r1'],
		# examples of and.w GPR , GPR , GPR , SHIFT
		['\xEA\x00\x05\x38','and.w r5, r0, r8, rrx'],
		['\xEA\x00\x00\x34','and.w r0, r0, r4, rrx'],
		['\xEA\x02\x0C\x31','and.w ip, r2, r1, rrx'],
		['\xEA\x0C\x04\x30','and.w r4, ip, r0, rrx'],
		# examples of and.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x01\x84\x10','and.w r4, r1, r0, lsr #32'],
		['\xEA\x01\x00\x18','and.w r0, r1, r8, lsr #32'],
		['\xEA\x00\x00\x12','and.w r0, r0, r2, lsr #32'],
		['\xEA\x00\x00\x1A','and.w r0, r0, sl, lsr #32'],
		# examples of ands GPR , GPR
		['\x40\x18\x42\x50','ands r0, r3'],
		['\x40\x32\x81\x00','ands r2, r6'],
		['\x40\x08\x08\x80','ands r0, r1'],
		['\x40\x13\x00\x14','ands r3, r2'],
		# examples of ands GPR , GPR , NUM
		['\xF0\x18\x02\x01','ands r2, r8, #1'],
		['\xF0\x10\x02\x08','ands r2, r0, #8'],
		['\xF4\x10\x40\x01','ands r0, r0, #0x8100'],
		['\xF4\x13\x00\x04','ands r0, r3, #0x840000'],
		# examples of ands.w GPR , GPR , GPR
		['\xEA\x18\x08\x08','ands.w r8, r8, r8'],
		['\xEA\x11\x07\x08','ands.w r7, r1, r8'],
		['\xEA\x14\x04\x00','ands.w r4, r4, r0'],
		['\xEA\x19\x80\x00','ands.w r0, sb, r0'],
		# examples of ands.w GPR , GPR , GPR , SHIFT
		['\xEA\x10\x80\x38','ands.w r0, r0, r8, rrx'],
		['\xEA\x11\x03\x30','ands.w r3, r1, r0, rrx'],
		['\xEA\x10\x00\x32','ands.w r0, r0, r2, rrx'],
		['\xEA\x11\x0C\x30','ands.w ip, r1, r0, rrx'],
		# examples of ands.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x12\x80\x85','ands.w r0, r2, r5, lsl #2'],
		['\xEA\x10\x8C\x10','ands.w ip, r0, r0, lsr #32'],
		['\xEA\x10\x31\x10','ands.w r1, r0, r0, lsr #12'],
		['\xEA\x10\x90\x12','ands.w r0, r0, r2, lsr #4'],
		# examples of asr.w GPR , GPR , GPR
		['\xFA\x48\xF8\x04','asr.w r8, r8, r4'],
		['\xFA\x4A\xF0\x04','asr.w r0, sl, r4'],
		['\xFA\x40\xFC\x02','asr.w ip, r0, r2'],
		['\xFA\x40\xF4\x08','asr.w r4, r0, r8'],
		# examples of asrs.w GPR , GPR , GPR
		['\xFA\x51\xF1\x08','asrs.w r1, r1, r8'],
		['\xFA\x50\xF0\x03','asrs.w r0, r0, r3'],
		['\xFA\x58\xF3\x00','asrs.w r3, r8, r0'],
		['\xFA\x50\xF0\x00','asrs.w r0, r0, r0'],
		# examples of b.w NUM
		['\xF0\x02\x94\x02','b.w #0xc02808'],
		['\xF0\x60\x9A\x00','b.w #0x860404'],
		['\xF0\x04\xB4\x48','b.w #0x404894'],
		['\xF1\x01\x90\x2C','b.w #0xd0105c'],
		# examples of beq.w NUM
		['\xF0\x10\x82\x00','beq.w #0x10404'],
		['\xF0\x00\x80\x01','beq.w #6'],
		['\xF4\x09\x80\x21','beq.w #4293955654'],
		['\xF0\x10\xA6\x00','beq.w #0x50c04'],
		# examples of bfc GPR , NUM , NUM
		['\xF3\x6F\x02\x04','bfc r2, #0, #5'],
		['\xF3\x6F\x40\x06','bfc r0, #6, #1'],
		['\xF3\x6F\x20\x00','bfc r0, #0, #1'],
		['\xF3\x6F\x00\x8A','bfc r0, #2, #9'],
		# examples of bfi GPR , GPR , NUM , NUM
		['\xF3\x61\x09\x00','bfi sb, r1, #0, #1'],
		['\xF3\x60\x20\x44','bfi r0, r0, #4, #1'],
		['\xF3\x60\x00\xCA','bfi r0, r0, #3, #8'],
		['\xF3\x68\x10\x03','bfi r0, r8, #3, #1'],
		# examples of bge.w NUM
		['\xF2\x80\x87\x20','bge.w #0xe44'],
		['\xF6\x86\x80\x32','bge.w #4293943400'],
		['\xF2\x81\x84\x00','bge.w #0x1804'],
		['\xF6\x80\x86\x00','bge.w #4293921796'],
		# examples of bgt.w NUM
		['\xF3\x29\x81\x02','bgt.w #0x29208'],
		['\xF3\x08\x82\x80','bgt.w #0x8504'],
		['\xF3\x02\x82\x22','bgt.w #0x2448'],
		['\xF7\x00\x88\x06','bgt.w #4294443024'],
		# examples of bhi.w NUM
		['\xF2\x10\x80\x04','bhi.w #0x1000c'],
		['\xF6\x04\x81\x40','bhi.w #4293935748'],
		['\xF6\x02\x80\x00','bhi.w #4293926916'],
		['\xF2\x0C\x82\x08','bhi.w #0xc414'],
		# examples of bhs.w NUM
		['\xF0\x90\xA0\xC1','bhs.w #0x50186'],
		['\xF0\x80\xA8\x80','bhs.w #0xc0104'],
		['\xF4\x80\x80\x00','bhs.w #4293918724'],
		['\xF0\x80\x82\x42','bhs.w #0x488'],
		# examples of bic GPR , GPR , NUM
		['\xF0\x28\x02\x80','bic r2, r8, #0x80'],
		['\xF4\x2A\x04\x00','bic r4, sl, #0x800000'],
		['\xF4\x20\x0E\x40','bic lr, r0, #0xc00000'],
		['\xF0\x21\x00\x06','bic r0, r1, #6'],
		# examples of bic.w GPR , GPR , GPR
		['\xEA\x28\x0C\x08','bic.w ip, r8, r8'],
		['\xEA\x21\x04\x02','bic.w r4, r1, r2'],
		['\xEA\x20\x04\x04','bic.w r4, r0, r4'],
		['\xEA\x20\x00\x08','bic.w r0, r0, r8'],
		# examples of bic.w GPR , GPR , GPR , SHIFT
		['\xEA\x2B\x01\x30','bic.w r1, fp, r0, rrx'],
		['\xEA\x20\x00\x30','bic.w r0, r0, r0, rrx'],
		['\xEA\x20\x08\x32','bic.w r8, r0, r2, rrx'],
		['\xEA\x28\x01\x39','bic.w r1, r8, sb, rrx'],
		# examples of bic.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x24\x60\x11','bic.w r0, r4, r1, lsr #24'],
		['\xEA\x20\x04\x16','bic.w r4, r0, r6, lsr #32'],
		['\xEA\x29\x09\x12','bic.w sb, sb, r2, lsr #32'],
		['\xEA\x24\x14\x32','bic.w r4, r4, r2, ror #4'],
		# examples of bics GPR , GPR , NUM
		['\xF0\x30\x00\x22','bics r0, r0, #0x22'],
		['\xF4\x31\x40\x00','bics r0, r1, #0x8000'],
		['\xF0\x30\x08\xA0','bics r8, r0, #0xa0'],
		['\xF0\x32\x08\x00','bics r8, r2, #0'],
		# examples of bics.w GPR , GPR , GPR
		['\xEA\x34\x02\x05','bics.w r2, r4, r5'],
		['\xEA\x37\x00\x0C','bics.w r0, r7, ip'],
		['\xEA\x30\x01\x02','bics.w r1, r0, r2'],
		['\xEA\x38\x08\x00','bics.w r8, r8, r0'],
		# examples of bics.w GPR , GPR , GPR , SHIFT
		['\xEA\x39\x03\x30','bics.w r3, sb, r0, rrx'],
		['\xEA\x30\x02\x34','bics.w r2, r0, r4, rrx'],
		['\xEA\x30\x0C\x30','bics.w ip, r0, r0, rrx'],
		['\xEA\x31\x82\x30','bics.w r2, r1, r0, rrx'],
		# examples of bics.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x30\x02\x90','bics.w r2, r0, r0, lsr #2'],
		['\xEA\x30\x10\xD8','bics.w r0, r0, r8, lsr #7'],
		['\xEA\x30\x20\x12','bics.w r0, r0, r2, lsr #8'],
		['\xEA\x36\x06\x10','bics.w r6, r6, r0, lsr #32'],
		# examples of bl NUM
		['\xF0\x04\xD4\x04','bl #0xc0480c'],
		['\xF0\x88\xD0\x14','bl #0xc8802c'],
		['\xF4\x6C\xD2\x00','bl #4278633476'],
		['\xF0\x10\xD4\x02','bl #0xc10808'],
		# examples of ble.w NUM
		['\xF3\x50\x80\x00','ble.w #0x10004'],
		['\xF3\x66\x80\x00','ble.w #0x26004'],
		['\xF3\x60\x80\x01','ble.w #0x20006'],
		['\xF7\x48\x80\x42','ble.w #4293951624'],
		# examples of blo.w NUM
		['\xF0\xE0\x81\x00','blo.w #0x20204'],
		['\xF0\xE0\x86\x48','blo.w #0x20c94'],
		['\xF0\xD4\xA0\x00','blo.w #0x54004'],
		['\xF0\xC0\x84\x70','blo.w #0x8e4'],
		# examples of bls.w NUM
		['\xF6\x5A\x80\x80','bls.w #4294025476'],
		['\xF2\x60\x88\x03','bls.w #0xa000a'],
		['\xF2\x58\x88\x04','bls.w #0x9800c'],
		['\xF2\x40\x82\x00','bls.w #0x404'],
		# examples of blt.w NUM
		['\xF2\xC0\x80\x3D','blt.w #0x7e'],
		['\xF2\xC6\x80\x84','blt.w #0x610c'],
		['\xF6\xE4\x84\x0A','blt.w #4294068248'],
		['\xF6\xE0\xA0\x45','blt.w #4294312078'],
		# examples of blx NUM
		['\xF0\x90\xE8\x20','blx #0x90044'],
		['\xF0\x02\xC0\x00','blx #0xc02004'],
		['\xF4\x40\xC0\x08','blx #4278452244'],
		['\xF0\x20\xC2\x10','blx #0xc20424'],
		# examples of bmi.w NUM
		['\xF1\x06\x80\x00','bmi.w #0x6004'],
		['\xF1\x22\x81\x20','bmi.w #0x22244'],
		['\xF1\x20\x88\x10','bmi.w #0xa0024'],
		['\xF1\x20\x80\x10','bmi.w #0x20024'],
		# examples of bne.w NUM
		['\xF4\x50\x80\x20','bne.w #4293984324'],
		['\xF0\x44\x80\x65','bne.w #0x40ce'],
		['\xF0\x50\x81\x03','bne.w #0x1020a'],
		['\xF0\x44\x82\x00','bne.w #0x4404'],
		# examples of bpl.w NUM
		['\xF1\x44\x84\x22','bpl.w #0x4848'],
		['\xF5\x40\x83\x00','bpl.w #4293920260'],
		['\xF1\x40\x81\x0A','bpl.w #0x218'],
		['\xF1\x41\x84\x00','bpl.w #0x1804'],
		# examples of bvc.w NUM
		['\xF1\xCA\x81\x10','bvc.w #0xa224'],
		['\xF1\xC1\xA2\x09','bvc.w #0x41416'],
		['\xF1\xC0\x80\x56','bvc.w #0xb0'],
		['\xF5\xE0\x80\x2C','bvc.w #4294049884'],
		# examples of bvs.w NUM
		['\xF1\x98\x80\x20','bvs.w #0x18044'],
		['\xF1\xB0\x88\x81','bvs.w #0xb0106'],
		['\xF1\x81\x80\x70','bvs.w #0x10e4'],
		['\xF1\x88\x8E\x00','bvs.w #0x88c04'],
		# examples of bxj GPR
		['\xF3\xC0\x8F\x00','bxj r0'],
		['\xF3\xC8\x8F\x00','bxj r8'],
		['\xF3\xC6\x8F\x00','bxj r6'],
		['\xF3\xC2\x8F\x00','bxj r2'],
		# examples of cdp PREG , NUM , CREG , CREG , CREG , NUM
		['\xEE\x00\x20\x40','cdp p0, #0, c2, c0, c0, #2'],
		['\xEE\x08\x02\x08','cdp p2, #0, c0, c8, c8, #0'],
		['\xEE\x01\x00\x20','cdp p0, #0, c0, c1, c0, #1'],
		['\xEE\x24\x00\x00','cdp p0, #2, c0, c4, c0, #0'],
		# examples of cdp2 PREG , NUM , CREG , CREG , CREG , NUM
		['\xFE\x10\x42\x00','cdp2 p2, #1, c4, c0, c0, #0'],
		['\xFE\x4A\x40\x04','cdp2 p0, #4, c4, c10, c4, #0'],
		['\xFE\x80\x00\x41','cdp2 p0, #8, c0, c0, c1, #2'],
		['\xFE\x40\x03\x04','cdp2 p3, #4, c0, c0, c4, #0'],
		# examples of clrex
		['\xF3\xBF\x8F\x2F','clrex'],
		# examples of clz GPR , GPR
		['\xFA\xB0\xF0\x80','clz r0, r0'],
		['\xFA\xB8\xF2\x80','clz r2, r8'],
		['\xFA\xB8\xF4\x80','clz r4, r8'],
		['\xFA\xB0\xF2\x80','clz r2, r0'],
		# examples of cmn.w GPR , GPR
		['\xEB\x14\x0F\x05','cmn.w r4, r5'],
		['\xEB\x10\x8F\x00','cmn.w r0, r0'],
		['\xEB\x1A\x0F\x01','cmn.w sl, r1'],
		['\xEB\x1A\x0F\x00','cmn.w sl, r0'],
		# examples of cmn.w GPR , GPR , SHIFT
		['\xEB\x10\x0F\x38','cmn.w r0, r8, rrx'],
		['\xEB\x10\x0F\x34','cmn.w r0, r4, rrx'],
		['\xEB\x10\x0F\x30','cmn.w r0, r0, rrx'],
		['\xEB\x10\x0F\x31','cmn.w r0, r1, rrx'],
		# examples of cmn.w GPR , GPR , SHIFT NUM
		['\xEB\x12\x0F\x11','cmn.w r2, r1, lsr #32'],
		['\xEB\x11\x8F\x12','cmn.w r1, r2, lsr #32'],
		['\xEB\x12\xAF\x12','cmn.w r2, r2, lsr #8'],
		['\xEB\x10\x1F\x54','cmn.w r0, r4, lsr #5'],
		# examples of cmn.w GPR , NUM
		['\xF1\x11\x0F\x44','cmn.w r1, #0x44'],
		['\xF1\x10\x0F\x00','cmn.w r0, #0'],
		['\xF1\x12\x2F\x90','cmn.w r2, #-0x6fff7000'],
		['\xF1\x13\x0F\x40','cmn.w r3, #0x40'],
		# examples of cmp.w GPR , GPR
		['\xEB\xB0\x8F\x00','cmp.w r0, r0'],
		['\xEB\xB1\x0F\x00','cmp.w r1, r0'],
		['\xEB\xB0\x8F\x04','cmp.w r0, r4'],
		['\xEB\xB2\x0F\x02','cmp.w r2, r2'],
		# examples of cmp.w GPR , GPR , SHIFT
		['\xEB\xB4\x8F\x38','cmp.w r4, r8, rrx'],
		['\xEB\xB8\x0F\x30','cmp.w r8, r0, rrx'],
		['\xEB\xB0\x8F\x30','cmp.w r0, r0, rrx'],
		['\xEB\xB4\x0F\x34','cmp.w r4, r4, rrx'],
		# examples of cmp.w GPR , GPR , SHIFT NUM
		['\xEB\xBC\x0F\x10','cmp.w ip, r0, lsr #32'],
		['\xEB\xB0\x0F\xD4','cmp.w r0, r4, lsr #3'],
		['\xEB\xB0\x0F\x17','cmp.w r0, r7, lsr #32'],
		['\xEB\xB0\x8F\x41','cmp.w r0, r1, lsl #1'],
		# examples of cmp.w GPR , NUM
		['\xF1\xB1\x0F\x10','cmp.w r1, #0x10'],
		['\xF1\xB4\x4F\x01','cmp.w r4, #-0x7f000000'],
		['\xF1\xB0\x0F\x20','cmp.w r0, #0x20'],
		['\xF5\xB0\x4F\x02','cmp.w r0, #0x8200'],
		# examples of cps NUM
		['\xF3\xAF\x81\x80','cps #0'],
		['\xF3\xAF\x81\x22','cps #2'],
		['\xF3\xAF\x81\x90','cps #0x10'],
		['\xF3\xAF\x81\x2E','cps #0xe'],
		# examples of cpsid IRQ , NUM
		['\xF3\xAF\x87\x90','cpsid a, #0x10'],
		['\xF3\xAF\x87\x0A','cpsid none, #0xa'],
		['\xF3\xAF\x87\x11','cpsid none, #0x11'],
		['\xF3\xAF\x87\x08','cpsid none, #8'],
		# examples of cpsid.w IRQ
		['\xF3\xAF\x86\x80','cpsid.w a'],
		['\xF3\xAF\x86\x00','cpsid.w none'],
		['\xF3\xAF\x86\x20','cpsid.w f'],
		['\xF3\xAF\x86\xC0','cpsid.w ai'],
		# examples of cpsie IRQ , NUM
		['\xF3\xAF\x85\x1A','cpsie none, #0x1a'],
		['\xF3\xAF\x85\x00','cpsie none, #0'],
		['\xF3\xAF\x85\x02','cpsie none, #2'],
		['\xF3\xAF\x85\x80','cpsie a, #0'],
		# examples of cpsie.w IRQ
		['\xF3\xAF\x84\x40','cpsie.w i'],
		['\xF3\xAF\x84\x00','cpsie.w none'],
		['\xF3\xAF\x84\x80','cpsie.w a'],
		['\xF3\xAF\x84\x20','cpsie.w f'],
		# examples of dbg NUM
		['\xF3\xAF\x80\xF4','dbg #4'],
		['\xF3\xAF\x80\xF0','dbg #0'],
		['\xF3\xAF\x80\xF8','dbg #8'],
		['\xF3\xAF\x80\xFC','dbg #0xc'],
		# examples of dmb NUM
		['\xF3\xBF\x8F\x58','dmb #0x8'],
		['\xF3\xBF\x8F\x50','dmb #0x0'],
		['\xF3\xBF\x8F\x5C','dmb #0xc'],
		['\xF3\xBF\x8F\x51','dmb #0x1'],
		# examples of dmb OPT
		['\xF3\xBF\x8F\x52','dmb oshst'],
		['\xF3\xBF\x8F\x56','dmb nshst'],
		['\xF3\xBF\x8F\x5A','dmb ishst'],
		['\xF3\xBF\x8F\x53','dmb osh'],
		# examples of dsb NUM
		['\xF3\xBF\x8F\x40','dsb #0x0'],
		['\xF3\xBF\x8F\x41','dsb #0x1'],
		['\xF3\xBF\x8F\x44','dsb #0x4'],
		['\xF3\xBF\x8F\x48','dsb #0x8'],
		# examples of dsb OPT
		['\xF3\xBF\x8F\x42','dsb oshst'],
		['\xF3\xBF\x8F\x46','dsb nshst'],
		['\xF3\xBF\x8F\x4B','dsb ish'],
		['\xF3\xBF\x8F\x4A','dsb ishst'],
		# examples of eor GPR , GPR , NUM
		['\xF0\x88\x00\x20','eor r0, r8, #0x20'],
		['\xF0\x82\x01\x4A','eor r1, r2, #0x4a'],
		['\xF0\x80\x0A\x04','eor sl, r0, #4'],
		['\xF0\x80\x31\x54','eor r1, r0, #0x54545454'],
		# examples of eor.w GPR , GPR , GPR
		['\xEA\x85\x80\x00','eor.w r0, r5, r0'],
		['\xEA\x8C\x00\x02','eor.w r0, ip, r2'],
		['\xEA\x80\x00\x00','eor.w r0, r0, r0'],
		['\xEA\x89\x00\x00','eor.w r0, sb, r0'],
		# examples of eor.w GPR , GPR , GPR , SHIFT
		['\xEA\x80\x81\x35','eor.w r1, r0, r5, rrx'],
		['\xEA\x80\x00\x30','eor.w r0, r0, r0, rrx'],
		['\xEA\x80\x02\x30','eor.w r2, r0, r0, rrx'],
		['\xEA\x81\x04\x38','eor.w r4, r1, r8, rrx'],
		# examples of eor.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x82\x00\x23','eor.w r0, r2, r3, asr #32'],
		['\xEA\x84\x00\xD2','eor.w r0, r4, r2, lsr #3'],
		['\xEA\x81\x02\x12','eor.w r2, r1, r2, lsr #32'],
		['\xEA\x80\x84\x20','eor.w r4, r0, r0, asr #32'],
		# examples of eors GPR , GPR
		['\x40\x54\x14\x00','eors r4, r2'],
		['\x40\x58\x08\x10','eors r0, r3'],
		['\x40\x55\x00\x28','eors r5, r2'],
		['\x40\x51\x10\x82','eors r1, r2'],
		# examples of eors GPR , GPR , NUM
		['\xF0\x90\x04\x44','eors r4, r0, #0x44'],
		['\xF0\x9C\x10\x28','eors r0, ip, #0x280028'],
		['\xF4\x98\x04\x00','eors r4, r8, #0x800000'],
		['\xF0\x91\x42\x80','eors r2, r1, #0x40000000'],
		# examples of eors.w GPR , GPR , GPR
		['\xEA\x90\x02\x00','eors.w r2, r0, r0'],
		['\xEA\x90\x08\x08','eors.w r8, r0, r8'],
		['\xEA\x90\x04\x00','eors.w r4, r0, r0'],
		['\xEA\x98\x00\x01','eors.w r0, r8, r1'],
		# examples of eors.w GPR , GPR , GPR , SHIFT
		['\xEA\x9F\x00\x34','eors.w r0, pc, r4, rrx'],
		['\xEA\x92\x89\x30','eors.w sb, r2, r0, rrx'],
		['\xEA\x90\x82\x30','eors.w r2, r0, r0, rrx'],
		['\xEA\x9A\x00\x34','eors.w r0, sl, r4, rrx'],
		# examples of eors.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x90\x60\x10','eors.w r0, r0, r0, lsr #24'],
		['\xEA\x94\x00\x14','eors.w r0, r4, r4, lsr #32'],
		['\xEA\x92\x15\x90','eors.w r5, r2, r0, lsr #6'],
		['\xEA\x90\x00\x82','eors.w r0, r0, r2, lsl #2'],
		# examples of fldmdbx GPR ! , RLIST
		['\xED\x31\x0B\x09','fldmdbx r1!, {d0, d1, d2, d3}'],
		['\xED\x31\x0B\x29','fldmdbx r1!, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}'],
		['\xED\x30\x0B\x05','fldmdbx r0!, {d0, d1}'],
		['\xED\x30\x2B\x01','fldmdbx r0!, {d2}'],
		# examples of fldmiax GPR ! , RLIST
		['\xEC\xB0\xCB\x01','fldmiax r0!, {d12}'],
		['\xEC\xB0\x0B\x13','fldmiax r0!, {d0, d1, d2, d3, d4, d5, d6, d7, d8}'],
		['\xEC\xB2\x8B\x83','fldmiax r2!, {d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23}'],
		['\xEC\xB1\x2B\x01','fldmiax r1!, {d2}'],
		# examples of fldmiax GPR , RLIST
		['\xEC\x98\x5B\x01','fldmiax r8, {d5}'],
		['\xEC\x90\x4B\x29','fldmiax r0, {d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19}'],
		['\xEC\x98\x4B\x4D','fldmiax r8, {d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19}'],
		['\xEC\x94\x2B\x83','fldmiax r4, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}'],
		# examples of fstmdbx GPR ! , RLIST
		['\xED\x22\xAB\x01','fstmdbx r2!, {d10}'],
		['\xED\x20\x2B\x41','fstmdbx r0!, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}'],
		['\xED\x24\x4B\x01','fstmdbx r4!, {d4}'],
		['\xED\x20\xCB\x55','fstmdbx r0!, {d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23, d24, d25, d26, d27}'],
		# examples of fstmiax GPR ! , RLIST
		['\xEC\xA0\x1B\x01','fstmiax r0!, {d1}'],
		['\xEC\xA4\x1B\x45','fstmiax r4!, {d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16}'],
		['\xEC\xA1\x2B\x01','fstmiax r1!, {d2}'],
		['\xEC\xA0\x8B\x31','fstmiax r0!, {d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23}'],
		# examples of fstmiax GPR , RLIST
		['\xEC\x8A\x3B\x01','fstmiax sl, {d3}'],
		['\xEC\x81\x2B\x21','fstmiax r1, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}'],
		['\xEC\x80\x0B\x11','fstmiax r0, {d0, d1, d2, d3, d4, d5, d6, d7}'],
		['\xEC\x88\x0B\x85','fstmiax r8, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}'],
		# examples of hint.w NUM
		['\xF3\xAF\x80\x05','hint.w #5'],
		['\xF3\xAF\x80\x84','hint.w #0x84'],
		['\xF3\xAF\x80\x81','hint.w #0x81'],
		['\xF3\xAF\x80\x06','hint.w #6'],
		# examples of isb NUM
		['\xF3\xBF\x8F\x60','isb #0x0'],
		['\xF3\xBF\x8F\x64','isb #0x4'],
		['\xF3\xBF\x8F\x62','isb #0x2'],
		['\xF3\xBF\x8F\x68','isb #0x8'],
		# examples of isb OPT
		['\xF3\xBF\x8F\x6F','isb sy'],
		# examples of ldc PREG , CREG , [ GPR , NUM ]
		['\xED\x18\x40\x09','ldc p0, c4, [r8, #-0x24]'],
		['\xED\x11\x08\x05','ldc p8, c0, [r1, #-0x14]'],
		['\xED\x91\x00\x70','ldc p0, c0, [r1, #0x1c0]'],
		['\xED\x11\x0D\x00','ldc p13, c0, [r1, #-0]'],
		# examples of ldc PREG , CREG , [ GPR , NUM ] !
		['\xED\xB0\x40\x41','ldc p0, c4, [r0, #0x104]!'],
		['\xED\x39\x40\x00','ldc p0, c4, [sb, #-0]!'],
		['\xED\x32\x01\x10','ldc p1, c0, [r2, #-0x40]!'],
		['\xED\x30\x0C\x40','ldc p12, c0, [r0, #-0x100]!'],
		# examples of ldc PREG , CREG , [ GPR ]
		['\xED\x94\x00\x00','ldc p0, c0, [r4]'],
		['\xED\x90\x50\x00','ldc p0, c5, [r0]'],
		['\xED\x94\xC0\x00','ldc p0, c12, [r4]'],
		['\xED\x99\x10\x00','ldc p0, c1, [sb]'],
		# examples of ldc PREG , CREG , [ GPR ] , NUM
		['\xEC\x34\x80\x04','ldc p0, c8, [r4], #-0x10'],
		['\xEC\x36\x60\x00','ldc p0, c6, [r6], #-0'],
		['\xEC\x32\x16\x24','ldc p6, c1, [r2], #-0x90'],
		['\xEC\x36\xA0\x40','ldc p0, c10, [r6], #-0x100'],
		# examples of ldc PREG , CREG , [ GPR ] , RLIST
		['\xEC\x90\x02\x00','ldc p2, c0, [r0], {0}'],
		['\xEC\x98\x80\x65','ldc p0, c8, [r8], {0x65}'],
		['\xEC\x90\x00\x49','ldc p0, c0, [r0], {0x49}'],
		['\xEC\x92\x18\x08','ldc p8, c1, [r2], {8}'],
		# examples of ldc2 PREG , CREG , [ GPR , NUM ]
		['\xFD\x14\x04\x08','ldc2 p4, c0, [r4, #-0x20]'],
		['\xFD\x19\x04\x40','ldc2 p4, c0, [sb, #-0x100]'],
		['\xFD\x18\x03\x26','ldc2 p3, c0, [r8, #-0x98]'],
		['\xFD\x10\x11\x20','ldc2 p1, c1, [r0, #-0x80]'],
		# examples of ldc2 PREG , CREG , [ GPR , NUM ] !
		['\xFD\x31\x00\x62','ldc2 p0, c0, [r1, #-0x188]!'],
		['\xFD\xB0\x24\x40','ldc2 p4, c2, [r0, #0x100]!'],
		['\xFD\x30\x04\x00','ldc2 p4, c0, [r0, #-0]!'],
		['\xFD\x30\x09\x62','ldc2 p9, c0, [r0, #-0x188]!'],
		# examples of ldc2 PREG , CREG , [ GPR ]
		['\xFD\x9C\x12\x00','ldc2 p2, c1, [ip]'],
		['\xFD\x90\x04\x00','ldc2 p4, c0, [r0]'],
		['\xFD\x90\x0C\x00','ldc2 p12, c0, [r0]'],
		['\xFD\x92\x04\x00','ldc2 p4, c0, [r2]'],
		# examples of ldc2 PREG , CREG , [ GPR ] , NUM
		['\xFC\x34\x0A\x20','ldc2 p10, c0, [r4], #-0x80'],
		['\xFC\x38\x30\x08','ldc2 p0, c3, [r8], #-0x20'],
		['\xFC\x32\x50\x12','ldc2 p0, c5, [r2], #-0x48'],
		['\xFC\x31\x01\x00','ldc2 p1, c0, [r1], #-0'],
		# examples of ldc2 PREG , CREG , [ GPR ] , RLIST
		['\xFC\x93\x00\x10','ldc2 p0, c0, [r3], {0x10}'],
		['\xFC\x98\x00\x20','ldc2 p0, c0, [r8], {0x20}'],
		['\xFC\x98\x00\x08','ldc2 p0, c0, [r8], {8}'],
		['\xFC\x95\x01\x00','ldc2 p1, c0, [r5], {0}'],
		# examples of ldc2l PREG , CREG , [ GPR , NUM ]
		['\xFD\x50\x0C\x0C','ldc2l p12, c0, [r0, #-0x30]'],
		['\xFD\x50\x22\x04','ldc2l p2, c2, [r0, #-0x10]'],
		['\xFD\x51\x46\x00','ldc2l p6, c4, [r1, #-0]'],
		['\xFD\x50\x08\xC0','ldc2l p8, c0, [r0, #-0x300]'],
		# examples of ldc2l PREG , CREG , [ GPR , NUM ] !
		['\xFD\x70\x04\x91','ldc2l p4, c0, [r0, #-0x244]!'],
		['\xFD\x78\x01\x02','ldc2l p1, c0, [r8, #-8]!'],
		['\xFD\x70\x0A\x00','ldc2l p10, c0, [r0, #-0]!'],
		['\xFD\x71\x00\x38','ldc2l p0, c0, [r1, #-0xe0]!'],
		# examples of ldc2l PREG , CREG , [ GPR ]
		['\xFD\xD4\x00\x00','ldc2l p0, c0, [r4]'],
		['\xFD\xD6\x04\x00','ldc2l p4, c0, [r6]'],
		['\xFD\xD0\x09\x00','ldc2l p9, c0, [r0]'],
		['\xFD\xD0\x0E\x00','ldc2l p14, c0, [r0]'],
		# examples of ldc2l PREG , CREG , [ GPR ] , NUM
		['\xFC\x70\x40\xA0','ldc2l p0, c4, [r0], #-0x280'],
		['\xFC\x70\x03\x12','ldc2l p3, c0, [r0], #-0x48'],
		['\xFC\x70\x01\x01','ldc2l p1, c0, [r0], #-4'],
		['\xFC\x72\x04\x01','ldc2l p4, c0, [r2], #-4'],
		# examples of ldc2l PREG , CREG , [ GPR ] , RLIST
		['\xFC\xD4\xC2\x10','ldc2l p2, c12, [r4], {0x10}'],
		['\xFC\xD8\x40\x50','ldc2l p0, c4, [r8], {0x50}'],
		['\xFC\xD2\x00\x84','ldc2l p0, c0, [r2], {0x84}'],
		['\xFC\xD4\x04\x28','ldc2l p4, c0, [r4], {0x28}'],
		# examples of ldcl PREG , CREG , [ GPR , NUM ]
		['\xED\xD4\x10\x48','ldcl p0, c1, [r4, #0x120]'],
		['\xED\x51\x39\x00','ldcl p9, c3, [r1, #-0]'],
		['\xED\x58\x1C\x02','ldcl p12, c1, [r8, #-8]'],
		['\xED\x50\x40\x80','ldcl p0, c4, [r0, #-0x200]'],
		# examples of ldcl PREG , CREG , [ GPR , NUM ] !
		['\xED\x73\x40\x30','ldcl p0, c4, [r3, #-0xc0]!'],
		['\xED\x70\x20\x16','ldcl p0, c2, [r0, #-0x58]!'],
		['\xED\x78\x11\x00','ldcl p1, c1, [r8, #-0]!'],
		['\xED\x70\x88\x00','ldcl p8, c8, [r0, #-0]!'],
		# examples of ldcl PREG , CREG , [ GPR ]
		['\xED\xD2\x20\x00','ldcl p0, c2, [r2]'],
		['\xED\xD8\x08\x00','ldcl p8, c0, [r8]'],
		['\xED\xD6\x02\x00','ldcl p2, c0, [r6]'],
		['\xED\xD0\x88\x00','ldcl p8, c8, [r0]'],
		# examples of ldcl PREG , CREG , [ GPR ] , NUM
		['\xEC\x78\x04\xA0','ldcl p4, c0, [r8], #-0x280'],
		['\xEC\x74\x40\x04','ldcl p0, c4, [r4], #-0x10'],
		['\xEC\x71\x10\x08','ldcl p0, c1, [r1], #-0x20'],
		['\xEC\x7B\x10\xA0','ldcl p0, c1, [fp], #-0x280'],
		# examples of ldcl PREG , CREG , [ GPR ] , RLIST
		['\xEC\xD2\x45\x01','ldcl p5, c4, [r2], {1}'],
		['\xEC\xD0\x22\x52','ldcl p2, c2, [r0], {0x52}'],
		['\xEC\xD2\x80\x08','ldcl p0, c8, [r2], {8}'],
		['\xEC\xD0\x40\x10','ldcl p0, c4, [r0], {0x10}'],
		# examples of ldm.w GPR ! , RLIST
		['\xE8\xB0\x81\x10','ldm.w r0!, {r4, r8, pc}'],
		['\xE8\xB0\x05\x24','ldm.w r0!, {r2, r5, r8, sl}'],
		['\xE8\xB0\xD1\x02','ldm.w r0!, {r1, r8, ip, lr, pc}'],
		['\xE8\xB0\x31\x41','ldm.w r0!, {r0, r6, r8, ip, sp}'],
		# examples of ldm.w GPR , RLIST
		['\xE8\x96\x00\xA0','ldm.w r6, {r5, r7}'],
		['\xE8\x90\x83\x11','ldm.w r0, {r0, r4, r8, sb, pc}'],
		['\xE8\x90\x09\x90','ldm.w r0, {r4, r7, r8, fp}'],
		['\xE8\x91\x25\x40','ldm.w r1, {r6, r8, sl, sp}'],
		# examples of ldmdb GPR ! , RLIST
		['\xE9\x32\x21\x24','ldmdb r2!, {r2, r5, r8, sp}'],
		['\xE9\x30\x05\x18','ldmdb r0!, {r3, r4, r8, sl}'],
		['\xE9\x30\x81\x08','ldmdb r0!, {r3, r8, pc}'],
		['\xE9\x3A\x01\x04','ldmdb sl!, {r2, r8}'],
		# examples of ldmdb GPR , RLIST
		['\xE9\x10\x69\x00','ldmdb r0, {r8, fp, sp, lr}'],
		['\xE9\x10\x09\x15','ldmdb r0, {r0, r2, r4, r8, fp}'],
		['\xE9\x10\x97\x00','ldmdb r0, {r8, sb, sl, ip, pc}'],
		['\xE9\x14\x93\x04','ldmdb r4, {r2, r8, sb, ip, pc}'],
		# examples of ldr GPR , [ GPR , GPR ]
		['\x58\x60\x01\x18','ldr r0, [r4, r1]'],
		['\x58\x51\x0B\x32','ldr r1, [r2, r1]'],
		['\x58\x72\x2F\x40','ldr r2, [r6, r1]'],
		['\x59\x11\x29\x04','ldr r1, [r2, r4]'],
		# examples of ldr GPR , [ GPR , NUM ]
		['\x98\x18\x0C\x10','ldr r0, [sp, #0x60]'],
		['\x68\x70\x0D\x02','ldr r0, [r6, #4]'],
		['\x68\x92\x0C\x40','ldr r2, [r2, #8]'],
		['\x98\x40\xDC\x00','ldr r0, [sp, #0x100]'],
		# examples of ldr GPR , [ GPR , NUM ] !
		['\xF8\x52\x0F\x50','ldr r0, [r2, #0x50]!'],
		['\xF8\x50\x3D\x80','ldr r3, [r0, #-0x80]!'],
		['\xF8\x58\x5D\x10','ldr r5, [r8, #-0x10]!'],
		['\xF8\x50\x0D\x04','ldr r0, [r0, #-0x4]!'],
		# examples of ldr GPR , [ GPR ]
		['\x68\x12\x09\x30','ldr r2, [r2]'],
		['\x68\x10\x49\x90','ldr r0, [r2]'],
		['\x68\x30\x09\x07','ldr r0, [r6]'],
		['\x68\x00\x6B\x50','ldr r0, [r0]'],
		# examples of ldr GPR , [ GPR ] , NUM
		['\xF8\x51\x49\x10','ldr r4, [r1], #-0x10'],
		['\xF8\x50\x09\x24','ldr r0, [r0], #-0x24'],
		['\xF8\x54\x09\x14','ldr r0, [r4], #-0x14'],
		['\xF8\x5A\x09\x06','ldr r0, [sl], #-6'],
		# examples of ldr.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x50\x00\x31','ldr.w r0, [r0, r1, lsl #3]'],
		['\xF8\x50\x00\x18','ldr.w r0, [r0, r8, lsl #1]'],
		['\xF8\x51\xC0\x1A','ldr.w ip, [r1, sl, lsl #1]'],
		['\xF8\x50\xA0\x10','ldr.w sl, [r0, r0, lsl #1]'],
		# examples of ldr.w GPR , [ GPR , GPR ]
		['\xF8\x56\x00\x00','ldr.w r0, [r6, r0]'],
		['\xF8\x52\x80\x01','ldr.w r8, [r2, r1]'],
		['\xF8\x50\x00\x04','ldr.w r0, [r0, r4]'],
		['\xF8\x50\x40\x00','ldr.w r4, [r0, r0]'],
		# examples of ldr.w GPR , [ GPR , NUM ]
		['\xF8\xD0\x64\x41','ldr.w r6, [r0, #0x441]'],
		['\xF8\xD0\x01\x89','ldr.w r0, [r0, #0x189]'],
		['\xF8\xD0\x12\xC1','ldr.w r1, [r0, #0x2c1]'],
		['\xF8\xD2\x90\x23','ldr.w sb, [r2, #0x23]'],
		# examples of ldr.w GPR , [ GPR ]
		['\xF8\xD4\x00\x00','ldr.w r0, [r4]'],
		['\xF8\xD2\x00\x00','ldr.w r0, [r2]'],
		['\xF8\xD0\x00\x00','ldr.w r0, [r0]'],
		['\xF8\xD4\x80\x00','ldr.w r8, [r4]'],
		# examples of ldrb GPR , [ GPR , GPR ]
		['\x5C\x00\x3B\x40','ldrb r0, [r0, r0]'],
		['\x5D\x20\x21\x20','ldrb r0, [r4, r4]'],
		['\x5C\x90\x81\x82','ldrb r0, [r2, r2]'],
		['\x5C\x10\xB9\x28','ldrb r0, [r2, r0]'],
		# examples of ldrb GPR , [ GPR , NUM ]
		['\x7E\x90\x0E\x00','ldrb r0, [r2, #0x1a]'],
		['\x78\x40\x4C\x20','ldrb r0, [r0, #1]'],
		['\x7A\x00\x04\x08','ldrb r0, [r0, #8]'],
		['\x79\x18\x8C\x03','ldrb r0, [r3, #4]'],
		# examples of ldrb GPR , [ GPR , NUM ] !
		['\xF8\x10\x4D\xC0','ldrb r4, [r0, #-0xc0]!'],
		['\xF8\x12\x8D\x10','ldrb r8, [r2, #-0x10]!'],
		['\xF8\x12\x0D\x42','ldrb r0, [r2, #-0x42]!'],
		['\xF8\x10\x0D\x38','ldrb r0, [r0, #-0x38]!'],
		# examples of ldrb GPR , [ GPR ]
		['\x78\x30\x89\x04','ldrb r0, [r6]'],
		['\x78\x02\x08\x00','ldrb r2, [r0]'],
		['\x78\x10\x39\x40','ldrb r0, [r2]'],
		['\x78\x1C\x28\x80','ldrb r4, [r3]'],
		# examples of ldrb GPR , [ GPR ] , NUM
		['\xF8\x10\x59\x05','ldrb r5, [r0], #-5'],
		['\xF8\x11\x0B\x00','ldrb r0, [r1], #0'],
		['\xF8\x10\xA9\x40','ldrb sl, [r0], #-0x40'],
		['\xF8\x10\x09\x80','ldrb r0, [r0], #-0x80'],
		# examples of ldrb.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x10\x00\x10','ldrb.w r0, [r0, r0, lsl #1]'],
		['\xF8\x16\x80\x30','ldrb.w r8, [r6, r0, lsl #3]'],
		['\xF8\x12\x00\x14','ldrb.w r0, [r2, r4, lsl #1]'],
		['\xF8\x10\x20\x30','ldrb.w r2, [r0, r0, lsl #3]'],
		# examples of ldrb.w GPR , [ GPR , GPR ]
		['\xF8\x10\x00\x05','ldrb.w r0, [r0, r5]'],
		['\xF8\x14\x00\x02','ldrb.w r0, [r4, r2]'],
		['\xF8\x10\x10\x00','ldrb.w r1, [r0, r0]'],
		['\xF8\x1B\x20\x00','ldrb.w r2, [fp, r0]'],
		# examples of ldrb.w GPR , [ GPR , NUM ]
		['\xF8\x94\x00\x45','ldrb.w r0, [r4, #0x45]'],
		['\xF8\x98\x08\x41','ldrb.w r0, [r8, #0x841]'],
		['\xF8\x95\x00\x21','ldrb.w r0, [r5, #0x21]'],
		['\xF8\x9A\x01\x01','ldrb.w r0, [sl, #0x101]'],
		# examples of ldrb.w GPR , [ GPR ]
		['\xF8\x94\x40\x00','ldrb.w r4, [r4]'],
		['\xF8\x94\xC0\x00','ldrb.w ip, [r4]'],
		['\xF8\x90\x30\x00','ldrb.w r3, [r0]'],
		['\xF8\x91\x00\x00','ldrb.w r0, [r1]'],
		# examples of ldrbt GPR , [ GPR , NUM ]
		['\xF8\x13\x6E\x10','ldrbt r6, [r3, #0x10]'],
		['\xF8\x11\xCE\x02','ldrbt ip, [r1, #2]'],
		['\xF8\x10\x4E\x01','ldrbt r4, [r0, #1]'],
		['\xF8\x10\x5E\x82','ldrbt r5, [r0, #0x82]'],
		# examples of ldrbt GPR , [ GPR ]
		['\xF8\x10\x6E\x00','ldrbt r6, [r0]'],
		['\xF8\x10\x0E\x00','ldrbt r0, [r0]'],
		['\xF8\x14\x1E\x00','ldrbt r1, [r4]'],
		['\xF8\x10\x2E\x00','ldrbt r2, [r0]'],
		# examples of ldrd GPR , GPR , [ GPR , NUM ]
		['\xE9\xD0\x08\x01','ldrd r0, r8, [r0, #4]'],
		['\xE9\x50\x60\x82','ldrd r6, r0, [r0, #-0x208]'],
		['\xE9\xD2\x42\x04','ldrd r4, r2, [r2, #0x10]'],
		['\xE9\x50\x58\x02','ldrd r5, r8, [r0, #-0x8]'],
		# examples of ldrd GPR , GPR , [ GPR , NUM ] !
		['\xE9\x78\x04\x21','ldrd r0, r4, [r8, #-0x84]!'],
		['\xE9\x78\x04\x88','ldrd r0, r4, [r8, #-0x220]!'],
		['\xE9\x70\x00\x44','ldrd r0, r0, [r0, #-0x110]!'],
		['\xE9\x79\x18\x20','ldrd r1, r8, [sb, #-0x80]!'],
		# examples of ldrd GPR , GPR , [ GPR ]
		['\xE9\xD9\x00\x00','ldrd r0, r0, [sb]'],
		['\xE9\xD8\x20\x00','ldrd r2, r0, [r8]'],
		['\xE9\xD1\x12\x00','ldrd r1, r2, [r1]'],
		['\xE9\xD0\x00\x00','ldrd r0, r0, [r0]'],
		# examples of ldrd GPR , GPR , [ GPR ] , NUM
		['\xE8\x70\x24\x80','ldrd r2, r4, [r0], #-0x200'],
		['\xE8\x70\x20\x02','ldrd r2, r0, [r0], #-8'],
		['\xE8\xF2\x15\x02','ldrd r1, r5, [r2], #8'],
		['\xE8\x71\x03\x01','ldrd r0, r3, [r1], #-4'],
		# examples of ldrex GPR , [ GPR , NUM ]
		['\xE8\x52\x0F\x33','ldrex r0, [r2, #0xcc]'],
		['\xE8\x51\x2F\x09','ldrex r2, [r1, #0x24]'],
		['\xE8\x55\x4F\x05','ldrex r4, [r5, #0x14]'],
		['\xE8\x50\x0F\x07','ldrex r0, [r0, #0x1c]'],
		# examples of ldrex GPR , [ GPR ]
		['\xE8\x51\x4F\x00','ldrex r4, [r1]'],
		['\xE8\x58\x0F\x00','ldrex r0, [r8]'],
		['\xE8\x51\x0F\x00','ldrex r0, [r1]'],
		['\xE8\x50\x1F\x00','ldrex r1, [r0]'],
		# examples of ldrexb GPR , [ GPR ]
		['\xE8\xD0\x2F\x4F','ldrexb r2, [r0]'],
		['\xE8\xD8\x4F\x4F','ldrexb r4, [r8]'],
		['\xE8\xD0\x0F\x4F','ldrexb r0, [r0]'],
		['\xE8\xD3\x4F\x4F','ldrexb r4, [r3]'],
		# examples of ldrexd GPR , GPR , [ GPR ]
		['\xE8\xD0\x84\x7F','ldrexd r8, r4, [r0]'],
		['\xE8\xD0\x04\x7F','ldrexd r0, r4, [r0]'],
		['\xE8\xD6\x18\x7F','ldrexd r1, r8, [r6]'],
		['\xE8\xD4\x01\x7F','ldrexd r0, r1, [r4]'],
		# examples of ldrexh GPR , [ GPR ]
		['\xE8\xD8\x8F\x5F','ldrexh r8, [r8]'],
		['\xE8\xD5\x0F\x5F','ldrexh r0, [r5]'],
		['\xE8\xD0\xCF\x5F','ldrexh ip, [r0]'],
		['\xE8\xD4\x0F\x5F','ldrexh r0, [r4]'],
		# examples of ldrh GPR , [ GPR , GPR ]
		['\x5A\x32\x0B\x16','ldrh r2, [r6, r0]'],
		['\x5A\x18\x19\xA4','ldrh r0, [r3, r0]'],
		['\x5A\x76\x09\x20','ldrh r6, [r6, r1]'],
		['\x5B\x30\xA9\x00','ldrh r0, [r6, r4]'],
		# examples of ldrh GPR , [ GPR , NUM ]
		['\xF8\x3C\x2C\x50','ldrh r2, [ip, #-0x50]'],
		['\xF8\x30\x0C\x43','ldrh r0, [r0, #-0x43]'],
		['\xF8\x3A\x1C\x05','ldrh r1, [sl, #-0x5]'],
		['\xF8\x31\x6C\x06','ldrh r6, [r1, #-0x6]'],
		# examples of ldrh GPR , [ GPR , NUM ] !
		['\xF8\x33\x0D\x00','ldrh r0, [r3, #-0x0]!'],
		['\xF8\x38\x1F\x41','ldrh r1, [r8, #0x41]!'],
		['\xF8\x34\x0D\x04','ldrh r0, [r4, #-0x4]!'],
		['\xF8\x30\x0D\x79','ldrh r0, [r0, #-0x79]!'],
		# examples of ldrh GPR , [ GPR ]
		['\x88\x30\x39\x01','ldrh r0, [r6]'],
		['\x88\x11\x09\x10','ldrh r1, [r2]'],
		['\x88\x00\x05\x40','ldrh r0, [r0]'],
		['\x88\x39\x4B\x00','ldrh r1, [r7]'],
		# examples of ldrh GPR , [ GPR ] , NUM
		['\xF8\x30\x49\x82','ldrh r4, [r0], #-0x82'],
		['\xF8\x30\x29\x80','ldrh r2, [r0], #-0x80'],
		['\xF8\x30\x09\x80','ldrh r0, [r0], #-0x80'],
		['\xF8\x3C\x49\x20','ldrh r4, [ip], #-0x20'],
		# examples of ldrh.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x34\x00\x1C','ldrh.w r0, [r4, ip, lsl #1]'],
		['\xF8\x30\x10\x1C','ldrh.w r1, [r0, ip, lsl #1]'],
		['\xF8\x30\x80\x10','ldrh.w r8, [r0, r0, lsl #1]'],
		['\xF8\x30\x40\x12','ldrh.w r4, [r0, r2, lsl #1]'],
		# examples of ldrh.w GPR , [ GPR , GPR ]
		['\xF8\x32\x00\x00','ldrh.w r0, [r2, r0]'],
		['\xF8\x32\x00\x05','ldrh.w r0, [r2, r5]'],
		['\xF8\x30\x00\x00','ldrh.w r0, [r0, r0]'],
		['\xF8\x32\x00\x04','ldrh.w r0, [r2, r4]'],
		# examples of ldrh.w GPR , [ GPR , NUM ]
		['\xF8\xB8\x0C\x10','ldrh.w r0, [r8, #0xc10]'],
		['\xF8\xB7\x04\x09','ldrh.w r0, [r7, #0x409]'],
		['\xF8\xB0\x40\x02','ldrh.w r4, [r0, #2]'],
		['\xF8\xB5\x06\x11','ldrh.w r0, [r5, #0x611]'],
		# examples of ldrh.w GPR , [ GPR ]
		['\xF8\xB0\x80\x00','ldrh.w r8, [r0]'],
		['\xF8\xB0\x50\x00','ldrh.w r5, [r0]'],
		['\xF8\xB0\x40\x00','ldrh.w r4, [r0]'],
		['\xF8\xB0\x00\x00','ldrh.w r0, [r0]'],
		# examples of ldrht GPR , [ GPR , NUM ]
		['\xF8\x30\x8E\x42','ldrht r8, [r0, #0x42]'],
		['\xF8\x38\x0E\x01','ldrht r0, [r8, #1]'],
		['\xF8\x38\x0E\x09','ldrht r0, [r8, #9]'],
		['\xF8\x30\x0E\x13','ldrht r0, [r0, #0x13]'],
		# examples of ldrht GPR , [ GPR ]
		['\xF8\x30\x1E\x00','ldrht r1, [r0]'],
		['\xF8\x33\x0E\x00','ldrht r0, [r3]'],
		['\xF8\x3C\x0E\x00','ldrht r0, [ip]'],
		['\xF8\x30\x4E\x00','ldrht r4, [r0]'],
		# examples of ldrsb GPR , [ GPR , GPR ]
		['\x57\x10\x69\x81','ldrsb r0, [r2, r4]'],
		['\x56\x11\x0D\x10','ldrsb r1, [r2, r0]'],
		['\x57\x12\x09\x52','ldrsb r2, [r2, r4]'],
		['\x56\x70\x09\x02','ldrsb r0, [r6, r1]'],
		# examples of ldrsb GPR , [ GPR , NUM ]
		['\xF9\x1E\x0C\x80','ldrsb r0, [lr, #-0x80]'],
		['\xF9\x12\x0C\x0C','ldrsb r0, [r2, #-0xc]'],
		['\xF9\x10\x0C\x98','ldrsb r0, [r0, #-0x98]'],
		['\xF9\x1A\x0C\x00','ldrsb r0, [sl, #-0x0]'],
		# examples of ldrsb GPR , [ GPR , NUM ] !
		['\xF9\x10\x0D\x09','ldrsb r0, [r0, #-0x9]!'],
		['\xF9\x10\x0D\x05','ldrsb r0, [r0, #-0x5]!'],
		['\xF9\x10\x0D\xC1','ldrsb r0, [r0, #-0xc1]!'],
		['\xF9\x12\x8D\x04','ldrsb r8, [r2, #-0x4]!'],
		# examples of ldrsb GPR , [ GPR ] , NUM
		['\xF9\x10\x0B\x81','ldrsb r0, [r0], #0x81'],
		['\xF9\x14\x4B\x11','ldrsb r4, [r4], #0x11'],
		['\xF9\x13\x19\x00','ldrsb r1, [r3], #-0'],
		['\xF9\x11\x09\x01','ldrsb r0, [r1], #-1'],
		# examples of ldrsb.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF9\x10\x40\x1C','ldrsb.w r4, [r0, ip, lsl #1]'],
		['\xF9\x10\x00\x10','ldrsb.w r0, [r0, r0, lsl #1]'],
		['\xF9\x10\x80\x12','ldrsb.w r8, [r0, r2, lsl #1]'],
		['\xF9\x11\x00\x13','ldrsb.w r0, [r1, r3, lsl #1]'],
		# examples of ldrsb.w GPR , [ GPR , GPR ]
		['\xF9\x10\x00\x01','ldrsb.w r0, [r0, r1]'],
		['\xF9\x12\x80\x00','ldrsb.w r8, [r2, r0]'],
		['\xF9\x10\x20\x00','ldrsb.w r2, [r0, r0]'],
		['\xF9\x10\x10\x05','ldrsb.w r1, [r0, r5]'],
		# examples of ldrsb.w GPR , [ GPR , NUM ]
		['\xF9\x90\x48\x02','ldrsb.w r4, [r0, #0x802]'],
		['\xF9\x95\x22\x19','ldrsb.w r2, [r5, #0x219]'],
		['\xF9\x90\x01\xC1','ldrsb.w r0, [r0, #0x1c1]'],
		['\xF9\x90\x44\x61','ldrsb.w r4, [r0, #0x461]'],
		# examples of ldrsb.w GPR , [ GPR ]
		['\xF9\x90\x00\x00','ldrsb.w r0, [r0]'],
		['\xF9\x94\x80\x00','ldrsb.w r8, [r4]'],
		['\xF9\x94\x40\x00','ldrsb.w r4, [r4]'],
		['\xF9\x99\x00\x00','ldrsb.w r0, [sb]'],
		# examples of ldrsbt GPR , [ GPR , NUM ]
		['\xF9\x10\x4E\x81','ldrsbt r4, [r0, #0x81]'],
		['\xF9\x10\x2E\x01','ldrsbt r2, [r0, #1]'],
		['\xF9\x10\x1E\x11','ldrsbt r1, [r0, #0x11]'],
		['\xF9\x11\x0E\x09','ldrsbt r0, [r1, #9]'],
		# examples of ldrsbt GPR , [ GPR ]
		['\xF9\x11\x0E\x00','ldrsbt r0, [r1]'],
		['\xF9\x1A\x2E\x00','ldrsbt r2, [sl]'],
		['\xF9\x10\x8E\x00','ldrsbt r8, [r0]'],
		['\xF9\x10\x0E\x00','ldrsbt r0, [r0]'],
		# examples of ldrsh GPR , [ GPR , GPR ]
		['\x5F\x50\x05\x90','ldrsh r0, [r2, r5]'],
		['\x5E\x30\x89\x32','ldrsh r0, [r6, r0]'],
		['\x5F\x30\x89\x12','ldrsh r0, [r6, r4]'],
		['\x5F\x28\x89\xA8','ldrsh r0, [r5, r4]'],
		# examples of ldrsh GPR , [ GPR , NUM ]
		['\xF9\x30\x0C\x80','ldrsh r0, [r0, #-0x80]'],
		['\xF9\x38\x0C\x00','ldrsh r0, [r8, #-0x0]'],
		['\xF9\x32\x0C\x44','ldrsh r0, [r2, #-0x44]'],
		['\xF9\x3A\x0C\x60','ldrsh r0, [sl, #-0x60]'],
		# examples of ldrsh GPR , [ GPR , NUM ] !
		['\xF9\x30\x0D\x40','ldrsh r0, [r0, #-0x40]!'],
		['\xF9\x30\x0F\x40','ldrsh r0, [r0, #0x40]!'],
		['\xF9\x3E\x0D\x40','ldrsh r0, [lr, #-0x40]!'],
		['\xF9\x33\x9D\x00','ldrsh sb, [r3, #-0x0]!'],
		# examples of ldrsh GPR , [ GPR ] , NUM
		['\xF9\x36\x09\x40','ldrsh r0, [r6], #-0x40'],
		['\xF9\x34\x49\x0C','ldrsh r4, [r4], #-0xc'],
		['\xF9\x30\x09\x90','ldrsh r0, [r0], #-0x90'],
		['\xF9\x30\x09\x20','ldrsh r0, [r0], #-0x20'],
		# examples of ldrsh.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF9\x30\x00\x11','ldrsh.w r0, [r0, r1, lsl #1]'],
		['\xF9\x34\x70\x10','ldrsh.w r7, [r4, r0, lsl #1]'],
		['\xF9\x31\x10\x1C','ldrsh.w r1, [r1, ip, lsl #1]'],
		['\xF9\x30\x00\x18','ldrsh.w r0, [r0, r8, lsl #1]'],
		# examples of ldrsh.w GPR , [ GPR , GPR ]
		['\xF9\x30\x00\x00','ldrsh.w r0, [r0, r0]'],
		['\xF9\x30\x00\x02','ldrsh.w r0, [r0, r2]'],
		['\xF9\x30\x00\x08','ldrsh.w r0, [r0, r8]'],
		['\xF9\x32\x00\x03','ldrsh.w r0, [r2, r3]'],
		# examples of ldrsh.w GPR , [ GPR , NUM ]
		['\xF9\xB8\x00\x11','ldrsh.w r0, [r8, #0x11]'],
		['\xF9\xB0\x09\x25','ldrsh.w r0, [r0, #0x925]'],
		['\xF9\xB1\x28\x25','ldrsh.w r2, [r1, #0x825]'],
		['\xF9\xB6\x05\x01','ldrsh.w r0, [r6, #0x501]'],
		# examples of ldrsh.w GPR , [ GPR ]
		['\xF9\xB0\xA0\x00','ldrsh.w sl, [r0]'],
		['\xF9\xB0\x20\x00','ldrsh.w r2, [r0]'],
		['\xF9\xB0\x00\x00','ldrsh.w r0, [r0]'],
		['\xF9\xB0\x40\x00','ldrsh.w r4, [r0]'],
		# examples of ldrsht GPR , [ GPR , NUM ]
		['\xF9\x32\x1E\x01','ldrsht r1, [r2, #1]'],
		['\xF9\x30\x0E\x13','ldrsht r0, [r0, #0x13]'],
		['\xF9\x3A\x0E\xA1','ldrsht r0, [sl, #0xa1]'],
		['\xF9\x34\x0E\x33','ldrsht r0, [r4, #0x33]'],
		# examples of ldrsht GPR , [ GPR ]
		['\xF9\x30\x8E\x00','ldrsht r8, [r0]'],
		['\xF9\x31\x0E\x00','ldrsht r0, [r1]'],
		['\xF9\x30\x4E\x00','ldrsht r4, [r0]'],
		['\xF9\x34\x0E\x00','ldrsht r0, [r4]'],
		# examples of ldrt GPR , [ GPR , NUM ]
		['\xF8\x50\x1E\x40','ldrt r1, [r0, #0x40]'],
		['\xF8\x52\x2E\x01','ldrt r2, [r2, #1]'],
		['\xF8\x52\x0E\x89','ldrt r0, [r2, #0x89]'],
		['\xF8\x51\x0E\x01','ldrt r0, [r1, #1]'],
		# examples of ldrt GPR , [ GPR ]
		['\xF8\x54\x1E\x00','ldrt r1, [r4]'],
		['\xF8\x5E\x1E\x00','ldrt r1, [lr]'],
		['\xF8\x5A\x3E\x00','ldrt r3, [sl]'],
		['\xF8\x59\x0E\x00','ldrt r0, [sb]'],
		# examples of lsl.w GPR , GPR , GPR
		['\xFA\x0B\xF1\x01','lsl.w r1, fp, r1'],
		['\xFA\x0C\xF0\x00','lsl.w r0, ip, r0'],
		['\xFA\x0F\xF0\x08','lsl.w r0, pc, r8'],
		['\xFA\x0D\xF4\x00','lsl.w r4, sp, r0'],
		# examples of lsl.w GPR , GPR , NUM
		['\xEA\x4F\x14\x41','lsl.w r4, r1, #5'],
		['\xEA\x4F\x54\x05','lsl.w r4, r5, #0x14'],
		['\xEA\x4F\x01\x40','lsl.w r1, r0, #1'],
		['\xEA\x4F\x38\x80','lsl.w r8, r0, #0xe'],
		# examples of lsls.w GPR , GPR , GPR
		['\xFA\x1F\xF0\x00','lsls.w r0, pc, r0'],
		['\xFA\x1D\xF1\x02','lsls.w r1, sp, r2'],
		['\xFA\x1F\xF0\x04','lsls.w r0, pc, r4'],
		['\xFA\x1F\xF9\x00','lsls.w sb, pc, r0'],
		# examples of lsls.w GPR , GPR , NUM
		['\xEA\x5F\xD0\x40','lsls.w r0, r0, #0x15'],
		['\xEA\x5F\x98\x80','lsls.w r8, r0, #6'],
		['\xEA\x5F\x90\x00','lsls.w r0, r0, #4'],
		['\xEA\x5F\x11\x09','lsls.w r1, sb, #4'],
		# examples of lsr.w GPR , GPR , GPR
		['\xFA\x20\xF1\x00','lsr.w r1, r0, r0'],
		['\xFA\x20\xF0\x08','lsr.w r0, r0, r8'],
		['\xFA\x29\xFC\x00','lsr.w ip, sb, r0'],
		['\xFA\x23\xF3\x04','lsr.w r3, r3, r4'],
		# examples of lsrs.w GPR , GPR , GPR
		['\xFA\x3C\xF0\x08','lsrs.w r0, ip, r8'],
		['\xFA\x3C\xF0\x04','lsrs.w r0, ip, r4'],
		['\xFA\x34\xF1\x0A','lsrs.w r1, r4, sl'],
		['\xFA\x31\xF0\x01','lsrs.w r0, r1, r1'],
		# examples of mcr PREG , NUM , GPR , CREG , CREG , NUM
		['\xEE\x00\x42\x14','mcr p2, #0, r4, c0, c4, #0'],
		['\xEE\x02\x09\x90','mcr p9, #0, r0, c2, c0, #4'],
		['\xEE\x2B\x20\x12','mcr p0, #1, r2, c11, c2, #0'],
		['\xEE\x09\x08\x90','mcr p8, #0, r0, c9, c0, #4'],
		# examples of mcr2 PREG , NUM , GPR , CREG , CREG , NUM
		['\xFE\x80\x60\x18','mcr2 p0, #4, r6, c0, c8, #0'],
		['\xFE\x80\x2C\x10','mcr2 p12, #4, r2, c0, c0, #0'],
		['\xFE\x08\x42\x12','mcr2 p2, #0, r4, c8, c2, #0'],
		['\xFE\x43\x40\x10','mcr2 p0, #2, r4, c3, c0, #0'],
		# examples of mcrr PREG , NUM , GPR , GPR , CREG
		['\xEC\x40\xA4\xA8','mcrr p4, #0xa, sl, r0, c8'],
		['\xEC\x45\x00\x30','mcrr p0, #3, r0, r5, c0'],
		['\xEC\x48\x60\x10','mcrr p0, #1, r6, r8, c0'],
		['\xEC\x42\x51\x00','mcrr p1, #0, r5, r2, c0'],
		# examples of mcrr2 PREG , NUM , GPR , GPR , CREG
		['\xFC\x40\x05\x04','mcrr2 p5, #0, r0, r0, c4'],
		['\xFC\x40\x21\x81','mcrr2 p1, #8, r2, r0, c1'],
		['\xFC\x42\x29\x00','mcrr2 p9, #0, r2, r2, c0'],
		['\xFC\x40\x03\x00','mcrr2 p3, #0, r0, r0, c0'],
		# examples of mla GPR , GPR , GPR , GPR
		['\xFB\x01\x04\x02','mla r4, r1, r2, r0'],
		['\xFB\x0A\x18\x00','mla r8, sl, r0, r1'],
		['\xFB\x04\x00\x04','mla r0, r4, r4, r0'],
		['\xFB\x00\x08\x00','mla r8, r0, r0, r0'],
		# examples of mls GPR , GPR , GPR , GPR
		['\xFB\x00\x20\x1A','mls r0, r0, sl, r2'],
		['\xFB\x03\x00\x10','mls r0, r3, r0, r0'],
		['\xFB\x00\x00\x10','mls r0, r0, r0, r0'],
		['\xFB\x02\x00\x18','mls r0, r2, r8, r0'],
		# examples of mov.w GPR , GPR
		['\xEA\x4F\x09\x01','mov.w sb, r1'],
		['\xEA\x4F\x01\x02','mov.w r1, r2'],
		['\xEA\x4F\x82\x00','mov.w r2, r0'],
		['\xEA\x4F\x00\x04','mov.w r0, r4'],
		# examples of mov.w GPR , NUM
		['\xF0\x4F\x00\x14','mov.w r0, #0x14'],
		['\xF0\x4F\x24\x00','mov.w r4, #0'],
		['\xF0\x4F\x01\x00','mov.w r1, #0'],
		['\xF4\x4F\x22\x20','mov.w r2, #0xa0000'],
		# examples of movs.w GPR , GPR
		['\xEA\x5F\x02\x04','movs.w r2, r4'],
		['\xEA\x5F\x01\x00','movs.w r1, r0'],
		['\xEA\x5F\x00\x04','movs.w r0, r4'],
		['\xEA\x5F\x04\x08','movs.w r4, r8'],
		# examples of movs.w GPR , NUM
		['\xF0\x5F\x00\x61','movs.w r0, #0x61'],
		['\xF0\x5F\x00\xA0','movs.w r0, #0xa0'],
		['\xF0\x5F\x12\x28','movs.w r2, #0x280028'],
		['\xF0\x5F\x00\x81','movs.w r0, #0x81'],
		# examples of movt GPR , NUM
		['\xF2\xC4\x02\x00','movt r2, #0x4000'],
		['\xF6\xC4\x00\x03','movt r0, #0x4803'],
		['\xF2\xC0\x02\x12','movt r2, #0x12'],
		['\xF2\xC0\x00\x80','movt r0, #0x80'],
		# examples of movw GPR , NUM
		['\xF2\x40\x05\x02','movw r5, #2'],
		['\xF2\x4C\x00\x34','movw r0, #0xc034'],
		['\xF2\x40\x00\xA0','movw r0, #0xa0'],
		['\xF2\x49\x30\x41','movw r0, #0x9341'],
		# examples of mrc PREG , NUM , GPR , CREG , CREG , NUM
		['\xEE\xF8\x08\x10','mrc p8, #7, r0, c8, c0, #0'],
		['\xEE\x1D\x20\x30','mrc p0, #0, r2, c13, c0, #1'],
		['\xEE\x14\x83\x10','mrc p3, #0, r8, c4, c0, #0'],
		['\xEE\xB1\x01\x34','mrc p1, #5, r0, c1, c4, #1'],
		# examples of mrc PREG , NUM , STATR , CREG , CREG , NUM
		['\xEE\x10\xF0\x52','mrc p0, #0, apsr_nzcv, c0, c2, #2'],
		['\xEE\x16\xF9\x50','mrc p9, #0, apsr_nzcv, c6, c0, #2'],
		['\xEE\x10\xF6\x12','mrc p6, #0, apsr_nzcv, c0, c2, #0'],
		['\xEE\x11\xF0\xB0','mrc p0, #0, apsr_nzcv, c1, c0, #5'],
		# examples of mrc2 PREG , NUM , GPR , CREG , CREG , NUM
		['\xFE\x11\x01\x51','mrc2 p1, #0, r0, c1, c1, #2'],
		['\xFE\x10\x45\x90','mrc2 p5, #0, r4, c0, c0, #4'],
		['\xFE\x51\x82\x10','mrc2 p2, #2, r8, c1, c0, #0'],
		['\xFE\x10\x00\x15','mrc2 p0, #0, r0, c0, c5, #0'],
		# examples of mrc2 PREG , NUM , STATR , CREG , CREG , NUM
		['\xFE\x18\xF8\x10','mrc2 p8, #0, apsr_nzcv, c8, c0, #0'],
		['\xFE\x11\xF2\x30','mrc2 p2, #0, apsr_nzcv, c1, c0, #1'],
		['\xFE\x10\xF4\x90','mrc2 p4, #0, apsr_nzcv, c0, c0, #4'],
		['\xFE\x18\xF0\x17','mrc2 p0, #0, apsr_nzcv, c8, c7, #0'],
		# examples of mrrc PREG , NUM , GPR , GPR , CREG
		['\xEC\x58\x01\x82','mrrc p1, #8, r0, r8, c2'],
		['\xEC\x51\x20\x00','mrrc p0, #0, r2, r1, c0'],
		['\xEC\x50\x20\x61','mrrc p0, #6, r2, r0, c1'],
		['\xEC\x50\x02\x47','mrrc p2, #4, r0, r0, c7'],
		# examples of mrrc2 PREG , NUM , GPR , GPR , CREG
		['\xFC\x54\x01\x00','mrrc2 p1, #0, r0, r4, c0'],
		['\xFC\x51\x00\x70','mrrc2 p0, #7, r0, r1, c0'],
		['\xFC\x52\x42\x00','mrrc2 p2, #0, r4, r2, c0'],
		['\xFC\x50\x48\x18','mrrc2 p8, #1, r4, r0, c8'],
		# examples of mrs GPR , STATR
		['\xF3\xFF\x81\x00','mrs r1, spsr'],
		['\xF3\xEF\x84\x00','mrs r4, apsr'],
		['\xF3\xEF\x80\x00','mrs r0, apsr'],
		['\xF3\xFF\x86\x00','mrs r6, spsr'],
		# examples of msr STATR , GPR
		['\xF3\x91\x85\x00','msr spsr_sc, r1'],
		['\xF3\x90\x80\x00','msr spsr, r0'],
		['\xF3\x80\x82\x00','msr cpsr_x, r0'],
		['\xF3\x96\x80\x00','msr spsr, r6'],
		# examples of mul GPR , GPR , GPR
		['\xFB\x02\xF9\x00','mul sb, r2, r0'],
		['\xFB\x08\xF0\x02','mul r0, r8, r2'],
		['\xFB\x00\xF1\x04','mul r1, r0, r4'],
		['\xFB\x04\xF8\x08','mul r8, r4, r8'],
		# examples of mvn GPR , NUM
		['\xF0\x6F\x40\x80','mvn r0, #0x40000000'],
		['\xF0\x6F\x04\xA0','mvn r4, #0xa0'],
		['\xF0\x6F\x10\x08','mvn r0, #0x80008'],
		['\xF0\x6F\x00\x2E','mvn r0, #0x2e'],
		# examples of mvn.w GPR , GPR
		['\xEA\x6F\x00\x01','mvn.w r0, r1'],
		['\xEA\x6F\x01\x00','mvn.w r1, r0'],
		['\xEA\x6F\x00\x00','mvn.w r0, r0'],
		['\xEA\x6F\x04\x00','mvn.w r4, r0'],
		# examples of mvn.w GPR , GPR , SHIFT
		['\xEA\x6F\x80\x31','mvn.w r0, r1, rrx'],
		['\xEA\x6F\x00\x30','mvn.w r0, r0, rrx'],
		['\xEA\x6F\x00\x33','mvn.w r0, r3, rrx'],
		['\xEA\x6F\x08\x31','mvn.w r8, r1, rrx'],
		# examples of mvn.w GPR , GPR , SHIFT NUM
		['\xEA\x6F\x06\x12','mvn.w r6, r2, lsr #32'],
		['\xEA\x6F\x40\x02','mvn.w r0, r2, lsl #16'],
		['\xEA\x6F\x90\x14','mvn.w r0, r4, lsr #4'],
		['\xEA\x6F\x44\x10','mvn.w r4, r0, lsr #16'],
		# examples of mvns GPR , NUM
		['\xF0\x7F\x10\x30','mvns r0, #0x300030'],
		['\xF0\x7F\x00\xB8','mvns r0, #0xb8'],
		['\xF0\x7F\x04\x04','mvns r4, #4'],
		['\xF0\x7F\x00\x22','mvns r0, #0x22'],
		# examples of mvns.w GPR , GPR
		['\xEA\x7F\x05\x00','mvns.w r5, r0'],
		['\xEA\x7F\x80\x08','mvns.w r0, r8'],
		['\xEA\x7F\x00\x06','mvns.w r0, r6'],
		['\xEA\x7F\x88\x09','mvns.w r8, sb'],
		# examples of mvns.w GPR , GPR , SHIFT
		['\xEA\x7F\x01\x32','mvns.w r1, r2, rrx'],
		['\xEA\x7F\x00\x3A','mvns.w r0, sl, rrx'],
		['\xEA\x7F\x01\x39','mvns.w r1, sb, rrx'],
		['\xEA\x7F\x80\x30','mvns.w r0, r0, rrx'],
		# examples of mvns.w GPR , GPR , SHIFT NUM
		['\xEA\x7F\x08\x50','mvns.w r8, r0, lsr #1'],
		['\xEA\x7F\x61\x50','mvns.w r1, r0, lsr #25'],
		['\xEA\x7F\x40\x01','mvns.w r0, r1, lsl #16'],
		['\xEA\x7F\x02\x52','mvns.w r2, r2, lsr #1'],
		# examples of nop.w
		['\xF3\xAF\x80\x00','nop.w'],
		# examples of orn GPR , GPR , GPR
		['\xEA\x68\x04\x00','orn r4, r8, r0'],
		['\xEA\x60\x80\x00','orn r0, r0, r0'],
		['\xEA\x61\x00\x0C','orn r0, r1, ip'],
		['\xEA\x60\x00\x0C','orn r0, r0, ip'],
		# examples of orn GPR , GPR , GPR , SHIFT
		['\xEA\x60\x80\x38','orn r0, r0, r8, rrx'],
		['\xEA\x60\x02\x30','orn r2, r0, r0, rrx'],
		['\xEA\x68\x00\x32','orn r0, r8, r2, rrx'],
		['\xEA\x64\x08\x34','orn r8, r4, r4, rrx'],
		# examples of orn GPR , GPR , GPR , SHIFT NUM
		['\xEA\x60\x14\x92','orn r4, r0, r2, lsr #6'],
		['\xEA\x61\xD4\x00','orn r4, r1, r0, lsl #20'],
		['\xEA\x61\x40\xB0','orn r0, r1, r0, ror #18'],
		['\xEA\x60\xD0\x20','orn r0, r0, r0, asr #20'],
		# examples of orn GPR , GPR , NUM
		['\xF0\x62\x00\x32','orn r0, r2, #0x32'],
		['\xF0\x62\x02\x00','orn r2, r2, #0'],
		['\xF0\x6B\x01\x08','orn r1, fp, #8'],
		['\xF0\x62\x08\x03','orn r8, r2, #3'],
		# examples of orns GPR , GPR , GPR
		['\xEA\x71\x01\x00','orns r1, r1, r0'],
		['\xEA\x70\x0C\x01','orns ip, r0, r1'],
		['\xEA\x74\x02\x00','orns r2, r4, r0'],
		['\xEA\x70\x0A\x00','orns sl, r0, r0'],
		# examples of orns GPR , GPR , GPR , SHIFT
		['\xEA\x76\x81\x30','orns r1, r6, r0, rrx'],
		['\xEA\x74\x02\x30','orns r2, r4, r0, rrx'],
		['\xEA\x70\x0C\x30','orns ip, r0, r0, rrx'],
		['\xEA\x70\x02\x32','orns r2, r0, r2, rrx'],
		# examples of orns GPR , GPR , GPR , SHIFT NUM
		['\xEA\x70\x01\x51','orns r1, r0, r1, lsr #1'],
		['\xEA\x70\x08\xC0','orns r8, r0, r0, lsl #3'],
		['\xEA\x70\x02\x40','orns r2, r0, r0, lsl #1'],
		['\xEA\x70\x04\x74','orns r4, r0, r4, ror #1'],
		# examples of orns GPR , GPR , NUM
		['\xF0\x74\x48\x80','orns r8, r4, #0x40000000'],
		['\xF0\x70\x10\x0A','orns r0, r0, #0xa000a'],
		['\xF0\x78\x00\x10','orns r0, r8, #0x10'],
		['\xF0\x70\x04\x09','orns r4, r0, #9'],
		# examples of orr GPR , GPR , NUM
		['\xF0\x40\x00\x2B','orr r0, r0, #0x2b'],
		['\xF0\x40\x00\x0A','orr r0, r0, #0xa'],
		['\xF0\x40\x68\x00','orr r8, r0, #0x8000000'],
		['\xF0\x40\x18\x00','orr r8, r0, #0'],
		# examples of orr.w GPR , GPR , GPR
		['\xEA\x48\x81\x00','orr.w r1, r8, r0'],
		['\xEA\x42\x04\x08','orr.w r4, r2, r8'],
		['\xEA\x40\x00\x01','orr.w r0, r0, r1'],
		['\xEA\x44\x08\x04','orr.w r8, r4, r4'],
		# examples of orr.w GPR , GPR , GPR , SHIFT
		['\xEA\x40\x88\x38','orr.w r8, r0, r8, rrx'],
		['\xEA\x46\x01\x30','orr.w r1, r6, r0, rrx'],
		['\xEA\x40\x00\x34','orr.w r0, r0, r4, rrx'],
		['\xEA\x42\x02\x30','orr.w r2, r2, r0, rrx'],
		# examples of orr.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x4A\x24\x10','orr.w r4, sl, r0, lsr #8'],
		['\xEA\x4C\x44\x10','orr.w r4, ip, r0, lsr #16'],
		['\xEA\x40\x80\x1A','orr.w r0, r0, sl, lsr #32'],
		['\xEA\x40\x21\x11','orr.w r1, r0, r1, lsr #8'],
		# examples of orrs GPR , GPR , NUM
		['\xF0\x51\x40\x34','orrs r0, r1, #0xb4000000'],
		['\xF0\x5B\x00\x00','orrs r0, fp, #0'],
		['\xF0\x59\x0C\x48','orrs ip, sb, #0x48'],
		['\xF0\x54\x08\x88','orrs r8, r4, #0x88'],
		# examples of orrs.w GPR , GPR , GPR
		['\xEA\x58\x02\x05','orrs.w r2, r8, r5'],
		['\xEA\x58\x02\x00','orrs.w r2, r8, r0'],
		['\xEA\x50\x00\x00','orrs.w r0, r0, r0'],
		['\xEA\x59\x08\x01','orrs.w r8, sb, r1'],
		# examples of orrs.w GPR , GPR , GPR , SHIFT
		['\xEA\x51\x06\x36','orrs.w r6, r1, r6, rrx'],
		['\xEA\x51\x80\x30','orrs.w r0, r1, r0, rrx'],
		['\xEA\x52\x00\x32','orrs.w r0, r2, r2, rrx'],
		['\xEA\x52\x0A\x30','orrs.w sl, r2, r0, rrx'],
		# examples of orrs.w GPR , GPR , GPR , SHIFT NUM
		['\xEA\x54\x00\x12','orrs.w r0, r4, r2, lsr #32'],
		['\xEA\x50\x29\x90','orrs.w sb, r0, r0, lsr #10'],
		['\xEA\x51\x0A\x90','orrs.w sl, r1, r0, lsr #2'],
		['\xEA\x59\x14\x00','orrs.w r4, sb, r0, lsl #4'],
		# examples of pkhbt GPR , GPR , GPR
		['\xEA\xC8\x00\x00','pkhbt r0, r8, r0'],
		['\xEA\xC3\x00\x0B','pkhbt r0, r3, fp'],
		['\xEA\xC0\x02\x01','pkhbt r2, r0, r1'],
		['\xEA\xC0\x02\x00','pkhbt r2, r0, r0'],
		# examples of pkhbt GPR , GPR , GPR , SHIFT NUM
		['\xEA\xC4\x60\xC0','pkhbt r0, r4, r0, lsl #0x1b'],
		['\xEA\xC2\x04\x40','pkhbt r4, r2, r0, lsl #1'],
		['\xEA\xC4\x00\x45','pkhbt r0, r4, r5, lsl #1'],
		['\xEA\xC5\x10\x40','pkhbt r0, r5, r0, lsl #5'],
		# examples of pkhtb GPR , GPR , GPR , SHIFT NUM
		['\xEA\xC0\x50\x24','pkhtb r0, r0, r4, asr #0x14'],
		['\xEA\xC0\x44\xA0','pkhtb r4, r0, r0, asr #0x12'],
		['\xEA\xC2\x48\x20','pkhtb r8, r2, r0, asr #0x10'],
		['\xEA\xC0\xA1\x21','pkhtb r1, r0, r1, asr #8'],
		# examples of pld [ GPR , GPR , SHIFT NUM ]
		['\xF8\x10\xF0\x2A','pld [r0, sl, lsl #2]'],
		['\xF8\x10\xF0\x36','pld [r0, r6, lsl #3]'],
		['\xF8\x14\xF0\x10','pld [r4, r0, lsl #1]'],
		['\xF8\x10\xF0\x38','pld [r0, r8, lsl #3]'],
		# examples of pld [ GPR , GPR ]
		['\xF8\x12\xF0\x00','pld [r2, r0]'],
		['\xF8\x10\xF0\x00','pld [r0, r0]'],
		['\xF8\x1C\xF0\x00','pld [ip, r0]'],
		['\xF8\x14\xF0\x08','pld [r4, r8]'],
		# examples of pld [ GPR , NUM ]
		['\xF8\x90\xF4\x83','pld [r0, #0x483]'],
		['\xF8\x96\xF0\x01','pld [r6, #1]'],
		['\xF8\x90\xF2\x23','pld [r0, #0x223]'],
		['\xF8\x90\xF1\x11','pld [r0, #0x111]'],
		# examples of pld [ GPR ]
		['\xF8\x98\xF0\x00','pld [r8]'],
		['\xF8\x94\xF0\x00','pld [r4]'],
		['\xF8\x90\xF0\x00','pld [r0]'],
		['\xF8\x92\xF0\x00','pld [r2]'],
		# examples of pldw [ GPR , GPR , SHIFT NUM ]
		['\xF8\x30\xF0\x12','pldw [r0, r2, lsl #1]'],
		['\xF8\x31\xF0\x12','pldw [r1, r2, lsl #1]'],
		['\xF8\x38\xF0\x10','pldw [r8, r0, lsl #1]'],
		['\xF8\x30\xF0\x10','pldw [r0, r0, lsl #1]'],
		# examples of pldw [ GPR , GPR ]
		['\xF8\x30\xF0\x01','pldw [r0, r1]'],
		['\xF8\x30\xF0\x00','pldw [r0, r0]'],
		['\xF8\x30\xF0\x08','pldw [r0, r8]'],
		['\xF8\x38\xF0\x00','pldw [r8, r0]'],
		# examples of pldw [ GPR , NUM ]
		['\xF8\xB4\xF2\x01','pldw [r4, #0x201]'],
		['\xF8\xB8\xF0\x41','pldw [r8, #0x41]'],
		['\xF8\xB0\xF0\x09','pldw [r0, #9]'],
		['\xF8\xB2\xF0\x15','pldw [r2, #0x15]'],
		# examples of pldw [ GPR ]
		['\xF8\xB8\xF0\x00','pldw [r8]'],
		['\xF8\xB0\xF0\x00','pldw [r0]'],
		['\xF8\xB4\xF0\x00','pldw [r4]'],
		['\xF8\xB1\xF0\x00','pldw [r1]'],
		# examples of pli [ GPR , GPR , SHIFT NUM ]
		['\xF9\x10\xF0\x10','pli [r0, r0, lsl #1]'],
		['\xF9\x10\xF0\x32','pli [r0, r2, lsl #3]'],
		['\xF9\x10\xF0\x3C','pli [r0, ip, lsl #3]'],
		['\xF9\x10\xF0\x19','pli [r0, sb, lsl #1]'],
		# examples of pli [ GPR , GPR ]
		['\xF9\x10\xF0\x00','pli [r0, r0]'],
		['\xF9\x14\xF0\x00','pli [r4, r0]'],
		['\xF9\x15\xF0\x00','pli [r5, r0]'],
		['\xF9\x10\xF0\x04','pli [r0, r4]'],
		# examples of pli [ GPR , NUM ]
		['\xF9\x94\xF8\x41','pli [r4, #0x841]'],
		['\xF9\x98\xF4\x29','pli [r8, #0x429]'],
		['\xF9\x91\xF1\x23','pli [r1, #0x123]'],
		['\xF9\x91\xF9\x81','pli [r1, #0x981]'],
		# examples of pli [ GPR ]
		['\xF9\x90\xF0\x00','pli [r0]'],
		['\xF9\x91\xF0\x00','pli [r1]'],
		['\xF9\x96\xF0\x00','pli [r6]'],
		['\xF9\x94\xF0\x00','pli [r4]'],
		# examples of pop.w RLIST
		['\xE8\xBD\x83\x84','pop.w {r2, r7, r8, sb, pc}'],
		['\xE8\xBD\x03\x43','pop.w {r0, r1, r6, r8, sb}'],
		['\xE8\xBD\x13\x08','pop.w {r3, r8, sb, ip}'],
		['\xE8\xBD\x07\x11','pop.w {r0, r4, r8, sb, sl}'],
		# examples of push.w RLIST
		['\xE9\x2D\x03\x24','push.w {r2, r5, r8, sb}'],
		['\xE9\x2D\x07\x41','push.w {r0, r6, r8, sb, sl}'],
		['\xE9\x2D\x02\x80','push.w {r7, sb}'],
		['\xE9\x2D\x02\x07','push.w {r0, r1, r2, sb}'],
		# examples of qadd GPR , GPR , GPR
		['\xFA\x83\xF1\x81','qadd r1, r1, r3'],
		['\xFA\x84\xF1\x88','qadd r1, r8, r4'],
		['\xFA\x80\xF0\x88','qadd r0, r8, r0'],
		['\xFA\x83\xFC\x80','qadd ip, r0, r3'],
		# examples of qadd16 GPR , GPR , GPR
		['\xFA\x94\xF0\x12','qadd16 r0, r4, r2'],
		['\xFA\x91\xF0\x10','qadd16 r0, r1, r0'],
		['\xFA\x98\xF0\x16','qadd16 r0, r8, r6'],
		['\xFA\x90\xF2\x14','qadd16 r2, r0, r4'],
		# examples of qadd8 GPR , GPR , GPR
		['\xFA\x82\xF0\x10','qadd8 r0, r2, r0'],
		['\xFA\x81\xF0\x10','qadd8 r0, r1, r0'],
		['\xFA\x80\xF0\x18','qadd8 r0, r0, r8'],
		['\xFA\x88\xF0\x10','qadd8 r0, r8, r0'],
		# examples of qasx GPR , GPR , GPR
		['\xFA\xA0\xF0\x18','qasx r0, r0, r8'],
		['\xFA\xA2\xFC\x10','qasx ip, r2, r0'],
		['\xFA\xA2\xFA\x10','qasx sl, r2, r0'],
		['\xFA\xA1\xF0\x11','qasx r0, r1, r1'],
		# examples of qdadd GPR , GPR , GPR
		['\xFA\x82\xF8\x94','qdadd r8, r4, r2'],
		['\xFA\x80\xF0\x90','qdadd r0, r0, r0'],
		['\xFA\x83\xF4\x90','qdadd r4, r0, r3'],
		['\xFA\x80\xF5\x98','qdadd r5, r8, r0'],
		# examples of qdsub GPR , GPR , GPR
		['\xFA\x80\xF0\xB0','qdsub r0, r0, r0'],
		['\xFA\x88\xF0\xB0','qdsub r0, r0, r8'],
		['\xFA\x80\xF2\xB4','qdsub r2, r4, r0'],
		['\xFA\x84\xF8\xB0','qdsub r8, r0, r4'],
		# examples of qsax GPR , GPR , GPR
		['\xFA\xE4\xF4\x11','qsax r4, r4, r1'],
		['\xFA\xE8\xF0\x18','qsax r0, r8, r8'],
		['\xFA\xEC\xF0\x10','qsax r0, ip, r0'],
		['\xFA\xE4\xF2\x10','qsax r2, r4, r0'],
		# examples of qsub GPR , GPR , GPR
		['\xFA\x8C\xF9\xA0','qsub sb, r0, ip'],
		['\xFA\x80\xF0\xA1','qsub r0, r1, r0'],
		['\xFA\x84\xF2\xA0','qsub r2, r0, r4'],
		['\xFA\x82\xF0\xA1','qsub r0, r1, r2'],
		# examples of qsub16 GPR , GPR , GPR
		['\xFA\xDC\xF0\x11','qsub16 r0, ip, r1'],
		['\xFA\xD0\xF8\x11','qsub16 r8, r0, r1'],
		['\xFA\xD2\xF0\x10','qsub16 r0, r2, r0'],
		['\xFA\xD0\xF4\x10','qsub16 r4, r0, r0'],
		# examples of qsub8 GPR , GPR , GPR
		['\xFA\xC0\xFC\x12','qsub8 ip, r0, r2'],
		['\xFA\xCC\xF0\x11','qsub8 r0, ip, r1'],
		['\xFA\xC1\xF8\x10','qsub8 r8, r1, r0'],
		['\xFA\xC0\xF4\x10','qsub8 r4, r0, r0'],
		# examples of rbit GPR , GPR
		['\xFA\x90\xF0\xA8','rbit r0, r8'],
		['\xFA\x92\xF4\xA4','rbit r4, r6'],
		['\xFA\x94\xF8\xA4','rbit r8, r4'],
		['\xFA\x90\xF4\xA0','rbit r4, r0'],
		# examples of rev.w GPR , GPR
		['\xFA\x98\xF0\x80','rev.w r0, r8'],
		['\xFA\x90\xF8\x82','rev.w r8, r2'],
		['\xFA\x90\xF8\x88','rev.w r8, r8'],
		['\xFA\x98\xF0\x82','rev.w r0, sl'],
		# examples of rev16.w GPR , GPR
		['\xFA\x90\xF4\x98','rev16.w r4, r8'],
		['\xFA\x90\xF1\x92','rev16.w r1, r2'],
		['\xFA\x98\xF9\x94','rev16.w sb, ip'],
		['\xFA\x91\xFA\x90','rev16.w sl, r1'],
		# examples of revsh.w GPR , GPR
		['\xFA\x90\xF0\xB0','revsh.w r0, r0'],
		['\xFA\x90\xF3\xB0','revsh.w r3, r0'],
		['\xFA\x92\xF0\xB8','revsh.w r0, sl'],
		['\xFA\x98\xFE\xB8','revsh.w lr, r8'],
		# examples of rfedb GPR
		['\xE8\x10\xC0\x00','rfedb r0'],
		['\xE8\x1A\xC0\x00','rfedb sl'],
		['\xE8\x18\xC0\x00','rfedb r8'],
		['\xE8\x11\xC0\x00','rfedb r1'],
		# examples of rfedb GPR !
		['\xE8\x30\xC0\x00','rfedb r0!'],
		['\xE8\x34\xC0\x00','rfedb r4!'],
		['\xE8\x38\xC0\x00','rfedb r8!'],
		['\xE8\x33\xC0\x00','rfedb r3!'],
		# examples of rfeia GPR
		['\xE9\x94\xC0\x00','rfeia r4'],
		['\xE9\x98\xC0\x00','rfeia r8'],
		['\xE9\x90\xC0\x00','rfeia r0'],
		['\xE9\x95\xC0\x00','rfeia r5'],
		# examples of rfeia GPR !
		['\xE9\xB0\xC0\x00','rfeia r0!'],
		['\xE9\xB2\xC0\x00','rfeia r2!'],
		['\xE9\xB1\xC0\x00','rfeia r1!'],
		['\xE9\xB4\xC0\x00','rfeia r4!'],
		# examples of ror.w GPR , GPR , GPR
		['\xFA\x68\xF0\x0B','ror.w r0, r8, fp'],
		['\xFA\x60\xF6\x00','ror.w r6, r0, r0'],
		['\xFA\x61\xF6\x01','ror.w r6, r1, r1'],
		['\xFA\x60\xF1\x04','ror.w r1, r0, r4'],
		# examples of rors.w GPR , GPR , GPR
		['\xFA\x70\xF0\x00','rors.w r0, r0, r0'],
		['\xFA\x70\xF0\x01','rors.w r0, r0, r1'],
		['\xFA\x70\xF2\x01','rors.w r2, r0, r1'],
		['\xFA\x76\xF0\x05','rors.w r0, r6, r5'],
		# examples of rrx GPR , GPR
		['\xEA\x4F\x00\x38','rrx r0, r8'],
		['\xEA\x4F\x02\x3C','rrx r2, ip'],
		['\xEA\x4F\x02\x30','rrx r2, r0'],
		['\xEA\x4F\x01\x34','rrx r1, r4'],
		# examples of rrxs GPR , GPR
		['\xEA\x5F\x00\x36','rrxs r0, r6'],
		['\xEA\x5F\x80\x34','rrxs r0, r4'],
		['\xEA\x5F\x0A\x30','rrxs sl, r0'],
		['\xEA\x5F\x04\x33','rrxs r4, r3'],
		# examples of rsb GPR , GPR , GPR
		['\xEB\xC1\x04\x04','rsb r4, r1, r4'],
		['\xEB\xC0\x82\x00','rsb r2, r0, r0'],
		['\xEB\xC0\x00\x01','rsb r0, r0, r1'],
		['\xEB\xC2\x81\x00','rsb r1, r2, r0'],
		# examples of rsb GPR , GPR , GPR , SHIFT
		['\xEB\xCB\x00\x36','rsb r0, fp, r6, rrx'],
		['\xEB\xC0\x02\x38','rsb r2, r0, r8, rrx'],
		['\xEB\xC4\x0C\x30','rsb ip, r4, r0, rrx'],
		['\xEB\xC0\x88\x38','rsb r8, r0, r8, rrx'],
		# examples of rsb GPR , GPR , GPR , SHIFT NUM
		['\xEB\xC2\x00\x94','rsb r0, r2, r4, lsr #2'],
		['\xEB\xC8\x04\x14','rsb r4, r8, r4, lsr #32'],
		['\xEB\xC8\x0C\x13','rsb ip, r8, r3, lsr #32'],
		['\xEB\xC9\x42\x14','rsb r2, sb, r4, lsr #16'],
		# examples of rsb.w GPR , GPR , NUM
		['\xF1\xCC\x20\x83','rsb.w r0, ip, #-0x7cff7d00'],
		['\xF1\xC8\x08\x48','rsb.w r8, r8, #0x48'],
		['\xF1\xC0\x10\xB0','rsb.w r0, r0, #0xb000b0'],
		['\xF1\xC8\x02\x22','rsb.w r2, r8, #0x22'],
		# examples of rsbs GPR , GPR , GPR
		['\xEB\xD6\x80\x01','rsbs r0, r6, r1'],
		['\xEB\xD8\x00\x02','rsbs r0, r8, r2'],
		['\xEB\xDC\x80\x02','rsbs r0, ip, r2'],
		['\xEB\xD0\x00\x00','rsbs r0, r0, r0'],
		# examples of rsbs GPR , GPR , GPR , SHIFT
		['\xEB\xD0\x89\x31','rsbs sb, r0, r1, rrx'],
		['\xEB\xD0\x00\x33','rsbs r0, r0, r3, rrx'],
		['\xEB\xDA\x00\x30','rsbs r0, sl, r0, rrx'],
		['\xEB\xD1\x00\x39','rsbs r0, r1, sb, rrx'],
		# examples of rsbs GPR , GPR , GPR , SHIFT NUM
		['\xEB\xD0\x20\x80','rsbs r0, r0, r0, lsl #10'],
		['\xEB\xD0\x00\x11','rsbs r0, r0, r1, lsr #32'],
		['\xEB\xD0\x94\x10','rsbs r4, r0, r0, lsr #4'],
		['\xEB\xD0\x64\x1A','rsbs r4, r0, sl, lsr #24'],
		# examples of rsbs GPR , GPR , NUM
		['\x42\x50\x60\x00','rsbs r0, r2, #0'],
		['\x42\x53\x08\x82','rsbs r3, r2, #0'],
		['\x42\x40\x20\x00','rsbs r0, r0, #0'],
		['\x42\x51\x09\x40','rsbs r1, r2, #0'],
		# examples of rsbs.w GPR , GPR , NUM
		['\xF1\xD0\x01\x28','rsbs.w r1, r0, #0x28'],
		['\xF1\xD8\x26\x00','rsbs.w r6, r8, #0'],
		['\xF1\xD4\x00\xD2','rsbs.w r0, r4, #0xd2'],
		['\xF1\xD0\x00\x70','rsbs.w r0, r0, #0x70'],
		# examples of sadd16 GPR , GPR , GPR
		['\xFA\x92\xF0\x01','sadd16 r0, r2, r1'],
		['\xFA\x94\xF2\x02','sadd16 r2, r4, r2'],
		['\xFA\x90\xF8\x08','sadd16 r8, r0, r8'],
		['\xFA\x98\xF0\x05','sadd16 r0, r8, r5'],
		# examples of sadd8 GPR , GPR , GPR
		['\xFA\x80\xF8\x0A','sadd8 r8, r0, sl'],
		['\xFA\x80\xF0\x04','sadd8 r0, r0, r4'],
		['\xFA\x80\xF9\x01','sadd8 sb, r0, r1'],
		['\xFA\x80\xF0\x08','sadd8 r0, r0, r8'],
		# examples of sasx GPR , GPR , GPR
		['\xFA\xA2\xF0\x03','sasx r0, r2, r3'],
		['\xFA\xA0\xF5\x05','sasx r5, r0, r5'],
		['\xFA\xA2\xF8\x00','sasx r8, r2, r0'],
		['\xFA\xA4\xF0\x00','sasx r0, r4, r0'],
		# examples of sbc GPR , GPR , NUM
		['\xF1\x61\x61\x00','sbc r1, r1, #0x8000000'],
		['\xF1\x61\x10\xA0','sbc r0, r1, #0xa000a0'],
		['\xF1\x61\x00\x02','sbc r0, r1, #2'],
		['\xF1\x60\x00\x03','sbc r0, r0, #3'],
		# examples of sbc.w GPR , GPR , GPR
		['\xEB\x60\x06\x08','sbc.w r6, r0, r8'],
		['\xEB\x60\x81\x00','sbc.w r1, r0, r0'],
		['\xEB\x68\x01\x02','sbc.w r1, r8, r2'],
		['\xEB\x60\x02\x00','sbc.w r2, r0, r0'],
		# examples of sbc.w GPR , GPR , GPR , SHIFT
		['\xEB\x68\x00\x30','sbc.w r0, r8, r0, rrx'],
		['\xEB\x61\x84\x32','sbc.w r4, r1, r2, rrx'],
		['\xEB\x60\x81\x30','sbc.w r1, r0, r0, rrx'],
		['\xEB\x69\x04\x30','sbc.w r4, sb, r0, rrx'],
		# examples of sbc.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x68\x81\x90','sbc.w r1, r8, r0, lsr #2'],
		['\xEB\x60\x00\x54','sbc.w r0, r0, r4, lsr #1'],
		['\xEB\x64\x0C\x12','sbc.w ip, r4, r2, lsr #32'],
		['\xEB\x64\x94\x10','sbc.w r4, r4, r0, lsr #4'],
		# examples of sbcs GPR , GPR
		['\x41\xB1\x01\x15','sbcs r1, r6'],
		['\x41\xB0\x40\x21','sbcs r0, r6'],
		['\x41\xB8\x82\x04','sbcs r0, r7'],
		['\x41\x98\x40\x00','sbcs r0, r3'],
		# examples of sbcs GPR , GPR , NUM
		['\xF5\x78\x06\x00','sbcs r6, r8, #0x800000'],
		['\xF1\x7A\x08\x84','sbcs r8, sl, #0x84'],
		['\xF1\x70\x00\x05','sbcs r0, r0, #5'],
		['\xF1\x78\x02\x20','sbcs r2, r8, #0x20'],
		# examples of sbcs.w GPR , GPR , GPR
		['\xEB\x74\x82\x02','sbcs.w r2, r4, r2'],
		['\xEB\x74\x00\x02','sbcs.w r0, r4, r2'],
		['\xEB\x70\x02\x00','sbcs.w r2, r0, r0'],
		['\xEB\x78\x00\x08','sbcs.w r0, r8, r8'],
		# examples of sbcs.w GPR , GPR , GPR , SHIFT
		['\xEB\x74\x88\x30','sbcs.w r8, r4, r0, rrx'],
		['\xEB\x76\x02\x30','sbcs.w r2, r6, r0, rrx'],
		['\xEB\x7A\x00\x38','sbcs.w r0, sl, r8, rrx'],
		['\xEB\x70\x00\x30','sbcs.w r0, r0, r0, rrx'],
		# examples of sbcs.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\x70\x23\x10','sbcs.w r3, r0, r0, lsr #8'],
		['\xEB\x70\x11\x16','sbcs.w r1, r0, r6, lsr #4'],
		['\xEB\x7C\x10\x15','sbcs.w r0, ip, r5, lsr #4'],
		['\xEB\x70\x60\x16','sbcs.w r0, r0, r6, lsr #24'],
		# examples of sbfx GPR , GPR , NUM , NUM
		['\xF7\x40\x00\x40','sbfx r0, r0, #1, #1'],
		['\xF3\x48\x04\x00','sbfx r4, r8, #0, #1'],
		['\xF3\x40\x04\x01','sbfx r4, r0, #0, #2'],
		['\xF3\x45\x08\x00','sbfx r8, r5, #0, #1'],
		# examples of sdiv GPR , GPR , GPR
		['\xFB\x91\xF4\xF2','sdiv r4, r1, r2'],
		['\xFB\x94\xF0\xF0','sdiv r0, r4, r0'],
		['\xFB\x90\xF6\xF0','sdiv r6, r0, r0'],
		['\xFB\x91\xF4\xF3','sdiv r4, r1, r3'],
		# examples of sel GPR , GPR , GPR
		['\xFA\xA4\xF4\x88','sel r4, r4, r8'],
		['\xFA\xA0\xF0\x88','sel r0, r0, r8'],
		['\xFA\xA0\xF0\x80','sel r0, r0, r0'],
		['\xFA\xA0\xF2\x88','sel r2, r0, r8'],
		# examples of sev.w
		['\xF3\xAF\x80\x04','sev.w'],
		# examples of shadd16 GPR , GPR , GPR
		['\xFA\x9A\xF0\x20','shadd16 r0, sl, r0'],
		['\xFA\x91\xF1\x20','shadd16 r1, r1, r0'],
		['\xFA\x90\xF0\x20','shadd16 r0, r0, r0'],
		['\xFA\x92\xF8\x20','shadd16 r8, r2, r0'],
		# examples of shadd8 GPR , GPR , GPR
		['\xFA\x80\xF2\x20','shadd8 r2, r0, r0'],
		['\xFA\x80\xF1\x28','shadd8 r1, r0, r8'],
		['\xFA\x84\xF8\x24','shadd8 r8, r4, r4'],
		['\xFA\x82\xF0\x20','shadd8 r0, r2, r0'],
		# examples of shasx GPR , GPR , GPR
		['\xFA\xA4\xF0\x25','shasx r0, r4, r5'],
		['\xFA\xA8\xF8\x29','shasx r8, r8, sb'],
		['\xFA\xA8\xF0\x20','shasx r0, r8, r0'],
		['\xFA\xA0\xF9\x20','shasx sb, r0, r0'],
		# examples of shsax GPR , GPR , GPR
		['\xFA\xE1\xF2\x28','shsax r2, r1, r8'],
		['\xFA\xE0\xF4\x20','shsax r4, r0, r0'],
		['\xFA\xE2\xF0\x28','shsax r0, r2, r8'],
		['\xFA\xE8\xF8\x28','shsax r8, r8, r8'],
		# examples of shsub16 GPR , GPR , GPR
		['\xFA\xD0\xF0\x29','shsub16 r0, r0, sb'],
		['\xFA\xD1\xF2\x20','shsub16 r2, r1, r0'],
		['\xFA\xD3\xF0\x20','shsub16 r0, r3, r0'],
		['\xFA\xD0\xF0\x2C','shsub16 r0, r0, ip'],
		# examples of shsub8 GPR , GPR , GPR
		['\xFA\xC4\xF0\x20','shsub8 r0, r4, r0'],
		['\xFA\xC0\xF0\x20','shsub8 r0, r0, r0'],
		['\xFA\xC2\xF0\x21','shsub8 r0, r2, r1'],
		['\xFA\xC4\xF8\x21','shsub8 r8, r4, r1'],
		# examples of smc NUM
		['\xF7\xF2\x86\x00','smc #2'],
		['\xF7\xF8\x85\x00','smc #8'],
		['\xF7\xF5\x84\x00','smc #5'],
		['\xF7\xF1\x82\x11','smc #1'],
		# examples of smlabb GPR , GPR , GPR , GPR
		['\xFB\x10\x90\x0C','smlabb r0, r0, ip, sb'],
		['\xFB\x10\x80\x08','smlabb r0, r0, r8, r8'],
		['\xFB\x14\xA0\x02','smlabb r0, r4, r2, sl'],
		['\xFB\x14\x04\x0A','smlabb r4, r4, sl, r0'],
		# examples of smlabt GPR , GPR , GPR , GPR
		['\xFB\x11\x4A\x10','smlabt sl, r1, r0, r4'],
		['\xFB\x10\x06\x11','smlabt r6, r0, r1, r0'],
		['\xFB\x10\x02\x12','smlabt r2, r0, r2, r0'],
		['\xFB\x12\x08\x1C','smlabt r8, r2, ip, r0'],
		# examples of smlad GPR , GPR , GPR , GPR
		['\xFB\x20\x28\x04','smlad r8, r0, r4, r2'],
		['\xFB\x20\x0E\x01','smlad lr, r0, r1, r0'],
		['\xFB\x20\x40\x01','smlad r0, r0, r1, r4'],
		['\xFB\x20\x00\x06','smlad r0, r0, r6, r0'],
		# examples of smladx GPR , GPR , GPR , GPR
		['\xFB\x20\x44\x10','smladx r4, r0, r0, r4'],
		['\xFB\x21\x80\x12','smladx r0, r1, r2, r8'],
		['\xFB\x21\x11\x10','smladx r1, r1, r0, r1'],
		['\xFB\x21\x04\x10','smladx r4, r1, r0, r0'],
		# examples of smlal GPR , GPR , GPR , GPR
		['\xFB\xC0\x48\x01','smlal r4, r8, r0, r1'],
		['\xFB\xC0\x21\x01','smlal r2, r1, r0, r1'],
		['\xFB\xC0\x00\x0E','smlal r0, r0, r0, lr'],
		['\xFB\xC3\x40\x08','smlal r4, r0, r3, r8'],
		# examples of smlalbb GPR , GPR , GPR , GPR
		['\xFB\xC1\x40\x85','smlalbb r4, r0, r1, r5'],
		['\xFB\xC0\x0A\x81','smlalbb r0, sl, r0, r1'],
		['\xFB\xCA\x02\x80','smlalbb r0, r2, sl, r0'],
		['\xFB\xC2\x02\x80','smlalbb r0, r2, r2, r0'],
		# examples of smlalbt GPR , GPR , GPR , GPR
		['\xFB\xC8\x20\x9C','smlalbt r2, r0, r8, ip'],
		['\xFB\xC8\x29\x90','smlalbt r2, sb, r8, r0'],
		['\xFB\xC0\x8A\x90','smlalbt r8, sl, r0, r0'],
		['\xFB\xCA\x08\x90','smlalbt r0, r8, sl, r0'],
		# examples of smlald GPR , GPR , GPR , GPR
		['\xFB\xC0\x82\xC1','smlald r8, r2, r0, r1'],
		['\xFB\xC2\x02\xC4','smlald r0, r2, r2, r4'],
		['\xFB\xC4\x04\xC4','smlald r0, r4, r4, r4'],
		['\xFB\xC1\x40\xCA','smlald r4, r0, r1, sl'],
		# examples of smlaldx GPR , GPR , GPR , GPR
		['\xFB\xC8\x02\xD0','smlaldx r0, r2, r8, r0'],
		['\xFB\xC0\x01\xD8','smlaldx r0, r1, r0, r8'],
		['\xFB\xC0\x02\xD8','smlaldx r0, r2, r0, r8'],
		['\xFB\xC8\x40\xD0','smlaldx r4, r0, r8, r0'],
		# examples of smlaltb GPR , GPR , GPR , GPR
		['\xFB\xC4\x00\xA9','smlaltb r0, r0, r4, sb'],
		['\xFB\xC1\x88\xA4','smlaltb r8, r8, r1, r4'],
		['\xFB\xC1\x02\xA1','smlaltb r0, r2, r1, r1'],
		['\xFB\xC2\x08\xA4','smlaltb r0, r8, r2, r4'],
		# examples of smlaltt GPR , GPR , GPR , GPR
		['\xFB\xC0\x4C\xB0','smlaltt r4, ip, r0, r0'],
		['\xFB\xC8\x40\xB0','smlaltt r4, r0, r8, r0'],
		['\xFB\xC0\x10\xB0','smlaltt r1, r0, r0, r0'],
		['\xFB\xC2\x80\xB0','smlaltt r8, r0, r2, r0'],
		# examples of smlatb GPR , GPR , GPR , GPR
		['\xFB\x11\x20\x20','smlatb r0, r1, r0, r2'],
		['\xFB\x10\x04\x20','smlatb r4, r0, r0, r0'],
		['\xFB\x10\x11\x24','smlatb r1, r0, r4, r1'],
		['\xFB\x10\x80\x22','smlatb r0, r0, r2, r8'],
		# examples of smlatt GPR , GPR , GPR , GPR
		['\xFB\x10\x09\x34','smlatt sb, r0, r4, r0'],
		['\xFB\x10\x28\x34','smlatt r8, r0, r4, r2'],
		['\xFB\x10\x11\x30','smlatt r1, r0, r0, r1'],
		['\xFB\x10\x38\x32','smlatt r8, r0, r2, r3'],
		# examples of smlawb GPR , GPR , GPR , GPR
		['\xFB\x30\x0C\x02','smlawb ip, r0, r2, r0'],
		['\xFB\x30\x60\x0A','smlawb r0, r0, sl, r6'],
		['\xFB\x30\x80\x04','smlawb r0, r0, r4, r8'],
		['\xFB\x30\x6C\x04','smlawb ip, r0, r4, r6'],
		# examples of smlawt GPR , GPR , GPR , GPR
		['\xFB\x30\x40\x19','smlawt r0, r0, sb, r4'],
		['\xFB\x38\x01\x15','smlawt r1, r8, r5, r0'],
		['\xFB\x30\x00\x1E','smlawt r0, r0, lr, r0'],
		['\xFB\x30\xA0\x12','smlawt r0, r0, r2, sl'],
		# examples of smlsd GPR , GPR , GPR , GPR
		['\xFB\x40\x00\x04','smlsd r0, r0, r4, r0'],
		['\xFB\x42\x00\x04','smlsd r0, r2, r4, r0'],
		['\xFB\x44\x25\x00','smlsd r5, r4, r0, r2'],
		['\xFB\x45\x10\x00','smlsd r0, r5, r0, r1'],
		# examples of smlsdx GPR , GPR , GPR , GPR
		['\xFB\x44\x20\x10','smlsdx r0, r4, r0, r2'],
		['\xFB\x46\x23\x10','smlsdx r3, r6, r0, r2'],
		['\xFB\x40\x82\x12','smlsdx r2, r0, r2, r8'],
		['\xFB\x40\x01\x13','smlsdx r1, r0, r3, r0'],
		# examples of smlsld GPR , GPR , GPR , GPR
		['\xFB\xD0\xA8\xC4','smlsld sl, r8, r0, r4'],
		['\xFB\xD1\x00\xC3','smlsld r0, r0, r1, r3'],
		['\xFB\xD9\x40\xC0','smlsld r4, r0, sb, r0'],
		['\xFB\xD0\x00\xC0','smlsld r0, r0, r0, r0'],
		# examples of smlsldx GPR , GPR , GPR , GPR
		['\xFB\xD0\x00\xD8','smlsldx r0, r0, r0, r8'],
		['\xFB\xD0\x12\xD0','smlsldx r1, r2, r0, r0'],
		['\xFB\xD0\x81\xD6','smlsldx r8, r1, r0, r6'],
		['\xFB\xD0\x00\xD0','smlsldx r0, r0, r0, r0'],
		# examples of smmla GPR , GPR , GPR , GPR
		['\xFB\x51\x04\x08','smmla r4, r1, r8, r0'],
		['\xFB\x50\x42\x09','smmla r2, r0, sb, r4'],
		['\xFB\x55\x00\x00','smmla r0, r5, r0, r0'],
		['\xFB\x55\x01\x02','smmla r1, r5, r2, r0'],
		# examples of smmlar GPR , GPR , GPR , GPR
		['\xFB\x53\x08\x11','smmlar r8, r3, r1, r0'],
		['\xFB\x50\x00\x16','smmlar r0, r0, r6, r0'],
		['\xFB\x59\x00\x14','smmlar r0, sb, r4, r0'],
		['\xFB\x51\x01\x11','smmlar r1, r1, r1, r0'],
		# examples of smmls GPR , GPR , GPR , GPR
		['\xFB\x62\x00\x00','smmls r0, r2, r0, r0'],
		['\xFB\x60\x40\x00','smmls r0, r0, r0, r4'],
		['\xFB\x60\x88\x00','smmls r8, r0, r0, r8'],
		['\xFB\x64\x00\x02','smmls r0, r4, r2, r0'],
		# examples of smmlsr GPR , GPR , GPR , GPR
		['\xFB\x60\x90\x10','smmlsr r0, r0, r0, sb'],
		['\xFB\x64\x04\x11','smmlsr r4, r4, r1, r0'],
		['\xFB\x60\x00\x11','smmlsr r0, r0, r1, r0'],
		['\xFB\x60\x24\x10','smmlsr r4, r0, r0, r2'],
		# examples of smmul GPR , GPR , GPR
		['\xFB\x51\xF1\x00','smmul r1, r1, r0'],
		['\xFB\x58\xF4\x00','smmul r4, r8, r0'],
		['\xFB\x58\xF0\x09','smmul r0, r8, sb'],
		['\xFB\x52\xF0\x00','smmul r0, r2, r0'],
		# examples of smmulr GPR , GPR , GPR
		['\xFB\x51\xF0\x1A','smmulr r0, r1, sl'],
		['\xFB\x50\xF8\x1C','smmulr r8, r0, ip'],
		['\xFB\x54\xF0\x18','smmulr r0, r4, r8'],
		['\xFB\x56\xF1\x10','smmulr r1, r6, r0'],
		# examples of smuad GPR , GPR , GPR
		['\xFB\x20\xF0\x01','smuad r0, r0, r1'],
		['\xFB\x28\xF0\x09','smuad r0, r8, sb'],
		['\xFB\x20\xF4\x06','smuad r4, r0, r6'],
		['\xFB\x21\xF0\x0C','smuad r0, r1, ip'],
		# examples of smuadx GPR , GPR , GPR
		['\xFB\x20\xF0\x10','smuadx r0, r0, r0'],
		['\xFB\x2B\xF5\x10','smuadx r5, fp, r0'],
		['\xFB\x22\xF0\x13','smuadx r0, r2, r3'],
		['\xFB\x24\xF0\x10','smuadx r0, r4, r0'],
		# examples of smulbb GPR , GPR , GPR
		['\xFB\x12\xF0\x08','smulbb r0, r2, r8'],
		['\xFB\x10\xF4\x00','smulbb r4, r0, r0'],
		['\xFB\x10\xF2\x02','smulbb r2, r0, r2'],
		['\xFB\x14\xF0\x05','smulbb r0, r4, r5'],
		# examples of smulbt GPR , GPR , GPR
		['\xFB\x18\xF2\x10','smulbt r2, r8, r0'],
		['\xFB\x11\xF2\x14','smulbt r2, r1, r4'],
		['\xFB\x18\xF0\x16','smulbt r0, r8, r6'],
		['\xFB\x12\xF0\x15','smulbt r0, r2, r5'],
		# examples of smull GPR , GPR , GPR , GPR
		['\xFB\x80\x22\x00','smull r2, r2, r0, r0'],
		['\xFB\x88\x00\x0C','smull r0, r0, r8, ip'],
		['\xFB\x81\x02\x00','smull r0, r2, r1, r0'],
		['\xFB\x80\x80\x03','smull r8, r0, r0, r3'],
		# examples of smultb GPR , GPR , GPR
		['\xFB\x16\xF1\x21','smultb r1, r6, r1'],
		['\xFB\x18\xF0\x20','smultb r0, r8, r0'],
		['\xFB\x12\xF0\x21','smultb r0, r2, r1'],
		['\xFB\x12\xF1\x20','smultb r1, r2, r0'],
		# examples of smultt GPR , GPR , GPR
		['\xFB\x10\xF2\x31','smultt r2, r0, r1'],
		['\xFB\x10\xF2\x38','smultt r2, r0, r8'],
		['\xFB\x18\xF4\x32','smultt r4, r8, r2'],
		['\xFB\x10\xF0\x30','smultt r0, r0, r0'],
		# examples of smulwb GPR , GPR , GPR
		['\xFB\x30\xF0\x00','smulwb r0, r0, r0'],
		['\xFB\x30\xF3\x0C','smulwb r3, r0, ip'],
		['\xFB\x36\xF0\x08','smulwb r0, r6, r8'],
		['\xFB\x32\xF4\x00','smulwb r4, r2, r0'],
		# examples of smulwt GPR , GPR , GPR
		['\xFB\x30\xF1\x10','smulwt r1, r0, r0'],
		['\xFB\x3C\xF0\x10','smulwt r0, ip, r0'],
		['\xFB\x30\xF8\x1A','smulwt r8, r0, sl'],
		['\xFB\x30\xF0\x10','smulwt r0, r0, r0'],
		# examples of smusd GPR , GPR , GPR
		['\xFB\x40\xF0\x03','smusd r0, r0, r3'],
		['\xFB\x42\xF1\x0C','smusd r1, r2, ip'],
		['\xFB\x45\xF4\x02','smusd r4, r5, r2'],
		['\xFB\x42\xF2\x09','smusd r2, r2, sb'],
		# examples of smusdx GPR , GPR , GPR
		['\xFB\x42\xF1\x10','smusdx r1, r2, r0'],
		['\xFB\x40\xF4\x10','smusdx r4, r0, r0'],
		['\xFB\x40\xF0\x12','smusdx r0, r0, r2'],
		['\xFB\x40\xF2\x18','smusdx r2, r0, r8'],
		# examples of srsdb GPR ! , NUM
		['\xE8\x2D\xC0\x04','srsdb sp!, #4'],
		['\xE8\x2D\xC0\x01','srsdb sp!, #1'],
		['\xE8\x2D\xC0\x14','srsdb sp!, #0x14'],
		['\xE8\x2D\xC0\x00','srsdb sp!, #0'],
		# examples of srsdb GPR , NUM
		['\xE8\x0D\xC0\x10','srsdb sp, #0x10'],
		['\xE8\x0D\xC0\x00','srsdb sp, #0'],
		['\xE8\x0D\xC0\x02','srsdb sp, #2'],
		['\xE8\x0D\xC0\x01','srsdb sp, #1'],
		# examples of srsia GPR ! , NUM
		['\xE9\xAD\xC0\x18','srsia sp!, #0x18'],
		['\xE9\xAD\xC0\x02','srsia sp!, #2'],
		['\xE9\xAD\xC0\x12','srsia sp!, #0x12'],
		['\xE9\xAD\xC0\x0A','srsia sp!, #0xa'],
		# examples of srsia GPR , NUM
		['\xE9\x8D\xC0\x00','srsia sp, #0'],
		['\xE9\x8D\xC0\x04','srsia sp, #4'],
		['\xE9\x8D\xC0\x11','srsia sp, #0x11'],
		['\xE9\x8D\xC0\x18','srsia sp, #0x18'],
		# examples of ssat GPR , NUM , GPR
		['\xF3\x04\x08\x00','ssat r8, #1, r4'],
		['\xF3\x04\x00\x00','ssat r0, #1, r4'],
		['\xF3\x02\x00\x00','ssat r0, #1, r2'],
		['\xF3\x00\x04\x02','ssat r4, #3, r0'],
		# examples of ssat GPR , NUM , GPR , SHIFT NUM
		['\xF7\x20\x14\x48','ssat r4, #9, r0, asr #5'],
		['\xF3\x00\x40\x50','ssat r0, #0x11, r0, lsl #0x11'],
		['\xF7\x00\x00\x4A','ssat r0, #0xb, r0, lsl #1'],
		['\xF3\x20\x00\xCA','ssat r0, #0xb, r0, asr #3'],
		# examples of ssat16 GPR , NUM , GPR
		['\xF3\x22\x01\x02','ssat16 r1, #3, r2'],
		['\xF3\x20\x01\x00','ssat16 r1, #1, r0'],
		['\xF3\x20\x02\x02','ssat16 r2, #3, r0'],
		['\xF3\x20\x00\x0A','ssat16 r0, #0xb, r0'],
		# examples of ssax GPR , GPR , GPR
		['\xFA\xE0\xF0\x0A','ssax r0, r0, sl'],
		['\xFA\xE0\xF0\x04','ssax r0, r0, r4'],
		['\xFA\xE5\xF0\x00','ssax r0, r5, r0'],
		['\xFA\xE8\xF1\x0A','ssax r1, r8, sl'],
		# examples of ssub16 GPR , GPR , GPR
		['\xFA\xDC\xF0\x06','ssub16 r0, ip, r6'],
		['\xFA\xD0\xF1\x02','ssub16 r1, r0, r2'],
		['\xFA\xD8\xF0\x04','ssub16 r0, r8, r4'],
		['\xFA\xD2\xF8\x06','ssub16 r8, r2, r6'],
		# examples of ssub8 GPR , GPR , GPR
		['\xFA\xC1\xF4\x00','ssub8 r4, r1, r0'],
		['\xFA\xC0\xF0\x04','ssub8 r0, r0, r4'],
		['\xFA\xC1\xF4\x04','ssub8 r4, r1, r4'],
		['\xFA\xC0\xF0\x00','ssub8 r0, r0, r0'],
		# examples of stc PREG , CREG , [ GPR , NUM ]
		['\xED\x09\x40\x00','stc p0, c4, [sb, #-0]'],
		['\xED\x80\x00\xC1','stc p0, c0, [r0, #0x304]'],
		['\xED\x02\x60\x80','stc p0, c6, [r2, #-0x200]'],
		['\xED\x01\x02\x41','stc p2, c0, [r1, #-0x104]'],
		# examples of stc PREG , CREG , [ GPR , NUM ] !
		['\xED\xA0\x08\x22','stc p8, c0, [r0, #0x88]!'],
		['\xED\x20\x23\x21','stc p3, c2, [r0, #-0x84]!'],
		['\xED\xA8\x01\x08','stc p1, c0, [r8, #0x20]!'],
		['\xED\x21\x24\x30','stc p4, c2, [r1, #-0xc0]!'],
		# examples of stc PREG , CREG , [ GPR ]
		['\xED\x84\x00\x00','stc p0, c0, [r4]'],
		['\xED\x80\x01\x00','stc p1, c0, [r0]'],
		['\xED\x8A\x20\x00','stc p0, c2, [sl]'],
		['\xED\x84\x04\x00','stc p4, c0, [r4]'],
		# examples of stc PREG , CREG , [ GPR ] , NUM
		['\xEC\x20\x40\x80','stc p0, c4, [r0], #-0x200'],
		['\xEC\x25\x41\x20','stc p1, c4, [r5], #-0x80'],
		['\xEC\x21\x04\x14','stc p4, c0, [r1], #-0x50'],
		['\xEC\x20\x02\x8C','stc p2, c0, [r0], #-0x230'],
		# examples of stc PREG , CREG , [ GPR ] , RLIST
		['\xEC\x80\x00\x50','stc p0, c0, [r0], {0x50}'],
		['\xEC\x82\x02\x08','stc p2, c0, [r2], {8}'],
		['\xEC\x83\x14\x10','stc p4, c1, [r3], {0x10}'],
		['\xEC\x88\x00\x20','stc p0, c0, [r8], {0x20}'],
		# examples of stc2 PREG , CREG , [ GPR , NUM ]
		['\xFD\x08\x00\x04','stc2 p0, c0, [r8, #-0x10]'],
		['\xFD\x00\x81\xC0','stc2 p1, c8, [r0, #-0x300]'],
		['\xFD\x80\x20\x90','stc2 p0, c2, [r0, #0x240]'],
		['\xFD\x01\x00\x04','stc2 p0, c0, [r1, #-0x10]'],
		# examples of stc2 PREG , CREG , [ GPR , NUM ] !
		['\xFD\x24\x00\x68','stc2 p0, c0, [r4, #-0x1a0]!'],
		['\xFD\x22\x89\x40','stc2 p9, c8, [r2, #-0x100]!'],
		['\xFD\x21\x10\xA0','stc2 p0, c1, [r1, #-0x280]!'],
		['\xFD\x20\x01\x22','stc2 p1, c0, [r0, #-0x88]!'],
		# examples of stc2 PREG , CREG , [ GPR ]
		['\xFD\x86\x00\x00','stc2 p0, c0, [r6]'],
		['\xFD\x80\xC1\x00','stc2 p1, c12, [r0]'],
		['\xFD\x80\x50\x00','stc2 p0, c5, [r0]'],
		['\xFD\x80\x40\x00','stc2 p0, c4, [r0]'],
		# examples of stc2 PREG , CREG , [ GPR ] , NUM
		['\xFC\x29\x45\x02','stc2 p5, c4, [sb], #-8'],
		['\xFC\x24\xA0\x50','stc2 p0, c10, [r4], #-0x140'],
		['\xFC\xA0\x10\x04','stc2 p0, c1, [r0], #0x10'],
		['\xFC\x28\x86\x60','stc2 p6, c8, [r8], #-0x180'],
		# examples of stc2 PREG , CREG , [ GPR ] , RLIST
		['\xFC\x84\x08\xC0','stc2 p8, c0, [r4], {0xc0}'],
		['\xFC\x82\x03\x48','stc2 p3, c0, [r2], {0x48}'],
		['\xFC\x8A\x00\x00','stc2 p0, c0, [sl], {0}'],
		['\xFC\x80\x00\x94','stc2 p0, c0, [r0], {0x94}'],
		# examples of stc2l PREG , CREG , [ GPR , NUM ]
		['\xFD\xC8\x00\x06','stc2l p0, c0, [r8, #0x18]'],
		['\xFD\xC8\x00\x01','stc2l p0, c0, [r8, #4]'],
		['\xFD\x42\x80\x03','stc2l p0, c8, [r2, #-0xc]'],
		['\xFD\x40\x42\x03','stc2l p2, c4, [r0, #-0xc]'],
		# examples of stc2l PREG , CREG , [ GPR , NUM ] !
		['\xFD\x61\x90\x05','stc2l p0, c9, [r1, #-0x14]!'],
		['\xFD\x64\x01\x05','stc2l p1, c0, [r4, #-0x14]!'],
		['\xFD\x61\x11\x40','stc2l p1, c1, [r1, #-0x100]!'],
		['\xFD\x68\x88\x48','stc2l p8, c8, [r8, #-0x120]!'],
		# examples of stc2l PREG , CREG , [ GPR ]
		['\xFD\xC4\x10\x00','stc2l p0, c1, [r4]'],
		['\xFD\xC0\x42\x00','stc2l p2, c4, [r0]'],
		['\xFD\xC0\x49\x00','stc2l p9, c4, [r0]'],
		['\xFD\xC7\x01\x00','stc2l p1, c0, [r7]'],
		# examples of stc2l PREG , CREG , [ GPR ] , NUM
		['\xFC\x60\x08\x60','stc2l p8, c0, [r0], #-0x180'],
		['\xFC\x64\x40\x04','stc2l p0, c4, [r4], #-0x10'],
		['\xFC\x60\x1A\x00','stc2l p10, c1, [r0], #-0'],
		['\xFC\x6C\x26\x00','stc2l p6, c2, [ip], #-0'],
		# examples of stc2l PREG , CREG , [ GPR ] , RLIST
		['\xFC\xC4\x00\x01','stc2l p0, c0, [r4], {1}'],
		['\xFC\xC0\x30\x80','stc2l p0, c3, [r0], {0x80}'],
		['\xFC\xC0\x04\x04','stc2l p4, c0, [r0], {4}'],
		['\xFC\xC3\x06\x00','stc2l p6, c0, [r3], {0}'],
		# examples of stcl PREG , CREG , [ GPR , NUM ]
		['\xED\xC6\x00\x20','stcl p0, c0, [r6, #0x80]'],
		['\xED\x40\x80\x42','stcl p0, c8, [r0, #-0x108]'],
		['\xED\x4A\x08\x04','stcl p8, c0, [sl, #-0x10]'],
		['\xED\x40\x01\x85','stcl p1, c0, [r0, #-0x214]'],
		# examples of stcl PREG , CREG , [ GPR , NUM ] !
		['\xED\xE2\x00\x10','stcl p0, c0, [r2, #0x40]!'],
		['\xED\x6B\x20\x00','stcl p0, c2, [fp, #-0]!'],
		['\xED\xE0\x21\x00','stcl p1, c2, [r0, #0]!'],
		['\xED\xE1\x05\x04','stcl p5, c0, [r1, #0x10]!'],
		# examples of stcl PREG , CREG , [ GPR ]
		['\xED\xC4\x04\x00','stcl p4, c0, [r4]'],
		['\xED\xC8\x80\x00','stcl p0, c8, [r8]'],
		['\xED\xC9\x20\x00','stcl p0, c2, [sb]'],
		['\xED\xC0\x86\x00','stcl p6, c8, [r0]'],
		# examples of stcl PREG , CREG , [ GPR ] , NUM
		['\xEC\x62\x20\x80','stcl p0, c2, [r2], #-0x200'],
		['\xEC\xE0\x14\x80','stcl p4, c1, [r0], #0x200'],
		['\xEC\x64\x00\x1C','stcl p0, c0, [r4], #-0x70'],
		['\xEC\x60\x04\x01','stcl p4, c0, [r0], #-4'],
		# examples of stcl PREG , CREG , [ GPR ] , RLIST
		['\xEC\xC2\x20\x10','stcl p0, c2, [r2], {0x10}'],
		['\xEC\xC1\x00\x4B','stcl p0, c0, [r1], {0x4b}'],
		['\xEC\xC0\x32\x48','stcl p2, c3, [r0], {0x48}'],
		['\xEC\xC0\x81\x05','stcl p1, c8, [r0], {5}'],
		# examples of stm.w GPR ! , RLIST
		['\xE8\xA0\x41\x00','stm.w r0!, {r8, lr}'],
		['\xE8\xA4\x01\x0C','stm.w r4!, {r2, r3, r8}'],
		['\xE8\xAA\x01\x40','stm.w sl!, {r6, r8}'],
		['\xE8\xA0\x13\x04','stm.w r0!, {r2, r8, sb, ip}'],
		# examples of stm.w GPR , RLIST
		['\xE8\x81\x09\x41','stm.w r1, {r0, r6, r8, fp}'],
		['\xE8\x82\x07\x40','stm.w r2, {r6, r8, sb, sl}'],
		['\xE8\x80\x00\x2C','stm.w r0, {r2, r3, r5}'],
		['\xE8\x83\x50\x08','stm.w r3, {r3, ip, lr}'],
		# examples of stmdb GPR ! , RLIST
		['\xE9\x28\x41\x60','stmdb r8!, {r5, r6, r8, lr}'],
		['\xE9\x20\x13\x08','stmdb r0!, {r3, r8, sb, ip}'],
		['\xE9\x20\x11\x14','stmdb r0!, {r2, r4, r8, ip}'],
		['\xE9\x29\x01\x02','stmdb sb!, {r1, r8}'],
		# examples of stmdb GPR , RLIST
		['\xE9\x02\x11\x08','stmdb r2, {r3, r8, ip}'],
		['\xE9\x08\x0D\x00','stmdb r8, {r8, sl, fp}'],
		['\xE9\x01\x41\x01','stmdb r1, {r0, r8, lr}'],
		['\xE9\x02\x09\x40','stmdb r2, {r6, r8, fp}'],
		# examples of str GPR , [ GPR , GPR ]
		['\x50\x60\x8D\x14','str r0, [r4, r1]'],
		['\x50\x40\x08\x81','str r0, [r0, r1]'],
		['\x50\x05\x19\x01','str r5, [r0, r0]'],
		['\x50\xC5\x1D\x00','str r5, [r0, r3]'],
		# examples of str GPR , [ GPR , NUM ]
		['\x90\x50\x2C\x40','str r0, [sp, #0x140]'],
		['\xF8\x40\x4C\xC9','str r4, [r0, #-0xc9]'],
		['\xF8\x48\xCC\x44','str ip, [r8, #-0x44]'],
		['\xF8\x44\x0C\x62','str r0, [r4, #-0x62]'],
		# examples of str GPR , [ GPR , NUM ] !
		['\xF8\x42\x8D\x54','str r8, [r2, #-0x54]!'],
		['\xF8\x45\x0D\x08','str r0, [r5, #-0x8]!'],
		['\xF8\x46\x2D\x80','str r2, [r6, #-0x80]!'],
		['\xF8\x41\x0F\x00','str r0, [r1, #0]!'],
		# examples of str GPR , [ GPR ]
		['\x60\x00\x0B\xEA','str r0, [r0]'],
		['\x60\x18\x49\x08','str r0, [r3]'],
		['\x60\x01\x11\x00','str r1, [r0]'],
		['\x60\x02\xC9\x8C','str r2, [r0]'],
		# examples of str GPR , [ GPR ] , NUM
		['\xF8\x40\x49\x0E','str r4, [r0], #-0xe'],
		['\xF8\x41\x29\x40','str r2, [r1], #-0x40'],
		['\xF8\x40\x49\x02','str r4, [r0], #-2'],
		['\xF8\x40\x99\x40','str sb, [r0], #-0x40'],
		# examples of str.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x40\x40\x35','str.w r4, [r0, r5, lsl #3]'],
		['\xF8\x40\x90\x38','str.w sb, [r0, r8, lsl #3]'],
		['\xF8\x44\x60\x10','str.w r6, [r4, r0, lsl #1]'],
		['\xF8\x42\x40\x10','str.w r4, [r2, r0, lsl #1]'],
		# examples of str.w GPR , [ GPR , GPR ]
		['\xF8\x43\x00\x02','str.w r0, [r3, r2]'],
		['\xF8\x41\x10\x0C','str.w r1, [r1, ip]'],
		['\xF8\x48\x00\x00','str.w r0, [r8, r0]'],
		['\xF8\x48\x10\x00','str.w r1, [r8, r0]'],
		# examples of str.w GPR , [ GPR , NUM ]
		['\xF8\xC2\x14\x01','str.w r1, [r2, #0x401]'],
		['\xF8\xC0\x01\x08','str.w r0, [r0, #0x108]'],
		['\xF8\xC9\x44\x05','str.w r4, [sb, #0x405]'],
		['\xF8\xC0\x80\xA1','str.w r8, [r0, #0xa1]'],
		# examples of str.w GPR , [ GPR ]
		['\xF8\xC8\xC0\x00','str.w ip, [r8]'],
		['\xF8\xC0\x20\x00','str.w r2, [r0]'],
		['\xF8\xC4\x10\x00','str.w r1, [r4]'],
		['\xF8\xC1\x20\x00','str.w r2, [r1]'],
		# examples of strb GPR , [ GPR , GPR ]
		['\x54\x00\x09\x89','strb r0, [r0, r0]'],
		['\x54\x40\x99\x00','strb r0, [r0, r1]'],
		['\x54\x32\x2D\x04','strb r2, [r6, r0]'],
		['\x54\x05\xAD\x04','strb r5, [r0, r0]'],
		# examples of strb GPR , [ GPR , NUM ]
		['\xF8\x09\x4C\x05','strb r4, [sb, #-0x5]'],
		['\xF8\x02\x1C\xA1','strb r1, [r2, #-0xa1]'],
		['\xF8\x00\x9C\x25','strb sb, [r0, #-0x25]'],
		['\xF8\x02\x1C\x3A','strb r1, [r2, #-0x3a]'],
		# examples of strb GPR , [ GPR , NUM ] !
		['\xF8\x02\x0D\x41','strb r0, [r2, #-0x41]!'],
		['\xF8\x08\x0D\x01','strb r0, [r8, #-0x1]!'],
		['\xF8\x00\xAF\x02','strb sl, [r0, #2]!'],
		['\xF8\x02\x0D\x01','strb r0, [r2, #-0x1]!'],
		# examples of strb GPR , [ GPR ]
		['\x70\x05\x09\x21','strb r5, [r0]'],
		['\x70\x00\x29\x08','strb r0, [r0]'],
		['\x70\x20\x09\x2C','strb r0, [r4]'],
		['\x70\x28\xA9\x30','strb r0, [r5]'],
		# examples of strb GPR , [ GPR ] , NUM
		['\xF8\x00\x09\x43','strb r0, [r0], #-0x43'],
		['\xF8\x06\x2B\x20','strb r2, [r6], #0x20'],
		['\xF8\x01\x0B\x40','strb r0, [r1], #0x40'],
		['\xF8\x04\x19\x08','strb r1, [r4], #-8'],
		# examples of strb.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x0A\x00\x10','strb.w r0, [sl, r0, lsl #1]'],
		['\xF8\x06\x60\x10','strb.w r6, [r6, r0, lsl #1]'],
		['\xF8\x08\x00\x13','strb.w r0, [r8, r3, lsl #1]'],
		['\xF8\x01\x20\x12','strb.w r2, [r1, r2, lsl #1]'],
		# examples of strb.w GPR , [ GPR , GPR ]
		['\xF8\x00\x40\x00','strb.w r4, [r0, r0]'],
		['\xF8\x00\x00\x00','strb.w r0, [r0, r0]'],
		['\xF8\x00\x00\x01','strb.w r0, [r0, r1]'],
		['\xF8\x01\x00\x0C','strb.w r0, [r1, ip]'],
		# examples of strb.w GPR , [ GPR , NUM ]
		['\xF8\x80\x64\x83','strb.w r6, [r0, #0x483]'],
		['\xF8\x83\x02\x01','strb.w r0, [r3, #0x201]'],
		['\xF8\x88\x01\x29','strb.w r0, [r8, #0x129]'],
		['\xF8\x84\x10\x01','strb.w r1, [r4, #1]'],
		# examples of strb.w GPR , [ GPR ]
		['\xF8\x80\x10\x00','strb.w r1, [r0]'],
		['\xF8\x80\x40\x00','strb.w r4, [r0]'],
		['\xF8\x80\x00\x00','strb.w r0, [r0]'],
		['\xF8\x84\x10\x00','strb.w r1, [r4]'],
		# examples of strbt GPR , [ GPR , NUM ]
		['\xF8\x00\x0E\x35','strbt r0, [r0, #0x35]'],
		['\xF8\x00\x0E\x29','strbt r0, [r0, #0x29]'],
		['\xF8\x08\x0E\x41','strbt r0, [r8, #0x41]'],
		['\xF8\x00\x6E\x81','strbt r6, [r0, #0x81]'],
		# examples of strbt GPR , [ GPR ]
		['\xF8\x00\x8E\x00','strbt r8, [r0]'],
		['\xF8\x00\x0E\x00','strbt r0, [r0]'],
		['\xF8\x08\xBE\x00','strbt fp, [r8]'],
		['\xF8\x08\x4E\x00','strbt r4, [r8]'],
		# examples of strd GPR , GPR , [ GPR , NUM ]
		['\xE9\x41\x80\x14','strd r8, r0, [r1, #-0x50]'],
		['\xE9\x41\x32\x00','strd r3, r2, [r1, #-0x0]'],
		['\xE9\x40\x62\x00','strd r6, r2, [r0, #-0x0]'],
		['\xE9\x48\x81\x02','strd r8, r1, [r8, #-0x8]'],
		# examples of strd GPR , GPR , [ GPR , NUM ] !
		['\xE9\x68\x52\x20','strd r5, r2, [r8, #-0x80]!'],
		['\xE9\xE0\x91\x00','strd sb, r1, [r0, #0]!'],
		['\xE9\x60\x10\x02','strd r1, r0, [r0, #-0x8]!'],
		['\xE9\x68\x14\x08','strd r1, r4, [r8, #-0x20]!'],
		# examples of strd GPR , GPR , [ GPR ]
		['\xE9\xC0\x06\x00','strd r0, r6, [r0]'],
		['\xE9\xC7\x50\x00','strd r5, r0, [r7]'],
		['\xE9\xC4\x00\x00','strd r0, r0, [r4]'],
		['\xE9\xC0\x03\x00','strd r0, r3, [r0]'],
		# examples of strd GPR , GPR , [ GPR ] , NUM
		['\xE8\x68\x00\x50','strd r0, r0, [r8], #-0x140'],
		['\xE8\x62\x20\x19','strd r2, r0, [r2], #-0x64'],
		['\xE8\xE0\x80\x00','strd r8, r0, [r0], #0'],
		['\xE8\x60\x10\xC0','strd r1, r0, [r0], #-0x300'],
		# examples of strex GPR , GPR , [ GPR , NUM ]
		['\xE8\x40\x22\x09','strex r2, r2, [r0, #0x24]'],
		['\xE8\x45\x10\x01','strex r0, r1, [r5, #4]'],
		['\xE8\x40\x53\x61','strex r3, r5, [r0, #0x184]'],
		['\xE8\x40\x18\x41','strex r8, r1, [r0, #0x104]'],
		# examples of strex GPR , GPR , [ GPR ]
		['\xE8\x48\x00\x00','strex r0, r0, [r8]'],
		['\xE8\x40\x24\x00','strex r4, r2, [r0]'],
		['\xE8\x48\x08\x00','strex r8, r0, [r8]'],
		['\xE8\x40\x04\x00','strex r4, r0, [r0]'],
		# examples of strexb GPR , GPR , [ GPR ]
		['\xE8\xC0\x8F\x44','strexb r4, r8, [r0]'],
		['\xE8\xC0\x0F\x40','strexb r0, r0, [r0]'],
		['\xE8\xC8\x0F\x40','strexb r0, r0, [r8]'],
		['\xE8\xC2\x0F\x48','strexb r8, r0, [r2]'],
		# examples of strexd GPR , GPR , GPR , [ GPR ]
		['\xE8\xC9\x18\x74','strexd r4, r1, r8, [sb]'],
		['\xE8\xCC\x40\x71','strexd r1, r4, r0, [ip]'],
		['\xE8\xC0\x00\x7B','strexd fp, r0, r0, [r0]'],
		['\xE8\xC2\x08\x71','strexd r1, r0, r8, [r2]'],
		# examples of strexh GPR , GPR , [ GPR ]
		['\xE8\xC1\x0F\x50','strexh r0, r0, [r1]'],
		['\xE8\xC0\x6F\x50','strexh r0, r6, [r0]'],
		['\xE8\xC0\x3F\x50','strexh r0, r3, [r0]'],
		['\xE8\xCE\x0F\x58','strexh r8, r0, [lr]'],
		# examples of strh GPR , [ GPR , GPR ]
		['\x52\x04\x89\x08','strh r4, [r0, r0]'],
		['\x52\x20\x80\x24','strh r0, [r4, r0]'],
		['\x52\x00\x08\x84','strh r0, [r0, r0]'],
		['\x52\xB4\x29\x01','strh r4, [r6, r2]'],
		# examples of strh GPR , [ GPR , NUM ]
		['\xF8\x22\x2C\x10','strh r2, [r2, #-0x10]'],
		['\xF8\x21\x8C\x20','strh r8, [r1, #-0x20]'],
		['\xF8\x2C\x0C\x09','strh r0, [ip, #-0x9]'],
		['\xF8\x20\x8C\xAA','strh r8, [r0, #-0xaa]'],
		# examples of strh GPR , [ GPR , NUM ] !
		['\xF8\x28\x3D\x08','strh r3, [r8, #-0x8]!'],
		['\xF8\x20\x0D\x60','strh r0, [r0, #-0x60]!'],
		['\xF8\x20\x0D\x30','strh r0, [r0, #-0x30]!'],
		['\xF8\x20\x0D\x90','strh r0, [r0, #-0x90]!'],
		# examples of strh GPR , [ GPR ]
		['\x80\x04\x21\x02','strh r4, [r0]'],
		['\x80\x30\x89\x4A','strh r0, [r6]'],
		['\x80\x22\x01\x10','strh r2, [r4]'],
		['\x80\x2A\x38\x04','strh r2, [r5]'],
		# examples of strh GPR , [ GPR ] , NUM
		['\xF8\x21\x89\x28','strh r8, [r1], #-0x28'],
		['\xF8\x24\x49\x00','strh r4, [r4], #-0'],
		['\xF8\x20\x09\x22','strh r0, [r0], #-0x22'],
		['\xF8\x20\x49\x01','strh r4, [r0], #-1'],
		# examples of strh.w GPR , [ GPR , GPR , SHIFT NUM ]
		['\xF8\x2C\x10\x30','strh.w r1, [ip, r0, lsl #3]'],
		['\xF8\x25\x00\x18','strh.w r0, [r5, r8, lsl #1]'],
		['\xF8\x22\x10\x10','strh.w r1, [r2, r0, lsl #1]'],
		['\xF8\x22\x00\x1C','strh.w r0, [r2, ip, lsl #1]'],
		# examples of strh.w GPR , [ GPR , GPR ]
		['\xF8\x28\x40\x0C','strh.w r4, [r8, ip]'],
		['\xF8\x29\x40\x00','strh.w r4, [sb, r0]'],
		['\xF8\x20\x10\x02','strh.w r1, [r0, r2]'],
		['\xF8\x23\x00\x01','strh.w r0, [r3, r1]'],
		# examples of strh.w GPR , [ GPR , NUM ]
		['\xF8\xA0\x0A\x03','strh.w r0, [r0, #0xa03]'],
		['\xF8\xA2\x00\x41','strh.w r0, [r2, #0x41]'],
		['\xF8\xA8\x18\x85','strh.w r1, [r8, #0x885]'],
		['\xF8\xA0\xA0\x07','strh.w sl, [r0, #7]'],
		# examples of strh.w GPR , [ GPR ]
		['\xF8\xA3\x20\x00','strh.w r2, [r3]'],
		['\xF8\xA0\x10\x00','strh.w r1, [r0]'],
		['\xF8\xA0\x80\x00','strh.w r8, [r0]'],
		['\xF8\xA6\x00\x00','strh.w r0, [r6]'],
		# examples of strht GPR , [ GPR , NUM ]
		['\xF8\x20\x0E\x04','strht r0, [r0, #4]'],
		['\xF8\x20\x0E\xA9','strht r0, [r0, #0xa9]'],
		['\xF8\x21\xCE\x05','strht ip, [r1, #5]'],
		['\xF8\x20\x1E\x03','strht r1, [r0, #3]'],
		# examples of strht GPR , [ GPR ]
		['\xF8\x20\x0E\x00','strht r0, [r0]'],
		['\xF8\x20\x4E\x00','strht r4, [r0]'],
		['\xF8\x20\x3E\x00','strht r3, [r0]'],
		['\xF8\x21\x0E\x00','strht r0, [r1]'],
		# examples of strt GPR , [ GPR , NUM ]
		['\xF8\x42\x8E\x21','strt r8, [r2, #0x21]'],
		['\xF8\x40\x4E\x41','strt r4, [r0, #0x41]'],
		['\xF8\x40\x0E\x83','strt r0, [r0, #0x83]'],
		['\xF8\x40\x9E\xC0','strt sb, [r0, #0xc0]'],
		# examples of strt GPR , [ GPR ]
		['\xF8\x40\x2E\x00','strt r2, [r0]'],
		['\xF8\x40\x8E\x00','strt r8, [r0]'],
		['\xF8\x40\x4E\x00','strt r4, [r0]'],
		['\xF8\x4A\x8E\x00','strt r8, [sl]'],
		# examples of sub.w GPR , GPR , GPR
		['\xEB\xA2\x00\x01','sub.w r0, r2, r1'],
		['\xEB\xA0\x80\x00','sub.w r0, r0, r0'],
		['\xEB\xA4\x01\x00','sub.w r1, r4, r0'],
		['\xEB\xA2\x00\x04','sub.w r0, r2, r4'],
		# examples of sub.w GPR , GPR , GPR , SHIFT
		['\xEB\xA0\x88\x33','sub.w r8, r0, r3, rrx'],
		['\xEB\xA3\x00\x38','sub.w r0, r3, r8, rrx'],
		['\xEB\xA0\x08\x34','sub.w r8, r0, r4, rrx'],
		['\xEB\xA9\x00\x30','sub.w r0, sb, r0, rrx'],
		# examples of sub.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\xA2\x00\x56','sub.w r0, r2, r6, lsr #1'],
		['\xEB\xA1\x20\x00','sub.w r0, r1, r0, lsl #8'],
		['\xEB\xA1\x80\x90','sub.w r0, r1, r0, lsr #2'],
		['\xEB\xA5\x40\x00','sub.w r0, r5, r0, lsl #16'],
		# examples of sub.w GPR , GPR , NUM
		['\xF1\xA0\x10\x80','sub.w r0, r0, #0x800080'],
		['\xF1\xA0\x04\x2A','sub.w r4, r0, #0x2a'],
		['\xF5\xA0\x00\x0E','sub.w r0, r0, #0x8e0000'],
		['\xF1\xA0\x00\x41','sub.w r0, r0, #0x41'],
		# examples of subs GPR , GPR , GPR
		['\x1A\x94\x8F\x60','subs r4, r2, r2'],
		['\x1B\xFF\x8E\x45','subs r7, r7, r7'],
		['\x1B\xCE\x9F\x44','subs r6, r1, r7'],
		['\x1B\xDA\x84\x84','subs r2, r3, r7'],
		# examples of subs GPR , GPR , NUM
		['\xF3\xDE\x8F\x81','subs pc, lr, #0x81'],
		['\xF3\xDE\x8F\x00','subs pc, lr, #0'],
		['\xF3\xDE\x8F\xC4','subs pc, lr, #0xc4'],
		['\xF3\xDE\x8F\x80','subs pc, lr, #0x80'],
		# examples of subs GPR , NUM
		['\x3B\x1F\x8F\x80','subs r3, #0x1f'],
		['\x3F\xDE\x06\x02','subs r7, #0xde'],
		['\x3B\xD6\x8E\x61','subs r3, #0xd6'],
		['\x3B\xDE\x84\x30','subs r3, #0xde'],
		# examples of subs.w GPR , GPR , GPR
		['\xEB\xBA\x80\x00','subs.w r0, sl, r0'],
		['\xEB\xB0\x01\x00','subs.w r1, r0, r0'],
		['\xEB\xB0\x82\x01','subs.w r2, r0, r1'],
		['\xEB\xB2\x0C\x00','subs.w ip, r2, r0'],
		# examples of subs.w GPR , GPR , GPR , SHIFT
		['\xEB\xB0\x02\x31','subs.w r2, r0, r1, rrx'],
		['\xEB\xB9\x05\x30','subs.w r5, sb, r0, rrx'],
		['\xEB\xB4\x00\x38','subs.w r0, r4, r8, rrx'],
		['\xEB\xB4\x01\x30','subs.w r1, r4, r0, rrx'],
		# examples of subs.w GPR , GPR , GPR , SHIFT NUM
		['\xEB\xB0\x2C\x50','subs.w ip, r0, r0, lsr #9'],
		['\xEB\xB5\x00\x18','subs.w r0, r5, r8, lsr #32'],
		['\xEB\xB2\x84\xD1','subs.w r4, r2, r1, lsr #3'],
		['\xEB\xB0\x10\x16','subs.w r0, r0, r6, lsr #4'],
		# examples of subs.w GPR , GPR , NUM
		['\xF1\xB1\x44\x00','subs.w r4, r1, #-0x80000000'],
		['\xF1\xBA\x01\x01','subs.w r1, sl, #1'],
		['\xF1\xB1\x30\x40','subs.w r0, r1, #0x40404040'],
		['\xF5\xB0\x1A\x02','subs.w sl, r0, #0x208000'],
		# examples of subw GPR , GPR , NUM
		['\xF2\xA4\x04\x01','subw r4, r4, #1'],
		['\xF2\xA8\x00\x60','subw r0, r8, #0x60'],
		['\xF2\xAA\x08\x28','subw r8, sl, #0x28'],
		['\xF2\xA5\x01\x04','subw r1, r5, #4'],
		# examples of sxtab GPR , GPR , GPR
		['\xFA\x40\xF0\x81','sxtab r0, r0, r1'],
		['\xFA\x42\xF1\x80','sxtab r1, r2, r0'],
		['\xFA\x40\xF8\x84','sxtab r8, r0, r4'],
		['\xFA\x42\xF0\xC8','sxtab r0, r2, r8'],
		# examples of sxtab GPR , GPR , GPR , SHIFT NUM
		['\xFA\x40\xF0\x92','sxtab r0, r0, r2, ror #8'],
		['\xFA\x42\xF0\xB0','sxtab r0, r2, r0, ror #24'],
		['\xFA\x44\xF2\x91','sxtab r2, r4, r1, ror #8'],
		['\xFA\x40\xF0\x90','sxtab r0, r0, r0, ror #8'],
		# examples of sxtab16 GPR , GPR , GPR
		['\xFA\x2C\xF0\x80','sxtab16 r0, ip, r0'],
		['\xFA\x21\xF2\x88','sxtab16 r2, r1, r8'],
		['\xFA\x24\xF2\x84','sxtab16 r2, r4, r4'],
		['\xFA\x20\xF0\x88','sxtab16 r0, r0, r8'],
		# examples of sxtab16 GPR , GPR , GPR , SHIFT NUM
		['\xFA\x23\xF8\x90','sxtab16 r8, r3, r0, ror #8'],
		['\xFA\x20\xFC\x92','sxtab16 ip, r0, r2, ror #8'],
		['\xFA\x22\xF0\x90','sxtab16 r0, r2, r0, ror #8'],
		['\xFA\x20\xF0\x99','sxtab16 r0, r0, sb, ror #8'],
		# examples of sxtah GPR , GPR , GPR
		['\xFA\x00\xF0\x82','sxtah r0, r0, r2'],
		['\xFA\x00\xFA\x88','sxtah sl, r0, r8'],
		['\xFA\x00\xF6\x84','sxtah r6, r0, r4'],
		['\xFA\x00\xF0\x80','sxtah r0, r0, r0'],
		# examples of sxtah GPR , GPR , GPR , SHIFT NUM
		['\xFA\x00\xF8\x90','sxtah r8, r0, r0, ror #8'],
		['\xFA\x08\xF2\x90','sxtah r2, r8, r0, ror #8'],
		['\xFA\x03\xF2\x90','sxtah r2, r3, r0, ror #8'],
		['\xFA\x08\xF2\x91','sxtah r2, r8, r1, ror #8'],
		# examples of sxtb.w GPR , GPR
		['\xFA\x4F\xF8\x81','sxtb.w r8, r1'],
		['\xFA\x4F\xF0\xC8','sxtb.w r0, r8'],
		['\xFA\x4F\xF0\xC0','sxtb.w r0, r0'],
		['\xFA\x4F\xF2\x89','sxtb.w r2, sb'],
		# examples of sxtb.w GPR , GPR , SHIFT NUM
		['\xFA\x4F\xF0\x99','sxtb.w r0, sb, ror #8'],
		['\xFA\x4F\xF4\x94','sxtb.w r4, r4, ror #8'],
		['\xFA\x4F\xF6\x93','sxtb.w r6, r3, ror #8'],
		['\xFA\x4F\xF0\x92','sxtb.w r0, r2, ror #8'],
		# examples of sxtb16 GPR , GPR
		['\xFA\x2F\xF0\x83','sxtb16 r0, r3'],
		['\xFA\x2F\xF1\x86','sxtb16 r1, r6'],
		['\xFA\x2F\xF0\xC0','sxtb16 r0, r0'],
		['\xFA\x2F\xF1\x80','sxtb16 r1, r0'],
		# examples of sxtb16 GPR , GPR , SHIFT NUM
		['\xFA\x2F\xF8\x90','sxtb16 r8, r0, ror #8'],
		['\xFA\x2F\xF0\x91','sxtb16 r0, r1, ror #8'],
		['\xFA\x2F\xF0\x99','sxtb16 r0, sb, ror #8'],
		['\xFA\x2F\xF0\x95','sxtb16 r0, r5, ror #8'],
		# examples of sxth.w GPR , GPR
		['\xFA\x0F\xF8\x80','sxth.w r8, r0'],
		['\xFA\x0F\xF0\x84','sxth.w r0, r4'],
		['\xFA\x0F\xF0\x83','sxth.w r0, r3'],
		['\xFA\x0F\xFA\x80','sxth.w sl, r0'],
		# examples of sxth.w GPR , GPR , SHIFT NUM
		['\xFA\x0F\xF0\x90','sxth.w r0, r0, ror #8'],
		['\xFA\x0F\xF0\x91','sxth.w r0, r1, ror #8'],
		['\xFA\x0F\xF0\x94','sxth.w r0, r4, ror #8'],
		['\xFA\x0F\xF5\x94','sxth.w r5, r4, ror #8'],
		# examples of tbb [ GPR , GPR ]
		['\xE8\xD2\xF0\x04','tbb [r2, r4]'],
		['\xE8\xD0\xF0\x00','tbb [r0, r0]'],
		['\xE8\xD4\xF0\x0A','tbb [r4, sl]'],
		['\xE8\xD0\xF0\x04','tbb [r0, r4]'],
		# examples of tbh [ GPR , GPR , SHIFT NUM ]
		['\xE8\xD1\xF0\x15','tbh [r1, r5, lsl #1]'],
		['\xE8\xD8\xF0\x14','tbh [r8, r4, lsl #1]'],
		['\xE8\xD2\xF0\x10','tbh [r2, r0, lsl #1]'],
		['\xE8\xD4\xF0\x19','tbh [r4, sb, lsl #1]'],
		# examples of teq.w GPR , GPR
		['\xEA\x90\x0F\x02','teq.w r0, r2'],
		['\xEA\x91\x8F\x01','teq.w r1, r1'],
		['\xEA\x98\x0F\x00','teq.w r8, r0'],
		['\xEA\x91\x0F\x08','teq.w r1, r8'],
		# examples of teq.w GPR , GPR , SHIFT
		['\xEA\x94\x8F\x30','teq.w r4, r0, rrx'],
		['\xEA\x90\x0F\x36','teq.w r0, r6, rrx'],
		['\xEA\x92\x0F\x30','teq.w r2, r0, rrx'],
		['\xEA\x90\x0F\x30','teq.w r0, r0, rrx'],
		# examples of teq.w GPR , GPR , SHIFT NUM
		['\xEA\x95\x2F\xD1','teq.w r5, r1, lsr #11'],
		['\xEA\x94\x0F\x88','teq.w r4, r8, lsl #2'],
		['\xEA\x90\x2F\x70','teq.w r0, r0, ror #9'],
		['\xEA\x9C\x0F\x10','teq.w ip, r0, lsr #32'],
		# examples of teq.w GPR , NUM
		['\xF0\x98\x0F\x01','teq.w r8, #1'],
		['\xF0\x90\x4F\x20','teq.w r0, #-0x60000000'],
		['\xF0\x90\x1F\x82','teq.w r0, #0x820082'],
		['\xF0\x98\x0F\x60','teq.w r8, #0x60'],
		# examples of tst.w GPR , GPR
		['\xEA\x14\x0F\x00','tst.w r4, r0'],
		['\xEA\x11\x8F\x08','tst.w r1, r8'],
		['\xEA\x10\x0F\x03','tst.w r0, r3'],
		['\xEA\x18\x0F\x00','tst.w r8, r0'],
		# examples of tst.w GPR , GPR , SHIFT
		['\xEA\x18\x0F\x30','tst.w r8, r0, rrx'],
		['\xEA\x10\x0F\x36','tst.w r0, r6, rrx'],
		['\xEA\x10\x0F\x30','tst.w r0, r0, rrx'],
		['\xEA\x10\x0F\x33','tst.w r0, r3, rrx'],
		# examples of tst.w GPR , GPR , SHIFT NUM
		['\xEA\x10\x1F\x50','tst.w r0, r0, lsr #5'],
		['\xEA\x18\x4F\x31','tst.w r8, r1, ror #16'],
		['\xEA\x10\x0F\x14','tst.w r0, r4, lsr #32'],
		['\xEA\x10\x0F\x52','tst.w r0, r2, lsr #1'],
		# examples of tst.w GPR , NUM
		['\xF0\x10\x0F\x44','tst.w r0, #0x44'],
		['\xF0\x10\x1F\x48','tst.w r0, #0x480048'],
		['\xF0\x10\x2F\x83','tst.w r0, #-0x7cff7d00'],
		['\xF0\x12\x0F\x04','tst.w r2, #4'],
		# examples of uadd16 GPR , GPR , GPR
		['\xFA\x93\xF0\x48','uadd16 r0, r3, r8'],
		['\xFA\x92\xF0\x40','uadd16 r0, r2, r0'],
		['\xFA\x90\xF0\x40','uadd16 r0, r0, r0'],
		['\xFA\x90\xF0\x44','uadd16 r0, r0, r4'],
		# examples of uadd8 GPR , GPR , GPR
		['\xFA\x84\xF0\x44','uadd8 r0, r4, r4'],
		['\xFA\x89\xF0\x40','uadd8 r0, sb, r0'],
		['\xFA\x81\xF1\x4B','uadd8 r1, r1, fp'],
		['\xFA\x84\xF0\x42','uadd8 r0, r4, r2'],
		# examples of uasx GPR , GPR , GPR
		['\xFA\xA1\xF0\x40','uasx r0, r1, r0'],
		['\xFA\xA2\xFB\x40','uasx fp, r2, r0'],
		['\xFA\xA2\xF4\x40','uasx r4, r2, r0'],
		['\xFA\xA4\xF0\x41','uasx r0, r4, r1'],
		# examples of ubfx GPR , GPR , NUM , NUM
		['\xF3\xC1\x08\x18','ubfx r8, r1, #0, #0x19'],
		['\xF3\xCD\x00\x00','ubfx r0, sp, #0, #1'],
		['\xF7\xC4\x00\x60','ubfx r0, r4, #1, #1'],
		['\xF3\xC0\x02\x30','ubfx r2, r0, #0, #0x11'],
		# examples of udf.w NUM
		['\xF7\xF2\xA4\x14','udf.w #0x2414'],
		['\xF7\xF8\xA2\x02','udf.w #0x8202'],
		['\xF7\xF0\xA4\x60','udf.w #0x460'],
		['\xF7\xF0\xA1\x44','udf.w #0x144'],
		# examples of udiv GPR , GPR , GPR
		['\xFB\xB4\xF0\xF4','udiv r0, r4, r4'],
		['\xFB\xB1\xF1\xF0','udiv r1, r1, r0'],
		['\xFB\xB0\xF8\xF0','udiv r8, r0, r0'],
		['\xFB\xB0\xF0\xF0','udiv r0, r0, r0'],
		# examples of uhadd16 GPR , GPR , GPR
		['\xFA\x92\xF0\x64','uhadd16 r0, r2, r4'],
		['\xFA\x90\xF3\x60','uhadd16 r3, r0, r0'],
		['\xFA\x90\xF1\x60','uhadd16 r1, r0, r0'],
		['\xFA\x9B\xF0\x60','uhadd16 r0, fp, r0'],
		# examples of uhadd8 GPR , GPR , GPR
		['\xFA\x82\xF1\x61','uhadd8 r1, r2, r1'],
		['\xFA\x81\xF4\x64','uhadd8 r4, r1, r4'],
		['\xFA\x80\xF8\x62','uhadd8 r8, r0, r2'],
		['\xFA\x80\xF9\x60','uhadd8 sb, r0, r0'],
		# examples of uhasx GPR , GPR , GPR
		['\xFA\xA2\xF6\x62','uhasx r6, r2, r2'],
		['\xFA\xA0\xF0\x66','uhasx r0, r0, r6'],
		['\xFA\xA8\xF4\x61','uhasx r4, r8, r1'],
		['\xFA\xA4\xF0\x61','uhasx r0, r4, r1'],
		# examples of uhsax GPR , GPR , GPR
		['\xFA\xE0\xF0\x6C','uhsax r0, r0, ip'],
		['\xFA\xE2\xF0\x60','uhsax r0, r2, r0'],
		['\xFA\xE8\xF0\x61','uhsax r0, r8, r1'],
		['\xFA\xE0\xF4\x60','uhsax r4, r0, r0'],
		# examples of uhsub16 GPR , GPR , GPR
		['\xFA\xD0\xFA\x60','uhsub16 sl, r0, r0'],
		['\xFA\xD2\xF0\x64','uhsub16 r0, r2, r4'],
		['\xFA\xD4\xF4\x60','uhsub16 r4, r4, r0'],
		['\xFA\xD0\xF3\x60','uhsub16 r3, r0, r0'],
		# examples of uhsub8 GPR , GPR , GPR
		['\xFA\xC1\xF0\x60','uhsub8 r0, r1, r0'],
		['\xFA\xC0\xF0\x66','uhsub8 r0, r0, r6'],
		['\xFA\xC8\xF0\x61','uhsub8 r0, r8, r1'],
		['\xFA\xCC\xF0\x61','uhsub8 r0, ip, r1'],
		# examples of umaal GPR , GPR , GPR , GPR
		['\xFB\xE0\x82\x6A','umaal r8, r2, r0, sl'],
		['\xFB\xE0\x05\x60','umaal r0, r5, r0, r0'],
		['\xFB\xE0\x00\x67','umaal r0, r0, r0, r7'],
		['\xFB\xE0\x10\x60','umaal r1, r0, r0, r0'],
		# examples of umlal GPR , GPR , GPR , GPR
		['\xFB\xE0\x03\x00','umlal r0, r3, r0, r0'],
		['\xFB\xE0\x90\x02','umlal sb, r0, r0, r2'],
		['\xFB\xE8\x11\x00','umlal r1, r1, r8, r0'],
		['\xFB\xE0\x40\x08','umlal r4, r0, r0, r8'],
		# examples of umull GPR , GPR , GPR , GPR
		['\xFB\xA3\x08\x00','umull r0, r8, r3, r0'],
		['\xFB\xAA\x20\x00','umull r2, r0, sl, r0'],
		['\xFB\xA8\x20\x00','umull r2, r0, r8, r0'],
		['\xFB\xA0\x04\x00','umull r0, r4, r0, r0'],
		# examples of uqadd16 GPR , GPR , GPR
		['\xFA\x90\xF0\x50','uqadd16 r0, r0, r0'],
		['\xFA\x92\xF0\x5A','uqadd16 r0, r2, sl'],
		['\xFA\x98\xF2\x50','uqadd16 r2, r8, r0'],
		['\xFA\x92\xF4\x50','uqadd16 r4, r2, r0'],
		# examples of uqadd8 GPR , GPR , GPR
		['\xFA\x88\xF5\x50','uqadd8 r5, r8, r0'],
		['\xFA\x81\xF1\x50','uqadd8 r1, r1, r0'],
		['\xFA\x80\xF0\x58','uqadd8 r0, r0, r8'],
		['\xFA\x89\xF0\x5C','uqadd8 r0, sb, ip'],
		# examples of uqasx GPR , GPR , GPR
		['\xFA\xA1\xF0\x53','uqasx r0, r1, r3'],
		['\xFA\xA1\xF4\x51','uqasx r4, r1, r1'],
		['\xFA\xA2\xF0\x58','uqasx r0, r2, r8'],
		['\xFA\xA0\xFC\x54','uqasx ip, r0, r4'],
		# examples of uqsax GPR , GPR , GPR
		['\xFA\xE5\xF0\x50','uqsax r0, r5, r0'],
		['\xFA\xE8\xF0\x51','uqsax r0, r8, r1'],
		['\xFA\xE0\xF1\x50','uqsax r1, r0, r0'],
		['\xFA\xE0\xF0\x58','uqsax r0, r0, r8'],
		# examples of uqsub16 GPR , GPR , GPR
		['\xFA\xDC\xF8\x54','uqsub16 r8, ip, r4'],
		['\xFA\xD0\xF4\x50','uqsub16 r4, r0, r0'],
		['\xFA\xDE\xF0\x50','uqsub16 r0, lr, r0'],
		['\xFA\xD0\xF2\x52','uqsub16 r2, r0, r2'],
		# examples of uqsub8 GPR , GPR , GPR
		['\xFA\xC0\xF0\x5D','uqsub8 r0, r0, sp'],
		['\xFA\xC4\xF0\x50','uqsub8 r0, r4, r0'],
		['\xFA\xC0\xF2\x56','uqsub8 r2, r0, r6'],
		['\xFA\xC0\xF0\x51','uqsub8 r0, r0, r1'],
		# examples of usad8 GPR , GPR , GPR
		['\xFB\x70\xF8\x0A','usad8 r8, r0, sl'],
		['\xFB\x78\xF2\x04','usad8 r2, r8, r4'],
		['\xFB\x7A\xF0\x02','usad8 r0, sl, r2'],
		['\xFB\x70\xF2\x04','usad8 r2, r0, r4'],
		# examples of usada8 GPR , GPR , GPR , GPR
		['\xFB\x71\x64\x00','usada8 r4, r1, r0, r6'],
		['\xFB\x7E\x08\x00','usada8 r8, lr, r0, r0'],
		['\xFB\x73\x02\x00','usada8 r2, r3, r0, r0'],
		['\xFB\x73\x02\x08','usada8 r2, r3, r8, r0'],
		# examples of usat GPR , NUM , GPR
		['\xF3\x85\x00\x00','usat r0, #0, r5'],
		['\xF3\x80\x08\x02','usat r8, #2, r0'],
		['\xF3\x80\x00\x03','usat r0, #3, r0'],
		['\xF3\x88\x01\x00','usat r1, #0, r8'],
		# examples of usat GPR , NUM , GPR , SHIFT NUM
		['\xF3\xA0\x00\x46','usat r0, #6, r0, asr #1'],
		['\xF3\x82\x42\x44','usat r2, #4, r2, lsl #0x11'],
		['\xF3\x80\x03\xC0','usat r3, #0, r0, lsl #3'],
		['\xF3\x80\x06\xC0','usat r6, #0, r0, lsl #3'],
		# examples of usat16 GPR , NUM , GPR
		['\xF3\xA0\x00\x0A','usat16 r0, #0xa, r0'],
		['\xF3\xA0\x02\x08','usat16 r2, #8, r0'],
		['\xF3\xA4\x01\x08','usat16 r1, #8, r4'],
		['\xF3\xA0\x00\x08','usat16 r0, #8, r0'],
		# examples of usax GPR , GPR , GPR
		['\xFA\xE0\xF8\x46','usax r8, r0, r6'],
		['\xFA\xE1\xF0\x40','usax r0, r1, r0'],
		['\xFA\xE6\xF0\x42','usax r0, r6, r2'],
		['\xFA\xE0\xF2\x40','usax r2, r0, r0'],
		# examples of usub16 GPR , GPR , GPR
		['\xFA\xD8\xF1\x40','usub16 r1, r8, r0'],
		['\xFA\xD0\xF7\x48','usub16 r7, r0, r8'],
		['\xFA\xD0\xF0\x49','usub16 r0, r0, sb'],
		['\xFA\xD4\xF2\x41','usub16 r2, r4, r1'],
		# examples of usub8 GPR , GPR , GPR
		['\xFA\xC0\xF0\x42','usub8 r0, r0, r2'],
		['\xFA\xC2\xF2\x48','usub8 r2, r2, r8'],
		['\xFA\xC0\xF2\x46','usub8 r2, r0, r6'],
		['\xFA\xC0\xF2\x44','usub8 r2, r0, r4'],
		# examples of uxtab GPR , GPR , GPR
		['\xFA\x50\xF0\x82','uxtab r0, r0, r2'],
		['\xFA\x50\xF8\x85','uxtab r8, r0, r5'],
		['\xFA\x52\xF8\xC0','uxtab r8, r2, r0'],
		['\xFA\x50\xF4\x82','uxtab r4, r0, r2'],
		# examples of uxtab GPR , GPR , GPR , SHIFT NUM
		['\xFA\x50\xF2\x93','uxtab r2, r0, r3, ror #8'],
		['\xFA\x50\xF1\x93','uxtab r1, r0, r3, ror #8'],
		['\xFA\x50\xF0\x90','uxtab r0, r0, r0, ror #8'],
		['\xFA\x50\xF0\x96','uxtab r0, r0, r6, ror #8'],
		# examples of uxtab16 GPR , GPR , GPR
		['\xFA\x30\xF0\x80','uxtab16 r0, r0, r0'],
		['\xFA\x38\xF4\x80','uxtab16 r4, r8, r0'],
		['\xFA\x39\xF0\x80','uxtab16 r0, sb, r0'],
		['\xFA\x34\xF0\x89','uxtab16 r0, r4, sb'],
		# examples of uxtab16 GPR , GPR , GPR , SHIFT NUM
		['\xFA\x33\xF0\x90','uxtab16 r0, r3, r0, ror #8'],
		['\xFA\x34\xF0\x90','uxtab16 r0, r4, r0, ror #8'],
		['\xFA\x30\xF0\x95','uxtab16 r0, r0, r5, ror #8'],
		['\xFA\x30\xF8\x99','uxtab16 r8, r0, sb, ror #8'],
		# examples of uxtah GPR , GPR , GPR
		['\xFA\x14\xF4\x80','uxtah r4, r4, r0'],
		['\xFA\x10\xF8\x81','uxtah r8, r0, r1'],
		['\xFA\x11\xF0\x85','uxtah r0, r1, r5'],
		['\xFA\x12\xF0\x86','uxtah r0, r2, r6'],
		# examples of uxtah GPR , GPR , GPR , SHIFT NUM
		['\xFA\x16\xF1\x90','uxtah r1, r6, r0, ror #8'],
		['\xFA\x14\xF0\x94','uxtah r0, r4, r4, ror #8'],
		['\xFA\x10\xF2\x98','uxtah r2, r0, r8, ror #8'],
		['\xFA\x10\xF0\x98','uxtah r0, r0, r8, ror #8'],
		# examples of uxtb.w GPR , GPR
		['\xFA\x5F\xF0\x80','uxtb.w r0, r0'],
		['\xFA\x5F\xF2\x84','uxtb.w r2, r4'],
		['\xFA\x5F\xF6\x80','uxtb.w r6, r0'],
		['\xFA\x5F\xF2\x82','uxtb.w r2, r2'],
		# examples of uxtb.w GPR , GPR , SHIFT NUM
		['\xFA\x5F\xF8\x9A','uxtb.w r8, sl, ror #8'],
		['\xFA\x5F\xF1\xB0','uxtb.w r1, r0, ror #24'],
		['\xFA\x5F\xF2\xB1','uxtb.w r2, r1, ror #24'],
		['\xFA\x5F\xF0\x90','uxtb.w r0, r0, ror #8'],
		# examples of uxtb16 GPR , GPR
		['\xFA\x3F\xF2\x82','uxtb16 r2, r2'],
		['\xFA\x3F\xF4\x80','uxtb16 r4, r0'],
		['\xFA\x3F\xF0\x80','uxtb16 r0, r0'],
		['\xFA\x3F\xF2\x80','uxtb16 r2, r0'],
		# examples of uxtb16 GPR , GPR , SHIFT NUM
		['\xFA\x3F\xF0\x90','uxtb16 r0, r0, ror #8'],
		['\xFA\x3F\xF8\x91','uxtb16 r8, r1, ror #8'],
		['\xFA\x3F\xF2\xA1','uxtb16 r2, r1, ror #16'],
		['\xFA\x3F\xF0\x92','uxtb16 r0, r2, ror #8'],
		# examples of uxth.w GPR , GPR
		['\xFA\x1F\xF2\x80','uxth.w r2, r0'],
		['\xFA\x1F\xF2\xC2','uxth.w r2, r2'],
		['\xFA\x1F\xF8\x80','uxth.w r8, r0'],
		['\xFA\x1F\xF6\x80','uxth.w r6, r0'],
		# examples of uxth.w GPR , GPR , SHIFT NUM
		['\xFA\x1F\xF8\x98','uxth.w r8, r8, ror #8'],
		['\xFA\x1F\xF8\x96','uxth.w r8, r6, ror #8'],
		['\xFA\x1F\xF0\x99','uxth.w r0, sb, ror #8'],
		['\xFA\x1F\xF8\x9E','uxth.w r8, lr, ror #8'],
		# examples of vaba.s16 DREG , DREG , DREG
		['\xEF\x12\x17\x14','vaba.s16 d1, d2, d4'],
		['\xEF\x10\x47\x10','vaba.s16 d4, d0, d0'],
		['\xEF\x18\x07\x13','vaba.s16 d0, d8, d3'],
		['\xEF\x54\x07\x11','vaba.s16 d16, d4, d1'],
		# examples of vaba.s16 QREG , QREG , QREG
		['\xEF\x18\x07\x50','vaba.s16 q0, q4, q0'],
		['\xEF\x18\x07\xD0','vaba.s16 q0, q12, q0'],
		['\xEF\x10\x27\x54','vaba.s16 q1, q0, q2'],
		['\xEF\x52\x67\x50','vaba.s16 q11, q1, q0'],
		# examples of vaba.s32 DREG , DREG , DREG
		['\xEF\x21\x07\x14','vaba.s32 d0, d1, d4'],
		['\xEF\x24\x87\x90','vaba.s32 d8, d20, d0'],
		['\xEF\x20\x97\x14','vaba.s32 d9, d0, d4'],
		['\xEF\x24\x07\x12','vaba.s32 d0, d4, d2'],
		# examples of vaba.s32 QREG , QREG , QREG
		['\xEF\x20\x27\xF0','vaba.s32 q1, q8, q8'],
		['\xEF\x68\x07\x74','vaba.s32 q8, q4, q10'],
		['\xEF\x22\x07\x58','vaba.s32 q0, q1, q4'],
		['\xEF\x20\x07\x54','vaba.s32 q0, q0, q2'],
		# examples of vaba.s8 DREG , DREG , DREG
		['\xEF\x00\x07\x1C','vaba.s8 d0, d0, d12'],
		['\xEF\x0C\x07\x10','vaba.s8 d0, d12, d0'],
		['\xEF\x40\x07\x18','vaba.s8 d16, d0, d8'],
		['\xEF\x00\x87\x12','vaba.s8 d8, d0, d2'],
		# examples of vaba.s8 QREG , QREG , QREG
		['\xEF\x00\xA7\x58','vaba.s8 q5, q0, q4'],
		['\xEF\x00\x07\x50','vaba.s8 q0, q0, q0'],
		['\xEF\x00\x87\x50','vaba.s8 q4, q0, q0'],
		['\xEF\x00\x07\x70','vaba.s8 q0, q0, q8'],
		# examples of vaba.u16 DREG , DREG , DREG
		['\xFF\x10\x07\x36','vaba.u16 d0, d0, d22'],
		['\xFF\x14\x07\x11','vaba.u16 d0, d4, d1'],
		['\xFF\x12\x97\x12','vaba.u16 d9, d2, d2'],
		['\xFF\x10\x07\x90','vaba.u16 d0, d16, d0'],
		# examples of vaba.u16 QREG , QREG , QREG
		['\xFF\x10\x07\x5C','vaba.u16 q0, q0, q6'],
		['\xFF\x50\x27\x74','vaba.u16 q9, q0, q10'],
		['\xFF\x10\x07\x72','vaba.u16 q0, q0, q9'],
		['\xFF\x54\x07\xF8','vaba.u16 q8, q10, q12'],
		# examples of vaba.u32 DREG , DREG , DREG
		['\xFF\x60\x17\x1A','vaba.u32 d17, d0, d10'],
		['\xFF\x20\x07\x10','vaba.u32 d0, d0, d0'],
		['\xFF\x64\x07\x10','vaba.u32 d16, d4, d0'],
		['\xFF\x21\x87\x18','vaba.u32 d8, d1, d8'],
		# examples of vaba.u32 QREG , QREG , QREG
		['\xFF\x2A\x07\x54','vaba.u32 q0, q5, q2'],
		['\xFF\x24\x87\x54','vaba.u32 q4, q2, q2'],
		['\xFF\x60\x87\x50','vaba.u32 q12, q0, q0'],
		['\xFF\x20\x07\x50','vaba.u32 q0, q0, q0'],
		# examples of vaba.u8 DREG , DREG , DREG
		['\xFF\x02\x47\x90','vaba.u8 d4, d18, d0'],
		['\xFF\x40\x47\x11','vaba.u8 d20, d0, d1'],
		['\xFF\x41\x87\x30','vaba.u8 d24, d1, d16'],
		['\xFF\x00\xC7\x12','vaba.u8 d12, d0, d2'],
		# examples of vaba.u8 QREG , QREG , QREG
		['\xFF\x00\x27\xD4','vaba.u8 q1, q8, q2'],
		['\xFF\x08\x07\x50','vaba.u8 q0, q4, q0'],
		['\xFF\x00\x87\x70','vaba.u8 q4, q0, q8'],
		['\xFF\x00\x07\x50','vaba.u8 q0, q0, q0'],
		# examples of vabal.s16 QREG , DREG , DREG
		['\xEF\x90\xA5\x00','vabal.s16 q5, d0, d0'],
		['\xEF\xD4\x25\x20','vabal.s16 q9, d4, d16'],
		['\xEF\x94\x05\x80','vabal.s16 q0, d20, d0'],
		['\xEF\x91\x05\x0E','vabal.s16 q0, d1, d14'],
		# examples of vabal.s32 QREG , DREG , DREG
		['\xEF\xEA\x05\x00','vabal.s32 q8, d10, d0'],
		['\xEF\xA8\xA5\x80','vabal.s32 q5, d24, d0'],
		['\xEF\xE4\x05\x28','vabal.s32 q8, d4, d24'],
		['\xEF\xA9\x05\x01','vabal.s32 q0, d9, d1'],
		# examples of vabal.s8 QREG , DREG , DREG
		['\xEF\x82\x25\x00','vabal.s8 q1, d2, d0'],
		['\xEF\x80\x05\x00','vabal.s8 q0, d0, d0'],
		['\xEF\x88\x05\xA0','vabal.s8 q0, d24, d16'],
		['\xEF\x88\x05\x20','vabal.s8 q0, d8, d16'],
		# examples of vabal.u16 QREG , DREG , DREG
		['\xFF\x98\x05\x00','vabal.u16 q0, d8, d0'],
		['\xFF\x94\x05\x01','vabal.u16 q0, d4, d1'],
		['\xFF\xD2\x05\x02','vabal.u16 q8, d2, d2'],
		['\xFF\x90\x05\x21','vabal.u16 q0, d0, d17'],
		# examples of vabal.u32 QREG , DREG , DREG
		['\xFF\xA0\x45\x08','vabal.u32 q2, d0, d8'],
		['\xFF\xA8\x05\x80','vabal.u32 q0, d24, d0'],
		['\xFF\xE1\x05\x00','vabal.u32 q8, d1, d0'],
		['\xFF\xA1\x05\x22','vabal.u32 q0, d1, d18'],
		# examples of vabal.u8 QREG , DREG , DREG
		['\xFF\x80\x05\x24','vabal.u8 q0, d0, d20'],
		['\xFF\x80\xC5\x00','vabal.u8 q6, d0, d0'],
		['\xFF\x80\x05\x02','vabal.u8 q0, d0, d2'],
		['\xFF\xC0\x05\x04','vabal.u8 q8, d0, d4'],
		# examples of vabd.f32 DREG , DREG , DREG
		['\xFF\x22\x4D\x00','vabd.f32 d4, d2, d0'],
		['\xFF\x20\x0D\x02','vabd.f32 d0, d0, d2'],
		['\xFF\x20\x4D\x0A','vabd.f32 d4, d0, d10'],
		['\xFF\x61\x0D\x04','vabd.f32 d16, d1, d4'],
		# examples of vabd.f32 QREG , QREG , QREG
		['\xFF\x20\xAD\x40','vabd.f32 q5, q0, q0'],
		['\xFF\x20\x8D\x44','vabd.f32 q4, q0, q2'],
		['\xFF\x20\x0D\x40','vabd.f32 q0, q0, q0'],
		['\xFF\x20\xAD\x48','vabd.f32 q5, q0, q4'],
		# examples of vabd.s16 DREG , DREG , DREG
		['\xEF\x10\x87\x00','vabd.s16 d8, d0, d0'],
		['\xEF\x12\x07\x01','vabd.s16 d0, d2, d1'],
		['\xEF\x18\x07\x05','vabd.s16 d0, d8, d5'],
		['\xEF\x11\x07\x00','vabd.s16 d0, d1, d0'],
		# examples of vabd.s16 QREG , QREG , QREG
		['\xEF\x12\x07\x4C','vabd.s16 q0, q1, q6'],
		['\xEF\x10\x27\x40','vabd.s16 q1, q0, q0'],
		['\xEF\x16\x07\xC0','vabd.s16 q0, q11, q0'],
		['\xEF\x14\xC7\x60','vabd.s16 q6, q2, q8'],
		# examples of vabd.s32 DREG , DREG , DREG
		['\xEF\x60\x17\x0A','vabd.s32 d17, d0, d10'],
		['\xEF\x63\x07\x00','vabd.s32 d16, d3, d0'],
		['\xEF\x28\x27\x80','vabd.s32 d2, d24, d0'],
		['\xEF\x24\x57\x01','vabd.s32 d5, d4, d1'],
		# examples of vabd.s32 QREG , QREG , QREG
		['\xEF\x28\x87\x44','vabd.s32 q4, q4, q2'],
		['\xEF\x22\x07\x40','vabd.s32 q0, q1, q0'],
		['\xEF\x24\xC7\x4C','vabd.s32 q6, q2, q6'],
		['\xEF\x64\x07\xC0','vabd.s32 q8, q10, q0'],
		# examples of vabd.s8 DREG , DREG , DREG
		['\xEF\x08\x17\x20','vabd.s8 d1, d8, d16'],
		['\xEF\x00\x17\x02','vabd.s8 d1, d0, d2'],
		['\xEF\x08\xC7\x00','vabd.s8 d12, d8, d0'],
		['\xEF\x03\x47\x20','vabd.s8 d4, d3, d16'],
		# examples of vabd.s8 QREG , QREG , QREG
		['\xEF\x00\x07\x42','vabd.s8 q0, q0, q1'],
		['\xEF\x02\xC7\x40','vabd.s8 q6, q1, q0'],
		['\xEF\x08\x07\x40','vabd.s8 q0, q4, q0'],
		['\xEF\x04\x87\x42','vabd.s8 q4, q2, q1'],
		# examples of vabd.u16 DREG , DREG , DREG
		['\xFF\x10\x67\x05','vabd.u16 d6, d0, d5'],
		['\xFF\x11\x17\xA0','vabd.u16 d1, d17, d16'],
		['\xFF\x12\x07\x80','vabd.u16 d0, d18, d0'],
		['\xFF\x51\x07\x80','vabd.u16 d16, d17, d0'],
		# examples of vabd.u16 QREG , QREG , QREG
		['\xFF\x14\x07\x40','vabd.u16 q0, q2, q0'],
		['\xFF\x10\x27\x44','vabd.u16 q1, q0, q2'],
		['\xFF\x14\x07\x44','vabd.u16 q0, q2, q2'],
		['\xFF\x50\x87\x48','vabd.u16 q12, q0, q4'],
		# examples of vabd.u32 DREG , DREG , DREG
		['\xFF\x20\x87\x80','vabd.u32 d8, d16, d0'],
		['\xFF\x20\x87\x06','vabd.u32 d8, d0, d6'],
		['\xFF\x21\x37\x01','vabd.u32 d3, d1, d1'],
		['\xFF\x22\x27\x82','vabd.u32 d2, d18, d2'],
		# examples of vabd.u32 QREG , QREG , QREG
		['\xFF\x20\x87\x40','vabd.u32 q4, q0, q0'],
		['\xFF\x24\x47\x60','vabd.u32 q2, q2, q8'],
		['\xFF\x20\x87\x44','vabd.u32 q4, q0, q2'],
		['\xFF\x20\x87\x42','vabd.u32 q4, q0, q1'],
		# examples of vabd.u8 DREG , DREG , DREG
		['\xFF\x00\x97\x02','vabd.u8 d9, d0, d2'],
		['\xFF\x01\x07\x00','vabd.u8 d0, d1, d0'],
		['\xFF\x01\x67\x02','vabd.u8 d6, d1, d2'],
		['\xFF\x03\x17\x00','vabd.u8 d1, d3, d0'],
		# examples of vabd.u8 QREG , QREG , QREG
		['\xFF\x0C\x07\x48','vabd.u8 q0, q6, q4'],
		['\xFF\x40\x07\x60','vabd.u8 q8, q0, q8'],
		['\xFF\x00\x07\x4A','vabd.u8 q0, q0, q5'],
		['\xFF\x02\x87\x40','vabd.u8 q4, q1, q0'],
		# examples of vabdl.s16 QREG , DREG , DREG
		['\xEF\x94\x07\x02','vabdl.s16 q0, d4, d2'],
		['\xEF\xD0\x07\x01','vabdl.s16 q8, d0, d1'],
		['\xEF\x90\x27\x01','vabdl.s16 q1, d0, d1'],
		['\xEF\x92\x27\x00','vabdl.s16 q1, d2, d0'],
		# examples of vabdl.s32 QREG , DREG , DREG
		['\xEF\xA2\x27\xA1','vabdl.s32 q1, d18, d17'],
		['\xEF\xA2\x07\x0A','vabdl.s32 q0, d2, d10'],
		['\xEF\xE0\x07\x21','vabdl.s32 q8, d0, d17'],
		['\xEF\xA2\x07\x00','vabdl.s32 q0, d2, d0'],
		# examples of vabdl.s8 QREG , DREG , DREG
		['\xEF\x80\x07\x04','vabdl.s8 q0, d0, d4'],
		['\xEF\x85\x07\x00','vabdl.s8 q0, d5, d0'],
		['\xEF\x80\x07\x84','vabdl.s8 q0, d16, d4'],
		['\xEF\x80\x27\x00','vabdl.s8 q1, d0, d0'],
		# examples of vabdl.u16 QREG , DREG , DREG
		['\xFF\x90\x47\x08','vabdl.u16 q2, d0, d8'],
		['\xFF\x99\x07\x04','vabdl.u16 q0, d9, d4'],
		['\xFF\x90\x87\x89','vabdl.u16 q4, d16, d9'],
		['\xFF\xD1\x27\x00','vabdl.u16 q9, d1, d0'],
		# examples of vabdl.u32 QREG , DREG , DREG
		['\xFF\xE1\x07\x01','vabdl.u32 q8, d1, d1'],
		['\xFF\xA4\x07\x08','vabdl.u32 q0, d4, d8'],
		['\xFF\xE2\x07\x80','vabdl.u32 q8, d18, d0'],
		['\xFF\xA0\x87\x01','vabdl.u32 q4, d0, d1'],
		# examples of vabdl.u8 QREG , DREG , DREG
		['\xFF\x86\x47\x00','vabdl.u8 q2, d6, d0'],
		['\xFF\x88\xA7\x02','vabdl.u8 q5, d8, d2'],
		['\xFF\x80\x07\x00','vabdl.u8 q0, d0, d0'],
		['\xFF\x88\x07\x82','vabdl.u8 q0, d24, d2'],
		# examples of vabs.f32 DREG , DREG
		['\xFF\xB9\x07\x20','vabs.f32 d0, d16'],
		['\xFF\xB9\x57\x00','vabs.f32 d5, d0'],
		['\xFF\xB9\x47\x01','vabs.f32 d4, d1'],
		['\xFF\xB9\x07\x04','vabs.f32 d0, d4'],
		# examples of vabs.f32 QREG , QREG
		['\xFF\xF9\x87\x42','vabs.f32 q12, q1'],
		['\xFF\xB9\x27\x40','vabs.f32 q1, q0'],
		['\xFF\xB9\x07\x40','vabs.f32 q0, q0'],
		['\xFF\xB9\x47\x44','vabs.f32 q2, q2'],
		# examples of vabs.f64 DREG , DREG
		['\xEE\xB0\x1B\xC0','vabs.f64 d1, d0'],
		['\xEE\xB0\x4B\xE9','vabs.f64 d4, d25'],
		['\xEE\xB0\xCB\xC0','vabs.f64 d12, d0'],
		['\xEE\xF0\x0B\xC0','vabs.f64 d16, d0'],
		# examples of vabs.s16 DREG , DREG
		['\xFF\xB5\x13\x0D','vabs.s16 d1, d13'],
		['\xFF\xB5\x13\x01','vabs.s16 d1, d1'],
		['\xFF\xB5\x03\x01','vabs.s16 d0, d1'],
		['\xFF\xB5\x93\x20','vabs.s16 d9, d16'],
		# examples of vabs.s16 QREG , QREG
		['\xFF\xF5\x03\x40','vabs.s16 q8, q0'],
		['\xFF\xB5\x83\x62','vabs.s16 q4, q9'],
		['\xFF\xB5\x03\x62','vabs.s16 q0, q9'],
		['\xFF\xB5\x83\x44','vabs.s16 q4, q2'],
		# examples of vabs.s32 DREG , DREG
		['\xFF\xB9\x03\x20','vabs.s32 d0, d16'],
		['\xFF\xB9\xA3\x00','vabs.s32 d10, d0'],
		['\xFF\xB9\x43\x01','vabs.s32 d4, d1'],
		['\xFF\xB9\x03\x21','vabs.s32 d0, d17'],
		# examples of vabs.s32 QREG , QREG
		['\xFF\xB9\x23\x40','vabs.s32 q1, q0'],
		['\xFF\xB9\x43\x60','vabs.s32 q2, q8'],
		['\xFF\xB9\x03\x42','vabs.s32 q0, q1'],
		['\xFF\xF9\x43\x40','vabs.s32 q10, q0'],
		# examples of vabs.s8 DREG , DREG
		['\xFF\xB1\x23\x04','vabs.s8 d2, d4'],
		['\xFF\xB1\x03\x02','vabs.s8 d0, d2'],
		['\xFF\xF1\xC3\x20','vabs.s8 d28, d16'],
		['\xFF\xB1\x03\x09','vabs.s8 d0, d9'],
		# examples of vabs.s8 QREG , QREG
		['\xFF\xB1\x03\x40','vabs.s8 q0, q0'],
		['\xFF\xB1\x83\x44','vabs.s8 q4, q2'],
		['\xFF\xB1\x43\x42','vabs.s8 q2, q1'],
		['\xFF\xF1\x83\x40','vabs.s8 q12, q0'],
		# examples of vacge.f32 DREG , DREG , DREG
		['\xFF\x00\x4E\x90','vacge.f32 d4, d16, d0'],
		['\xFF\x00\x9E\x90','vacge.f32 d9, d16, d0'],
		['\xFF\x40\x2E\x10','vacge.f32 d18, d0, d0'],
		['\xFF\x08\x4E\x92','vacge.f32 d4, d24, d2'],
		# examples of vacge.f32 QREG , QREG , QREG
		['\xFF\x06\x2E\x58','vacge.f32 q1, q3, q4'],
		['\xFF\x44\x0E\x50','vacge.f32 q8, q2, q0'],
		['\xFF\x00\x0E\x70','vacge.f32 q0, q0, q8'],
		['\xFF\x00\x0E\xD0','vacge.f32 q0, q8, q0'],
		# examples of vacgt.f32 DREG , DREG , DREG
		['\xFF\x60\x0E\x11','vacgt.f32 d16, d0, d1'],
		['\xFF\x2C\x0E\x12','vacgt.f32 d0, d12, d2'],
		['\xFF\x24\x2E\x9A','vacgt.f32 d2, d20, d10'],
		['\xFF\x60\x0E\x12','vacgt.f32 d16, d0, d2'],
		# examples of vacgt.f32 QREG , QREG , QREG
		['\xFF\x20\x0E\x72','vacgt.f32 q0, q0, q9'],
		['\xFF\x60\x2E\xF0','vacgt.f32 q9, q8, q8'],
		['\xFF\x62\x0E\x78','vacgt.f32 q8, q1, q12'],
		['\xFF\x22\x0E\xD4','vacgt.f32 q0, q9, q2'],
		# examples of vadd.f32 SREG , SREG , SREG
		['\xEE\x30\x2A\xAA','vadd.f32 s4, s1, s21'],
		['\xEE\x32\x0A\x21','vadd.f32 s0, s4, s3'],
		['\xEE\x30\x0A\x81','vadd.f32 s0, s1, s2'],
		['\xEE\x32\x2A\x04','vadd.f32 s4, s4, s8'],
		# examples of vadd.f64 DREG , DREG , DREG
		['\xEE\x31\x1B\x08','vadd.f64 d1, d1, d8'],
		['\xEE\x39\x8B\x20','vadd.f64 d8, d9, d16'],
		['\xEE\x31\x0B\x21','vadd.f64 d0, d1, d17'],
		['\xEE\x32\x2B\x80','vadd.f64 d2, d18, d0'],
		# examples of vadd.i16 DREG , DREG , DREG
		['\xEF\x11\x48\x22','vadd.i16 d4, d1, d18'],
		['\xEF\x11\x08\x08','vadd.i16 d0, d1, d8'],
		['\xEF\x1A\x08\x80','vadd.i16 d0, d26, d0'],
		['\xEF\x16\x48\x28','vadd.i16 d4, d6, d24'],
		# examples of vadd.i16 QREG , QREG , QREG
		['\xEF\x14\x08\x40','vadd.i16 q0, q2, q0'],
		['\xEF\x10\x08\xC0','vadd.i16 q0, q8, q0'],
		['\xEF\x10\xC8\x68','vadd.i16 q6, q0, q12'],
		['\xEF\x50\x68\x40','vadd.i16 q11, q0, q0'],
		# examples of vadd.i32 DREG , DREG , DREG
		['\xEF\x23\xA8\x00','vadd.i32 d10, d3, d0'],
		['\xEF\x22\x08\x23','vadd.i32 d0, d2, d19'],
		['\xEF\x2D\x08\x08','vadd.i32 d0, d13, d8'],
		['\xEF\x21\x08\x21','vadd.i32 d0, d1, d17'],
		# examples of vadd.i32 QREG , QREG , QREG
		['\xEF\x20\x88\x48','vadd.i32 q4, q0, q4'],
		['\xEF\x60\x08\x46','vadd.i32 q8, q0, q3'],
		['\xEF\x20\x08\x40','vadd.i32 q0, q0, q0'],
		['\xEF\x20\x48\x40','vadd.i32 q2, q0, q0'],
		# examples of vadd.i64 DREG , DREG , DREG
		['\xEF\x30\xA8\x00','vadd.i64 d10, d0, d0'],
		['\xEF\x31\x28\x00','vadd.i64 d2, d1, d0'],
		['\xEF\x30\x08\x21','vadd.i64 d0, d0, d17'],
		['\xEF\x30\xA8\xA8','vadd.i64 d10, d16, d24'],
		# examples of vadd.i64 QREG , QREG , QREG
		['\xEF\x70\x08\x40','vadd.i64 q8, q0, q0'],
		['\xEF\x30\x48\x60','vadd.i64 q2, q0, q8'],
		['\xEF\x34\x88\x40','vadd.i64 q4, q2, q0'],
		['\xEF\x38\x48\x42','vadd.i64 q2, q4, q1'],
		# examples of vadd.i8 DREG , DREG , DREG
		['\xEF\x00\x88\x80','vadd.i8 d8, d16, d0'],
		['\xEF\x00\x08\x01','vadd.i8 d0, d0, d1'],
		['\xEF\x00\x08\x29','vadd.i8 d0, d0, d25'],
		['\xEF\x00\x48\x80','vadd.i8 d4, d16, d0'],
		# examples of vadd.i8 QREG , QREG , QREG
		['\xEF\x08\x48\x40','vadd.i8 q2, q4, q0'],
		['\xEF\x04\xA8\xC0','vadd.i8 q5, q10, q0'],
		['\xEF\x02\x08\xC0','vadd.i8 q0, q9, q0'],
		['\xEF\x00\x68\x40','vadd.i8 q3, q0, q0'],
		# examples of vaddhn.i16 DREG , QREG , QREG
		['\xEF\x80\x64\x08','vaddhn.i16 d6, q0, q4'],
		['\xEF\xCE\x84\x00','vaddhn.i16 d24, q7, q0'],
		['\xEF\x82\x04\x00','vaddhn.i16 d0, q1, q0'],
		['\xEF\x88\x14\x00','vaddhn.i16 d1, q4, q0'],
		# examples of vaddhn.i32 DREG , QREG , QREG
		['\xEF\xD0\x04\x02','vaddhn.i32 d16, q0, q1'],
		['\xEF\x98\x04\x08','vaddhn.i32 d0, q4, q4'],
		['\xEF\x90\x04\x04','vaddhn.i32 d0, q0, q2'],
		['\xEF\x94\x04\x00','vaddhn.i32 d0, q2, q0'],
		# examples of vaddhn.i64 DREG , QREG , QREG
		['\xEF\xA4\x94\x00','vaddhn.i64 d9, q2, q0'],
		['\xEF\xAC\x04\x20','vaddhn.i64 d0, q6, q8'],
		['\xEF\xA0\x44\x80','vaddhn.i64 d4, q8, q0'],
		['\xEF\xA2\x04\x00','vaddhn.i64 d0, q1, q0'],
		# examples of vaddl.s16 QREG , DREG , DREG
		['\xEF\x90\x00\x01','vaddl.s16 q0, d0, d1'],
		['\xEF\x90\x00\xA0','vaddl.s16 q0, d16, d16'],
		['\xEF\x90\xC0\x81','vaddl.s16 q6, d16, d1'],
		['\xEF\xD0\x20\x21','vaddl.s16 q9, d0, d17'],
		# examples of vaddl.s32 QREG , DREG , DREG
		['\xEF\xA8\x00\x05','vaddl.s32 q0, d8, d5'],
		['\xEF\xA0\x00\x8A','vaddl.s32 q0, d16, d10'],
		['\xEF\xA2\x00\x00','vaddl.s32 q0, d2, d0'],
		['\xEF\xA8\xC0\x00','vaddl.s32 q6, d8, d0'],
		# examples of vaddl.s8 QREG , DREG , DREG
		['\xEF\x83\x00\x80','vaddl.s8 q0, d19, d0'],
		['\xEF\x81\x00\x20','vaddl.s8 q0, d1, d16'],
		['\xEF\x80\x00\x09','vaddl.s8 q0, d0, d9'],
		['\xEF\x82\x40\x05','vaddl.s8 q2, d2, d5'],
		# examples of vaddl.u16 QREG , DREG , DREG
		['\xFF\x9A\x60\x00','vaddl.u16 q3, d10, d0'],
		['\xFF\x92\x00\x00','vaddl.u16 q0, d2, d0'],
		['\xFF\x90\x00\x08','vaddl.u16 q0, d0, d8'],
		['\xFF\x90\x00\x04','vaddl.u16 q0, d0, d4'],
		# examples of vaddl.u32 QREG , DREG , DREG
		['\xFF\xA2\x00\x80','vaddl.u32 q0, d18, d0'],
		['\xFF\xA0\x40\x00','vaddl.u32 q2, d0, d0'],
		['\xFF\xA0\x00\x00','vaddl.u32 q0, d0, d0'],
		['\xFF\xA2\x00\x00','vaddl.u32 q0, d2, d0'],
		# examples of vaddl.u8 QREG , DREG , DREG
		['\xFF\x80\x00\x08','vaddl.u8 q0, d0, d8'],
		['\xFF\x8A\x20\x21','vaddl.u8 q1, d10, d17'],
		['\xFF\x80\x80\x24','vaddl.u8 q4, d0, d20'],
		['\xFF\x80\x60\x20','vaddl.u8 q3, d0, d16'],
		# examples of vaddw.s16 QREG , QREG , DREG
		['\xEF\x90\xC1\x00','vaddw.s16 q6, q0, d0'],
		['\xEF\xD2\x01\x04','vaddw.s16 q8, q1, d4'],
		['\xEF\x90\x01\x0C','vaddw.s16 q0, q0, d12'],
		['\xEF\x90\x01\x80','vaddw.s16 q0, q8, d0'],
		# examples of vaddw.s32 QREG , QREG , DREG
		['\xEF\xA0\x81\x85','vaddw.s32 q4, q8, d5'],
		['\xEF\xA4\x01\x04','vaddw.s32 q0, q2, d4'],
		['\xEF\xA8\x61\x01','vaddw.s32 q3, q4, d1'],
		['\xEF\xA0\x01\x2C','vaddw.s32 q0, q0, d28'],
		# examples of vaddw.s8 QREG , QREG , DREG
		['\xEF\x82\x01\xA2','vaddw.s8 q0, q9, d18'],
		['\xEF\x8A\x01\x82','vaddw.s8 q0, q13, d2'],
		['\xEF\x80\x01\x02','vaddw.s8 q0, q0, d2'],
		['\xEF\x80\x01\x22','vaddw.s8 q0, q0, d18'],
		# examples of vaddw.u16 QREG , QREG , DREG
		['\xFF\x90\x01\x02','vaddw.u16 q0, q0, d2'],
		['\xFF\x90\x41\x2A','vaddw.u16 q2, q0, d26'],
		['\xFF\x96\x21\x00','vaddw.u16 q1, q3, d0'],
		['\xFF\x9C\x01\x00','vaddw.u16 q0, q6, d0'],
		# examples of vaddw.u32 QREG , QREG , DREG
		['\xFF\xA4\x01\x04','vaddw.u32 q0, q2, d4'],
		['\xFF\xA4\xC1\x00','vaddw.u32 q6, q2, d0'],
		['\xFF\xAC\x81\x00','vaddw.u32 q4, q6, d0'],
		['\xFF\xE0\x01\x28','vaddw.u32 q8, q0, d24'],
		# examples of vaddw.u8 QREG , QREG , DREG
		['\xFF\xC2\x01\x0D','vaddw.u8 q8, q1, d13'],
		['\xFF\x86\x21\x00','vaddw.u8 q1, q3, d0'],
		['\xFF\x80\x01\x84','vaddw.u8 q0, q8, d4'],
		['\xFF\xC0\x01\x00','vaddw.u8 q8, q0, d0'],
		# examples of vand DREG , DREG , DREG
		['\xEF\x40\x11\x9A','vand d17, d16, d10'],
		['\xEF\x06\x01\x30','vand d0, d6, d16'],
		['\xEF\x00\x01\x3C','vand d0, d0, d28'],
		['\xEF\x00\x01\x16','vand d0, d0, d6'],
		# examples of vand QREG , QREG , QREG
		['\xEF\x00\x81\x70','vand q4, q0, q8'],
		['\xEF\x04\x41\xD4','vand q2, q10, q2'],
		['\xEF\x0C\x01\x50','vand q0, q6, q0'],
		['\xEF\x00\x01\xD0','vand q0, q8, q0'],
		# examples of vbic DREG , DREG , DREG
		['\xEF\x54\x01\x10','vbic d16, d4, d0'],
		['\xEF\x12\xC1\x11','vbic d12, d2, d1'],
		['\xEF\x18\x11\x10','vbic d1, d8, d0'],
		['\xEF\x10\x01\x11','vbic d0, d0, d1'],
		# examples of vbic QREG , QREG , QREG
		['\xEF\x18\x01\x54','vbic q0, q4, q2'],
		['\xEF\x10\x21\xD2','vbic q1, q8, q1'],
		['\xEF\x14\x81\x50','vbic q4, q2, q0'],
		['\xEF\x10\x01\x74','vbic q0, q0, q10'],
		# examples of vbic.i16 DREG , NUM
		['\xEF\x86\x89\x30','vbic.i16 d8, #0x60'],
		['\xEF\x84\x29\x30','vbic.i16 d2, #0x40'],
		['\xEF\x80\x09\x32','vbic.i16 d0, #2'],
		['\xEF\xC0\x89\x30','vbic.i16 d24, #0'],
		# examples of vbic.i16 QREG , NUM
		['\xEF\x84\x09\x70','vbic.i16 q0, #0x40'],
		['\xEF\x81\x09\x70','vbic.i16 q0, #0x10'],
		['\xEF\x82\x29\x78','vbic.i16 q1, #0x28'],
		['\xEF\x80\x89\x70','vbic.i16 q4, #0'],
		# examples of vbic.i32 DREG , NUM
		['\xEF\x81\x11\x33','vbic.i32 d1, #0x13'],
		['\xEF\x81\x81\x31','vbic.i32 d8, #0x11'],
		['\xEF\x81\x65\x30','vbic.i32 d6, #0x100000'],
		['\xEF\x84\x41\x30','vbic.i32 d4, #0x40'],
		# examples of vbic.i32 QREG , NUM
		['\xEF\xC0\x01\x78','vbic.i32 q8, #8'],
		['\xEF\x81\x01\x7A','vbic.i32 q0, #0x1a'],
		['\xEF\x80\x01\x7B','vbic.i32 q0, #0xb'],
		['\xEF\x81\x01\x72','vbic.i32 q0, #0x12'],
		# examples of vbif DREG , DREG , DREG
		['\xFF\x30\x41\x90','vbif d4, d16, d0'],
		['\xFF\x34\x01\x14','vbif d0, d4, d4'],
		['\xFF\x30\x91\x90','vbif d9, d16, d0'],
		['\xFF\x30\x21\x18','vbif d2, d0, d8'],
		# examples of vbif QREG , QREG , QREG
		['\xFF\x36\x01\x50','vbif q0, q3, q0'],
		['\xFF\x30\x01\x5C','vbif q0, q0, q6'],
		['\xFF\x34\x01\x70','vbif q0, q2, q8'],
		['\xFF\x30\x21\x50','vbif q1, q0, q0'],
		# examples of vbit DREG , DREG , DREG
		['\xFF\x60\x01\x90','vbit d16, d16, d0'],
		['\xFF\x20\x21\x10','vbit d2, d0, d0'],
		['\xFF\x20\x41\x12','vbit d4, d0, d2'],
		['\xFF\x60\x41\x10','vbit d20, d0, d0'],
		# examples of vbit QREG , QREG , QREG
		['\xFF\x24\x41\xD0','vbit q2, q10, q0'],
		['\xFF\x28\x61\x54','vbit q3, q4, q2'],
		['\xFF\x28\x01\x50','vbit q0, q4, q0'],
		['\xFF\x20\x01\xD0','vbit q0, q8, q0'],
		# examples of vbsl DREG , DREG , DREG
		['\xFF\x12\xC1\x11','vbsl d12, d2, d1'],
		['\xFF\x12\x01\x10','vbsl d0, d2, d0'],
		['\xFF\x10\x41\x10','vbsl d4, d0, d0'],
		['\xFF\x10\xA1\x90','vbsl d10, d16, d0'],
		# examples of vbsl QREG , QREG , QREG
		['\xFF\x10\x01\x58','vbsl q0, q0, q4'],
		['\xFF\x58\x61\x50','vbsl q11, q4, q0'],
		['\xFF\x14\x01\x72','vbsl q0, q2, q9'],
		['\xFF\x10\x01\x52','vbsl q0, q0, q1'],
		# examples of vceq.f32 DREG , DREG , NUM
		['\xFF\xB9\x65\x00','vceq.f32 d6, d0, #0'],
		['\xFF\xF9\x05\x00','vceq.f32 d16, d0, #0'],
		['\xFF\xF9\x05\x01','vceq.f32 d16, d1, #0'],
		['\xFF\xB9\x15\x08','vceq.f32 d1, d8, #0'],
		# examples of vceq.f32 QREG , QREG , NUM
		['\xFF\xB9\x45\x40','vceq.f32 q2, q0, #0'],
		['\xFF\xB9\x05\x40','vceq.f32 q0, q0, #0'],
		['\xFF\xB9\x25\x42','vceq.f32 q1, q1, #0'],
		['\xFF\xB9\x05\x60','vceq.f32 q0, q8, #0'],
		# examples of vceq.i16 DREG , DREG , NUM
		['\xFF\xF5\x01\x08','vceq.i16 d16, d8, #0'],
		['\xFF\xB5\x01\x21','vceq.i16 d0, d17, #0'],
		['\xFF\xF5\x11\x28','vceq.i16 d17, d24, #0'],
		['\xFF\xB5\x41\x02','vceq.i16 d4, d2, #0'],
		# examples of vceq.i16 QREG , QREG , NUM
		['\xFF\xB5\x81\x48','vceq.i16 q4, q4, #0'],
		['\xFF\xB5\x81\x40','vceq.i16 q4, q0, #0'],
		['\xFF\xB5\x01\x48','vceq.i16 q0, q4, #0'],
		['\xFF\xB5\x41\x40','vceq.i16 q2, q0, #0'],
		# examples of vceq.i32 DREG , DREG , NUM
		['\xFF\xF9\x31\x02','vceq.i32 d19, d2, #0'],
		['\xFF\xB9\x01\x00','vceq.i32 d0, d0, #0'],
		['\xFF\xF9\x81\x00','vceq.i32 d24, d0, #0'],
		['\xFF\xB9\x61\x00','vceq.i32 d6, d0, #0'],
		# examples of vceq.i32 QREG , QREG , NUM
		['\xFF\xB9\x01\x60','vceq.i32 q0, q8, #0'],
		['\xFF\xB9\x21\x40','vceq.i32 q1, q0, #0'],
		['\xFF\xB9\x01\x64','vceq.i32 q0, q10, #0'],
		['\xFF\xB9\x01\x40','vceq.i32 q0, q0, #0'],
		# examples of vceq.i8 DREG , DREG , NUM
		['\xFF\xF1\x81\x28','vceq.i8 d24, d24, #0'],
		['\xFF\xB1\x41\x00','vceq.i8 d4, d0, #0'],
		['\xFF\xB1\x21\x01','vceq.i8 d2, d1, #0'],
		['\xFF\xF1\x81\x04','vceq.i8 d24, d4, #0'],
		# examples of vceq.i8 QREG , QREG , NUM
		['\xFF\xB1\x01\x48','vceq.i8 q0, q4, #0'],
		['\xFF\xB1\xA1\x60','vceq.i8 q5, q8, #0'],
		['\xFF\xB1\x01\x40','vceq.i8 q0, q0, #0'],
		['\xFF\xF1\x21\x40','vceq.i8 q9, q0, #0'],
		# examples of vcge.f32 DREG , DREG , DREG
		['\xFF\x00\xAE\x01','vcge.f32 d10, d0, d1'],
		['\xFF\x00\x8E\xA0','vcge.f32 d8, d16, d16'],
		['\xFF\x02\x4E\x08','vcge.f32 d4, d2, d8'],
		['\xFF\x00\x6E\x20','vcge.f32 d6, d0, d16'],
		# examples of vcge.f32 QREG , QREG , QREG
		['\xFF\x02\x0E\x42','vcge.f32 q0, q1, q1'],
		['\xFF\x04\x0E\x44','vcge.f32 q0, q2, q2'],
		['\xFF\x02\x4E\x40','vcge.f32 q2, q1, q0'],
		['\xFF\x00\xAE\x40','vcge.f32 q5, q0, q0'],
		# examples of vcge.s16 DREG , DREG , DREG
		['\xEF\x18\x23\x38','vcge.s16 d2, d8, d24'],
		['\xEF\x50\xC3\x18','vcge.s16 d28, d0, d8'],
		['\xEF\x16\x03\x13','vcge.s16 d0, d6, d3'],
		['\xEF\x11\x43\x10','vcge.s16 d4, d1, d0'],
		# examples of vcge.s16 QREG , QREG , QREG
		['\xEF\x10\x03\xF0','vcge.s16 q0, q8, q8'],
		['\xEF\x1E\x03\x52','vcge.s16 q0, q7, q1'],
		['\xEF\x52\x03\x50','vcge.s16 q8, q1, q0'],
		['\xEF\x50\xC3\x50','vcge.s16 q14, q0, q0'],
		# examples of vcge.s32 DREG , DREG , DREG
		['\xEF\x20\x03\x10','vcge.s32 d0, d0, d0'],
		['\xEF\x24\x03\xB2','vcge.s32 d0, d20, d18'],
		['\xEF\x20\x03\x3C','vcge.s32 d0, d0, d28'],
		['\xEF\x20\x43\x91','vcge.s32 d4, d16, d1'],
		# examples of vcge.s32 QREG , QREG , QREG
		['\xEF\x22\x43\x58','vcge.s32 q2, q1, q4'],
		['\xEF\x24\x23\x52','vcge.s32 q1, q2, q1'],
		['\xEF\x2C\x03\x50','vcge.s32 q0, q6, q0'],
		['\xEF\x20\x03\xD0','vcge.s32 q0, q8, q0'],
		# examples of vcge.s8 DREG , DREG , DREG
		['\xEF\x40\x03\x16','vcge.s8 d16, d0, d6'],
		['\xEF\x00\x43\x10','vcge.s8 d4, d0, d0'],
		['\xEF\x00\x63\x14','vcge.s8 d6, d0, d4'],
		['\xEF\x02\x23\x10','vcge.s8 d2, d2, d0'],
		# examples of vcge.s8 QREG , QREG , QREG
		['\xEF\x08\x03\x54','vcge.s8 q0, q4, q2'],
		['\xEF\x00\x03\x72','vcge.s8 q0, q0, q9'],
		['\xEF\x00\x43\x54','vcge.s8 q2, q0, q2'],
		['\xEF\x02\x03\xD0','vcge.s8 q0, q9, q0'],
		# examples of vcge.u16 DREG , DREG , DREG
		['\xFF\x18\x03\x9A','vcge.u16 d0, d24, d10'],
		['\xFF\x13\x83\x30','vcge.u16 d8, d3, d16'],
		['\xFF\x19\x03\x12','vcge.u16 d0, d9, d2'],
		['\xFF\x1B\x03\x91','vcge.u16 d0, d27, d1'],
		# examples of vcge.u16 QREG , QREG , QREG
		['\xFF\x14\x03\xD4','vcge.u16 q0, q10, q2'],
		['\xFF\x18\x43\xF0','vcge.u16 q2, q12, q8'],
		['\xFF\x54\x83\x52','vcge.u16 q12, q2, q1'],
		['\xFF\x10\x03\xD0','vcge.u16 q0, q8, q0'],
		# examples of vcge.u32 DREG , DREG , DREG
		['\xFF\x20\x23\x31','vcge.u32 d2, d0, d17'],
		['\xFF\x21\x43\x10','vcge.u32 d4, d1, d0'],
		['\xFF\x20\x53\x10','vcge.u32 d5, d0, d0'],
		['\xFF\x60\x03\x93','vcge.u32 d16, d16, d3'],
		# examples of vcge.u32 QREG , QREG , QREG
		['\xFF\x24\x83\x50','vcge.u32 q4, q2, q0'],
		['\xFF\x20\x43\xD0','vcge.u32 q2, q8, q0'],
		['\xFF\x20\x03\x70','vcge.u32 q0, q0, q8'],
		['\xFF\x20\x03\x78','vcge.u32 q0, q0, q12'],
		# examples of vcge.u8 DREG , DREG , DREG
		['\xFF\x00\x03\x10','vcge.u8 d0, d0, d0'],
		['\xFF\x00\x43\x18','vcge.u8 d4, d0, d8'],
		['\xFF\x04\x43\x11','vcge.u8 d4, d4, d1'],
		['\xFF\x40\x43\x10','vcge.u8 d20, d0, d0'],
		# examples of vcge.u8 QREG , QREG , QREG
		['\xFF\x08\x43\xD6','vcge.u8 q2, q12, q3'],
		['\xFF\x04\x03\x58','vcge.u8 q0, q2, q4'],
		['\xFF\x40\x43\x58','vcge.u8 q10, q0, q4'],
		['\xFF\x4C\x03\x54','vcge.u8 q8, q6, q2'],
		# examples of vcgt.f32 DREG , DREG , DREG
		['\xFF\x28\x0E\x0A','vcgt.f32 d0, d8, d10'],
		['\xFF\x60\x4E\x00','vcgt.f32 d20, d0, d0'],
		['\xFF\x2A\x0E\x01','vcgt.f32 d0, d10, d1'],
		['\xFF\x28\x1E\x20','vcgt.f32 d1, d8, d16'],
		# examples of vcgt.f32 DREG , DREG , NUM
		['\xFF\xF9\x04\x0C','vcgt.f32 d16, d12, #0'],
		['\xFF\xF9\x04\x00','vcgt.f32 d16, d0, #0'],
		['\xFF\xB9\x04\x01','vcgt.f32 d0, d1, #0'],
		['\xFF\xB9\x14\x08','vcgt.f32 d1, d8, #0'],
		# examples of vcgt.f32 QREG , QREG , NUM
		['\xFF\xB9\x84\x40','vcgt.f32 q4, q0, #0'],
		['\xFF\xB9\x04\x60','vcgt.f32 q0, q8, #0'],
		['\xFF\xB9\xA4\x40','vcgt.f32 q5, q0, #0'],
		['\xFF\xF9\x04\x40','vcgt.f32 q8, q0, #0'],
		# examples of vcgt.s16 DREG , DREG , DREG
		['\xEF\x11\x13\x00','vcgt.s16 d1, d1, d0'],
		['\xEF\x11\x43\x00','vcgt.s16 d4, d1, d0'],
		['\xEF\x14\x83\x80','vcgt.s16 d8, d20, d0'],
		['\xEF\x15\x43\x81','vcgt.s16 d4, d21, d1'],
		# examples of vcgt.s16 DREG , DREG , NUM
		['\xFF\xF5\x00\x00','vcgt.s16 d16, d0, #0'],
		['\xFF\xF5\x00\x20','vcgt.s16 d16, d16, #0'],
		['\xFF\xF5\x30\x00','vcgt.s16 d19, d0, #0'],
		['\xFF\xB5\x00\x01','vcgt.s16 d0, d1, #0'],
		# examples of vcgt.s16 QREG , QREG , NUM
		['\xFF\xB5\x20\x64','vcgt.s16 q1, q10, #0'],
		['\xFF\xB5\x00\x40','vcgt.s16 q0, q0, #0'],
		['\xFF\xB5\x00\x4A','vcgt.s16 q0, q5, #0'],
		['\xFF\xB5\x60\x48','vcgt.s16 q3, q4, #0'],
		# examples of vcgt.s32 DREG , DREG , DREG
		['\xEF\x28\x43\x00','vcgt.s32 d4, d8, d0'],
		['\xEF\x29\x03\x0C','vcgt.s32 d0, d9, d12'],
		['\xEF\x28\x03\x0B','vcgt.s32 d0, d8, d11'],
		['\xEF\x25\x13\x04','vcgt.s32 d1, d5, d4'],
		# examples of vcgt.s32 DREG , DREG , NUM
		['\xFF\xB9\x20\x0C','vcgt.s32 d2, d12, #0'],
		['\xFF\xB9\x00\x08','vcgt.s32 d0, d8, #0'],
		['\xFF\xF9\x10\x00','vcgt.s32 d17, d0, #0'],
		['\xFF\xB9\x00\x00','vcgt.s32 d0, d0, #0'],
		# examples of vcgt.s32 QREG , QREG , NUM
		['\xFF\xF9\x00\x42','vcgt.s32 q8, q1, #0'],
		['\xFF\xB9\x20\x40','vcgt.s32 q1, q0, #0'],
		['\xFF\xB9\x00\x42','vcgt.s32 q0, q1, #0'],
		['\xFF\xF9\x80\x40','vcgt.s32 q12, q0, #0'],
		# examples of vcgt.s8 DREG , DREG , NUM
		['\xFF\xF1\x30\x09','vcgt.s8 d19, d9, #0'],
		['\xFF\xF1\x00\x00','vcgt.s8 d16, d0, #0'],
		['\xFF\xB1\x00\x05','vcgt.s8 d0, d5, #0'],
		['\xFF\xF1\xA0\x08','vcgt.s8 d26, d8, #0'],
		# examples of vcgt.s8 QREG , QREG , NUM
		['\xFF\xB1\x00\x44','vcgt.s8 q0, q2, #0'],
		['\xFF\xB1\x20\x42','vcgt.s8 q1, q1, #0'],
		['\xFF\xB1\x60\x60','vcgt.s8 q3, q8, #0'],
		['\xFF\xB1\x40\x48','vcgt.s8 q2, q4, #0'],
		# examples of vcgt.u16 DREG , DREG , DREG
		['\xFF\x15\x03\x04','vcgt.u16 d0, d5, d4'],
		['\xFF\x18\x03\x08','vcgt.u16 d0, d8, d8'],
		['\xFF\x11\x83\x08','vcgt.u16 d8, d1, d8'],
		['\xFF\x11\x03\x82','vcgt.u16 d0, d17, d2'],
		# examples of vcgt.u16 QREG , QREG , QREG
		['\xFF\x54\x43\x40','vcgt.u16 q10, q2, q0'],
		['\xFF\x10\x03\x44','vcgt.u16 q0, q0, q2'],
		['\xFF\x12\x03\x40','vcgt.u16 q0, q1, q0'],
		['\xFF\x52\x03\x40','vcgt.u16 q8, q1, q0'],
		# examples of vcgt.u32 DREG , DREG , DREG
		['\xFF\x60\x13\x80','vcgt.u32 d17, d16, d0'],
		['\xFF\x20\x53\x04','vcgt.u32 d5, d0, d4'],
		['\xFF\x25\x03\x20','vcgt.u32 d0, d5, d16'],
		['\xFF\x68\x63\x01','vcgt.u32 d22, d8, d1'],
		# examples of vcgt.u32 QREG , QREG , QREG
		['\xFF\x20\x03\x40','vcgt.u32 q0, q0, q0'],
		['\xFF\x20\x23\xC4','vcgt.u32 q1, q8, q2'],
		['\xFF\x28\x43\x40','vcgt.u32 q2, q4, q0'],
		['\xFF\x20\x83\x44','vcgt.u32 q4, q0, q2'],
		# examples of vcgt.u8 DREG , DREG , DREG
		['\xFF\x44\x03\x28','vcgt.u8 d16, d4, d24'],
		['\xFF\x08\x03\x2A','vcgt.u8 d0, d8, d26'],
		['\xFF\x03\x03\x04','vcgt.u8 d0, d3, d4'],
		['\xFF\x00\x13\x87','vcgt.u8 d1, d16, d7'],
		# examples of vcgt.u8 QREG , QREG , QREG
		['\xFF\x42\x03\x40','vcgt.u8 q8, q1, q0'],
		['\xFF\x00\x83\xCA','vcgt.u8 q4, q8, q5'],
		['\xFF\x04\x43\x40','vcgt.u8 q2, q2, q0'],
		['\xFF\x08\x03\x48','vcgt.u8 q0, q4, q4'],
		# examples of vcle.f32 DREG , DREG , NUM
		['\xFF\xB9\x55\x88','vcle.f32 d5, d8, #0'],
		['\xFF\xB9\x65\x81','vcle.f32 d6, d1, #0'],
		['\xFF\xB9\x05\x84','vcle.f32 d0, d4, #0'],
		['\xFF\xF9\x05\x86','vcle.f32 d16, d6, #0'],
		# examples of vcle.f32 QREG , QREG , NUM
		['\xFF\xB9\x05\xC0','vcle.f32 q0, q0, #0'],
		['\xFF\xB9\x85\xC4','vcle.f32 q4, q2, #0'],
		['\xFF\xF9\x05\xE8','vcle.f32 q8, q12, #0'],
		['\xFF\xB9\x45\xC0','vcle.f32 q2, q0, #0'],
		# examples of vcle.s16 DREG , DREG , NUM
		['\xFF\xB5\x91\xA0','vcle.s16 d9, d16, #0'],
		['\xFF\xB5\x81\x8C','vcle.s16 d8, d12, #0'],
		['\xFF\xB5\xD1\x81','vcle.s16 d13, d1, #0'],
		['\xFF\xB5\x21\x80','vcle.s16 d2, d0, #0'],
		# examples of vcle.s16 QREG , QREG , NUM
		['\xFF\xF5\x21\xE8','vcle.s16 q9, q12, #0'],
		['\xFF\xB5\x01\xC2','vcle.s16 q0, q1, #0'],
		['\xFF\xF5\x01\xC0','vcle.s16 q8, q0, #0'],
		['\xFF\xB5\x21\xC8','vcle.s16 q1, q4, #0'],
		# examples of vcle.s32 DREG , DREG , NUM
		['\xFF\xB9\x11\x80','vcle.s32 d1, d0, #0'],
		['\xFF\xB9\x01\xA0','vcle.s32 d0, d16, #0'],
		['\xFF\xB9\x01\xA2','vcle.s32 d0, d18, #0'],
		['\xFF\xB9\x81\x80','vcle.s32 d8, d0, #0'],
		# examples of vcle.s32 QREG , QREG , NUM
		['\xFF\xB9\x01\xCA','vcle.s32 q0, q5, #0'],
		['\xFF\xF9\x41\xE2','vcle.s32 q10, q9, #0'],
		['\xFF\xF9\x21\xC2','vcle.s32 q9, q1, #0'],
		['\xFF\xB9\x01\xC0','vcle.s32 q0, q0, #0'],
		# examples of vcle.s8 DREG , DREG , NUM
		['\xFF\xB1\x01\x82','vcle.s8 d0, d2, #0'],
		['\xFF\xB1\x01\x89','vcle.s8 d0, d9, #0'],
		['\xFF\xB1\x41\x84','vcle.s8 d4, d4, #0'],
		['\xFF\xB1\x01\xA9','vcle.s8 d0, d25, #0'],
		# examples of vcle.s8 QREG , QREG , NUM
		['\xFF\xB1\x81\xC0','vcle.s8 q4, q0, #0'],
		['\xFF\xB1\x01\xE0','vcle.s8 q0, q8, #0'],
		['\xFF\xB1\x01\xC0','vcle.s8 q0, q0, #0'],
		['\xFF\xF1\x21\xC0','vcle.s8 q9, q0, #0'],
		# examples of vcls.s16 DREG , DREG
		['\xFF\xF4\x44\x02','vcls.s16 d20, d2'],
		['\xFF\xB4\x14\x02','vcls.s16 d1, d2'],
		['\xFF\xF4\x94\x08','vcls.s16 d25, d8'],
		['\xFF\xB4\x14\x00','vcls.s16 d1, d0'],
		# examples of vcls.s16 QREG , QREG
		['\xFF\xB4\x24\x40','vcls.s16 q1, q0'],
		['\xFF\xB4\x04\x42','vcls.s16 q0, q1'],
		['\xFF\xB4\x04\x44','vcls.s16 q0, q2'],
		['\xFF\xB4\x84\x48','vcls.s16 q4, q4'],
		# examples of vcls.s32 DREG , DREG
		['\xFF\xB8\x04\x00','vcls.s32 d0, d0'],
		['\xFF\xF8\x14\x01','vcls.s32 d17, d1'],
		['\xFF\xF8\x14\x00','vcls.s32 d17, d0'],
		['\xFF\xB8\xA4\x00','vcls.s32 d10, d0'],
		# examples of vcls.s32 QREG , QREG
		['\xFF\xB8\x44\x40','vcls.s32 q2, q0'],
		['\xFF\xB8\x04\x6A','vcls.s32 q0, q13'],
		['\xFF\xB8\x04\x40','vcls.s32 q0, q0'],
		['\xFF\xB8\x44\x48','vcls.s32 q2, q4'],
		# examples of vcls.s8 DREG , DREG
		['\xFF\xB0\x64\x02','vcls.s8 d6, d2'],
		['\xFF\xB0\x24\x00','vcls.s8 d2, d0'],
		['\xFF\xF0\x44\x0A','vcls.s8 d20, d10'],
		['\xFF\xB0\x44\x21','vcls.s8 d4, d17'],
		# examples of vcls.s8 QREG , QREG
		['\xFF\xB0\x84\x40','vcls.s8 q4, q0'],
		['\xFF\xB0\x24\x48','vcls.s8 q1, q4'],
		['\xFF\xB0\x04\x48','vcls.s8 q0, q4'],
		['\xFF\xB0\x04\x60','vcls.s8 q0, q8'],
		# examples of vclt.f32 DREG , DREG , NUM
		['\xFF\xB9\x06\x06','vclt.f32 d0, d6, #0'],
		['\xFF\xB9\x26\x00','vclt.f32 d2, d0, #0'],
		['\xFF\xB9\x06\x01','vclt.f32 d0, d1, #0'],
		['\xFF\xB9\x06\x07','vclt.f32 d0, d7, #0'],
		# examples of vclt.f32 QREG , QREG , NUM
		['\xFF\xB9\x06\x60','vclt.f32 q0, q8, #0'],
		['\xFF\xB9\x86\x48','vclt.f32 q4, q4, #0'],
		['\xFF\xB9\x06\x42','vclt.f32 q0, q1, #0'],
		['\xFF\xB9\x86\x40','vclt.f32 q4, q0, #0'],
		# examples of vclt.s16 DREG , DREG , NUM
		['\xFF\xB5\x42\x08','vclt.s16 d4, d8, #0'],
		['\xFF\xB5\x02\x02','vclt.s16 d0, d2, #0'],
		['\xFF\xB5\x12\x00','vclt.s16 d1, d0, #0'],
		['\xFF\xB5\x42\x00','vclt.s16 d4, d0, #0'],
		# examples of vclt.s16 QREG , QREG , NUM
		['\xFF\xB5\x22\x40','vclt.s16 q1, q0, #0'],
		['\xFF\xB5\x02\x42','vclt.s16 q0, q1, #0'],
		['\xFF\xB5\x02\x64','vclt.s16 q0, q10, #0'],
		['\xFF\xB5\x02\x40','vclt.s16 q0, q0, #0'],
		# examples of vclt.s32 DREG , DREG , NUM
		['\xFF\xB9\x22\x00','vclt.s32 d2, d0, #0'],
		['\xFF\xB9\x82\x28','vclt.s32 d8, d24, #0'],
		['\xFF\xB9\x52\x01','vclt.s32 d5, d1, #0'],
		['\xFF\xF9\x32\x04','vclt.s32 d19, d4, #0'],
		# examples of vclt.s32 QREG , QREG , NUM
		['\xFF\xB9\x22\x48','vclt.s32 q1, q4, #0'],
		['\xFF\xB9\x02\x40','vclt.s32 q0, q0, #0'],
		['\xFF\xB9\x82\x40','vclt.s32 q4, q0, #0'],
		['\xFF\xB9\x82\x60','vclt.s32 q4, q8, #0'],
		# examples of vclt.s8 DREG , DREG , NUM
		['\xFF\xF1\x02\x01','vclt.s8 d16, d1, #0'],
		['\xFF\xF1\x92\x20','vclt.s8 d25, d16, #0'],
		['\xFF\xB1\x02\x28','vclt.s8 d0, d24, #0'],
		['\xFF\xB1\x02\x01','vclt.s8 d0, d1, #0'],
		# examples of vclt.s8 QREG , QREG , NUM
		['\xFF\xF1\x02\x4A','vclt.s8 q8, q5, #0'],
		['\xFF\xB1\x02\x48','vclt.s8 q0, q4, #0'],
		['\xFF\xB1\x42\x40','vclt.s8 q2, q0, #0'],
		['\xFF\xB1\x82\x40','vclt.s8 q4, q0, #0'],
		# examples of vclz.i16 DREG , DREG
		['\xFF\xB4\x04\x88','vclz.i16 d0, d8'],
		['\xFF\xB4\x04\xA4','vclz.i16 d0, d20'],
		['\xFF\xB4\x84\x85','vclz.i16 d8, d5'],
		['\xFF\xB4\x04\x80','vclz.i16 d0, d0'],
		# examples of vclz.i16 QREG , QREG
		['\xFF\xB4\x64\xC0','vclz.i16 q3, q0'],
		['\xFF\xB4\x04\xC0','vclz.i16 q0, q0'],
		['\xFF\xB4\x44\xC4','vclz.i16 q2, q2'],
		['\xFF\xB4\x84\xC4','vclz.i16 q4, q2'],
		# examples of vclz.i32 DREG , DREG
		['\xFF\xB8\x04\x80','vclz.i32 d0, d0'],
		['\xFF\xB8\x34\x84','vclz.i32 d3, d4'],
		['\xFF\xB8\x14\xA0','vclz.i32 d1, d16'],
		['\xFF\xB8\x14\xA8','vclz.i32 d1, d24'],
		# examples of vclz.i32 QREG , QREG
		['\xFF\xB8\x04\xC0','vclz.i32 q0, q0'],
		['\xFF\xB8\x04\xEA','vclz.i32 q0, q13'],
		['\xFF\xF8\x24\xC0','vclz.i32 q9, q0'],
		['\xFF\xB8\x44\xC0','vclz.i32 q2, q0'],
		# examples of vclz.i8 DREG , DREG
		['\xFF\xB0\x54\x80','vclz.i8 d5, d0'],
		['\xFF\xB0\x44\x80','vclz.i8 d4, d0'],
		['\xFF\xB0\x04\x80','vclz.i8 d0, d0'],
		['\xFF\xB0\x14\x80','vclz.i8 d1, d0'],
		# examples of vclz.i8 QREG , QREG
		['\xFF\xB0\x44\xC8','vclz.i8 q2, q4'],
		['\xFF\xB0\x04\xC2','vclz.i8 q0, q1'],
		['\xFF\xB0\x04\xC0','vclz.i8 q0, q0'],
		['\xFF\xB0\x04\xE8','vclz.i8 q0, q12'],
		# examples of vcmp.f32 SREG , NUM
		['\xEE\xF5\x2A\x40','vcmp.f32 s5, #0'],
		['\xEE\xB5\x0A\x40','vcmp.f32 s0, #0'],
		['\xEE\xB5\x3A\x40','vcmp.f32 s6, #0'],
		['\xEE\xB5\x2A\x40','vcmp.f32 s4, #0'],
		# examples of vcmp.f32 SREG , SREG
		['\xEE\xB4\x5A\x41','vcmp.f32 s10, s2'],
		['\xEE\xB4\xAA\x48','vcmp.f32 s20, s16'],
		['\xEE\xB4\x2A\x40','vcmp.f32 s4, s0'],
		['\xEE\xB4\xAA\x40','vcmp.f32 s20, s0'],
		# examples of vcmp.f64 DREG , DREG
		['\xEE\xB4\x0B\x60','vcmp.f64 d0, d16'],
		['\xEE\xF4\x2B\x40','vcmp.f64 d18, d0'],
		['\xEE\xB4\x2B\x48','vcmp.f64 d2, d8'],
		['\xEE\xB4\x8B\x41','vcmp.f64 d8, d1'],
		# examples of vcmp.f64 DREG , NUM
		['\xEE\xB5\x0B\x40','vcmp.f64 d0, #0'],
		['\xEE\xB5\x9B\x40','vcmp.f64 d9, #0'],
		['\xEE\xB5\x2B\x40','vcmp.f64 d2, #0'],
		['\xEE\xB5\x8B\x40','vcmp.f64 d8, #0'],
		# examples of vcmpe.f32 SREG , NUM
		['\xEE\xB5\x1A\xC0','vcmpe.f32 s2, #0'],
		['\xEE\xB5\x4A\xC0','vcmpe.f32 s8, #0'],
		['\xEE\xB5\x0A\xC0','vcmpe.f32 s0, #0'],
		['\xEE\xB5\x2A\xC0','vcmpe.f32 s4, #0'],
		# examples of vcmpe.f32 SREG , SREG
		['\xEE\xB4\x0A\xE0','vcmpe.f32 s0, s1'],
		['\xEE\xB4\x8A\xC0','vcmpe.f32 s16, s0'],
		['\xEE\xB4\x1A\xC1','vcmpe.f32 s2, s2'],
		['\xEE\xF4\x8A\xC0','vcmpe.f32 s17, s0'],
		# examples of vcmpe.f64 DREG , DREG
		['\xEE\xF4\x0B\xC4','vcmpe.f64 d16, d4'],
		['\xEE\xB4\xAB\xC0','vcmpe.f64 d10, d0'],
		['\xEE\xF4\x2B\xC0','vcmpe.f64 d18, d0'],
		['\xEE\xF4\x1B\xC0','vcmpe.f64 d17, d0'],
		# examples of vcmpe.f64 DREG , NUM
		['\xEE\xB5\x4B\xC0','vcmpe.f64 d4, #0'],
		['\xEE\xB5\x0B\xC0','vcmpe.f64 d0, #0'],
		['\xEE\xF5\x2B\xC0','vcmpe.f64 d18, #0'],
		['\xEE\xF5\x1B\xC0','vcmpe.f64 d17, #0'],
		# examples of vcnt.8 DREG , DREG
		['\xFF\xB0\x05\x00','vcnt.8 d0, d0'],
		['\xFF\xB0\x85\x00','vcnt.8 d8, d0'],
		['\xFF\xF0\x45\x21','vcnt.8 d20, d17'],
		['\xFF\xB0\x05\x08','vcnt.8 d0, d8'],
		# examples of vcnt.8 QREG , QREG
		['\xFF\xB0\x05\x40','vcnt.8 q0, q0'],
		['\xFF\xF0\xA5\x40','vcnt.8 q13, q0'],
		['\xFF\xB0\x05\x44','vcnt.8 q0, q2'],
		['\xFF\xF0\x05\x40','vcnt.8 q8, q0'],
		# examples of vcvt.f16.f32 DREG , QREG
		['\xFF\xB6\x06\x0C','vcvt.f16.f32 d0, q6'],
		['\xFF\xB6\xA6\x08','vcvt.f16.f32 d10, q4'],
		['\xFF\xB6\x26\x0C','vcvt.f16.f32 d2, q6'],
		['\xFF\xB6\x06\x06','vcvt.f16.f32 d0, q3'],
		# examples of vcvt.f32.f16 QREG , DREG
		['\xFF\xB6\x07\x00','vcvt.f32.f16 q0, d0'],
		['\xFF\xF6\x07\x20','vcvt.f32.f16 q8, d16'],
		['\xFF\xB6\x47\x0B','vcvt.f32.f16 q2, d11'],
		['\xFF\xB6\x87\x00','vcvt.f32.f16 q4, d0'],
		# examples of vcvt.f32.f64 SREG , DREG
		['\xEE\xB7\x8B\xE1','vcvt.f32.f64 s16, d17'],
		['\xEE\xB7\x2B\xC1','vcvt.f32.f64 s4, d1'],
		['\xEE\xF7\x8B\xC0','vcvt.f32.f64 s17, d0'],
		['\xEE\xF7\x0B\xC6','vcvt.f32.f64 s1, d6'],
		# examples of vcvt.f32.s16 SREG , SREG , NUM
		['\xEE\xBA\x0A\x48','vcvt.f32.s16 s0, s0, #0'],
		['\xEE\xBA\x8A\x4A','vcvt.f32.s16 s16, s16, #0xfffffffc'],
		['\xEE\xBA\x2A\x41','vcvt.f32.s16 s4, s4, #0xe'],
		['\xEE\xBA\x2A\x40','vcvt.f32.s16 s4, s4, #0x10'],
		# examples of vcvt.f32.s32 DREG , DREG
		['\xFF\xFB\x86\x02','vcvt.f32.s32 d24, d2'],
		['\xFF\xBB\x86\x01','vcvt.f32.s32 d8, d1'],
		['\xFF\xBB\x86\x0C','vcvt.f32.s32 d8, d12'],
		['\xFF\xBB\xC6\x08','vcvt.f32.s32 d12, d8'],
		# examples of vcvt.f32.s32 DREG , DREG , NUM
		['\xEF\xAD\x0E\x30','vcvt.f32.s32 d0, d16, #0x13'],
		['\xEF\xF3\x0E\x13','vcvt.f32.s32 d16, d3, #0xd'],
		['\xEF\xAB\x0E\x10','vcvt.f32.s32 d0, d0, #0x15'],
		['\xEF\xB9\x1E\x30','vcvt.f32.s32 d1, d16, #7'],
		# examples of vcvt.f32.s32 QREG , QREG
		['\xFF\xBB\x06\x44','vcvt.f32.s32 q0, q2'],
		['\xFF\xBB\x06\x42','vcvt.f32.s32 q0, q1'],
		['\xFF\xBB\x66\x48','vcvt.f32.s32 q3, q4'],
		['\xFF\xBB\x26\x40','vcvt.f32.s32 q1, q0'],
		# examples of vcvt.f32.s32 QREG , QREG , NUM
		['\xEF\xBB\x0E\x50','vcvt.f32.s32 q0, q0, #5'],
		['\xEF\xB9\x4E\x72','vcvt.f32.s32 q2, q9, #7'],
		['\xEF\xB3\x4E\x52','vcvt.f32.s32 q2, q1, #0xd'],
		['\xEF\xBA\x0E\x50','vcvt.f32.s32 q0, q0, #6'],
		# examples of vcvt.f32.u16 SREG , SREG , NUM
		['\xEE\xBB\x0A\x48','vcvt.f32.u16 s0, s0, #0'],
		['\xEE\xFB\x0A\x40','vcvt.f32.u16 s1, s1, #0x10'],
		['\xEE\xBB\x0A\x46','vcvt.f32.u16 s0, s0, #4'],
		['\xEE\xBB\x0A\x40','vcvt.f32.u16 s0, s0, #0x10'],
		# examples of vcvt.f32.u32 DREG , DREG , NUM
		['\xFF\xA8\x0E\x14','vcvt.f32.u32 d0, d4, #0x18'],
		['\xFF\xA0\x6E\x30','vcvt.f32.u32 d6, d16, #0x20'],
		['\xFF\xF0\x4E\x10','vcvt.f32.u32 d20, d0, #0x10'],
		['\xFF\xB0\x0E\x13','vcvt.f32.u32 d0, d3, #0x10'],
		# examples of vcvt.f32.u32 QREG , QREG , NUM
		['\xFF\xE0\x0E\x52','vcvt.f32.u32 q8, q1, #0x20'],
		['\xFF\xA0\x4E\x58','vcvt.f32.u32 q2, q4, #0x20'],
		['\xFF\xA0\xAE\x50','vcvt.f32.u32 q5, q0, #0x20'],
		['\xFF\xB1\x8E\x52','vcvt.f32.u32 q4, q1, #0xf'],
		# examples of vcvt.f64.f32 DREG , SREG
		['\xEE\xB7\x0A\xC1','vcvt.f64.f32 d0, s2'],
		['\xEE\xB7\x0A\xC0','vcvt.f64.f32 d0, s0'],
		['\xEE\xB7\x2A\xEA','vcvt.f64.f32 d2, s21'],
		['\xEE\xB7\xCA\xC2','vcvt.f64.f32 d12, s4'],
		# examples of vcvt.f64.s16 DREG , DREG , NUM
		['\xEE\xBA\x0B\x40','vcvt.f64.s16 d0, d0, #0x10'],
		['\xEE\xFA\x0B\x42','vcvt.f64.s16 d16, d16, #0xc'],
		['\xEE\xBA\xCB\x68','vcvt.f64.s16 d12, d12, #0xffffffff'],
		['\xEE\xFA\xCB\x40','vcvt.f64.s16 d28, d28, #0x10'],
		# examples of vcvt.f64.s32 DREG , DREG , NUM
		['\xEE\xBA\x4B\xC1','vcvt.f64.s32 d4, d4, #0x1e'],
		['\xEE\xBA\x1B\xC2','vcvt.f64.s32 d1, d1, #0x1c'],
		['\xEE\xBA\x0B\xC0','vcvt.f64.s32 d0, d0, #0x20'],
		['\xEE\xBA\x4B\xCA','vcvt.f64.s32 d4, d4, #0xc'],
		# examples of vcvt.f64.s32 DREG , SREG
		['\xEE\xB8\x8B\xC4','vcvt.f64.s32 d8, s8'],
		['\xEE\xB8\x0B\xCA','vcvt.f64.s32 d0, s20'],
		['\xEE\xB8\x0B\xC8','vcvt.f64.s32 d0, s16'],
		['\xEE\xF8\x0B\xC2','vcvt.f64.s32 d16, s4'],
		# examples of vcvt.f64.u16 DREG , DREG , NUM
		['\xEE\xBB\x8B\x62','vcvt.f64.u16 d8, d8, #0xb'],
		['\xEE\xBB\x4B\x44','vcvt.f64.u16 d4, d4, #8'],
		['\xEE\xBB\x0B\x40','vcvt.f64.u16 d0, d0, #0x10'],
		['\xEE\xBB\x1B\x62','vcvt.f64.u16 d1, d1, #0xb'],
		# examples of vcvt.f64.u32 DREG , DREG , NUM
		['\xEE\xBB\x0B\xC0','vcvt.f64.u32 d0, d0, #0x20'],
		['\xEE\xBB\x0B\xC2','vcvt.f64.u32 d0, d0, #0x1c'],
		['\xEE\xBB\x0B\xC8','vcvt.f64.u32 d0, d0, #0x10'],
		['\xEE\xBB\x0B\xE1','vcvt.f64.u32 d0, d0, #0x1d'],
		# examples of vcvt.f64.u32 DREG , SREG
		['\xEE\xB8\x0B\x60','vcvt.f64.u32 d0, s1'],
		['\xEE\xF8\x0B\x40','vcvt.f64.u32 d16, s0'],
		['\xEE\xF8\x6B\x40','vcvt.f64.u32 d22, s0'],
		['\xEE\xB8\x2B\x40','vcvt.f64.u32 d2, s0'],
		# examples of vcvt.s16.f32 SREG , SREG , NUM
		['\xEE\xBE\xBA\x40','vcvt.s16.f32 s22, s22, #0x10'],
		['\xEE\xFE\x1A\x40','vcvt.s16.f32 s3, s3, #0x10'],
		['\xEE\xBE\x5A\x40','vcvt.s16.f32 s10, s10, #0x10'],
		['\xEE\xBE\xAA\x64','vcvt.s16.f32 s20, s20, #7'],
		# examples of vcvt.s16.f64 DREG , DREG , NUM
		['\xEE\xBE\x5B\x62','vcvt.s16.f64 d5, d5, #0xb'],
		['\xEE\xBE\x1B\x60','vcvt.s16.f64 d1, d1, #0xf'],
		['\xEE\xBE\x2B\x4A','vcvt.s16.f64 d2, d2, #0xfffffffc'],
		['\xEE\xBE\x0B\x4A','vcvt.s16.f64 d0, d0, #0xfffffffc'],
		# examples of vcvt.s32.f32 DREG , DREG
		['\xFF\xBB\x07\x00','vcvt.s32.f32 d0, d0'],
		['\xFF\xFB\x47\x04','vcvt.s32.f32 d20, d4'],
		['\xFF\xBB\x27\x05','vcvt.s32.f32 d2, d5'],
		['\xFF\xBB\x07\x01','vcvt.s32.f32 d0, d1'],
		# examples of vcvt.s32.f32 DREG , DREG , NUM
		['\xEF\xB3\x0F\x19','vcvt.s32.f32 d0, d9, #0xd'],
		['\xEF\xAB\x4F\x10','vcvt.s32.f32 d4, d0, #0x15'],
		['\xEF\xB3\x0F\x11','vcvt.s32.f32 d0, d1, #0xd'],
		['\xEF\xBB\x0F\x1C','vcvt.s32.f32 d0, d12, #5'],
		# examples of vcvt.s32.f32 QREG , QREG
		['\xFF\xBB\x47\x44','vcvt.s32.f32 q2, q2'],
		['\xFF\xBB\x47\x60','vcvt.s32.f32 q2, q8'],
		['\xFF\xBB\x07\x68','vcvt.s32.f32 q0, q12'],
		['\xFF\xFB\x07\x60','vcvt.s32.f32 q8, q8'],
		# examples of vcvt.s32.f32 QREG , QREG , NUM
		['\xEF\xFB\x0F\x50','vcvt.s32.f32 q8, q0, #5'],
		['\xEF\xBB\x6F\x50','vcvt.s32.f32 q3, q0, #5'],
		['\xEF\xAB\x4F\x50','vcvt.s32.f32 q2, q0, #0x15'],
		['\xEF\xAF\x0F\x50','vcvt.s32.f32 q0, q0, #0x11'],
		# examples of vcvt.s32.f64 DREG , DREG , NUM
		['\xEE\xBE\x0B\xC2','vcvt.s32.f64 d0, d0, #0x1c'],
		['\xEE\xBE\x0B\xC0','vcvt.s32.f64 d0, d0, #0x20'],
		['\xEE\xBE\x4B\xC1','vcvt.s32.f64 d4, d4, #0x1e'],
		['\xEE\xBE\x0B\xE2','vcvt.s32.f64 d0, d0, #0x1b'],
		# examples of vcvt.s32.f64 SREG , DREG
		['\xEE\xBD\x0B\xC4','vcvt.s32.f64 s0, d4'],
		['\xEE\xBD\x2B\xC2','vcvt.s32.f64 s4, d2'],
		['\xEE\xBD\x8B\xC0','vcvt.s32.f64 s16, d0'],
		['\xEE\xBD\x4B\xC0','vcvt.s32.f64 s8, d0'],
		# examples of vcvt.u16.f32 SREG , SREG , NUM
		['\xEE\xFF\x0A\x42','vcvt.u16.f32 s1, s1, #0xc'],
		['\xEE\xFF\x3A\x40','vcvt.u16.f32 s7, s7, #0x10'],
		['\xEE\xFF\x0A\x40','vcvt.u16.f32 s1, s1, #0x10'],
		['\xEE\xBF\x4A\x44','vcvt.u16.f32 s8, s8, #8'],
		# examples of vcvt.u16.f64 DREG , DREG , NUM
		['\xEE\xBF\x1B\x40','vcvt.u16.f64 d1, d1, #0x10'],
		['\xEE\xBF\x0B\x40','vcvt.u16.f64 d0, d0, #0x10'],
		['\xEE\xBF\x4B\x44','vcvt.u16.f64 d4, d4, #8'],
		['\xEE\xBF\x0B\x45','vcvt.u16.f64 d0, d0, #6'],
		# examples of vcvt.u32.f32 DREG , DREG , NUM
		['\xFF\xA0\x0F\x34','vcvt.u32.f32 d0, d20, #0x20'],
		['\xFF\xB0\x8F\x12','vcvt.u32.f32 d8, d2, #0x10'],
		['\xFF\xA0\x1F\x10','vcvt.u32.f32 d1, d0, #0x20'],
		['\xFF\xE2\x0F\x10','vcvt.u32.f32 d16, d0, #0x1e'],
		# examples of vcvt.u32.f32 QREG , QREG , NUM
		['\xFF\xA2\x0F\x50','vcvt.u32.f32 q0, q0, #0x1e'],
		['\xFF\xB0\x6F\x52','vcvt.u32.f32 q3, q1, #0x10'],
		['\xFF\xA0\x6F\x70','vcvt.u32.f32 q3, q8, #0x20'],
		['\xFF\xE0\x0F\x58','vcvt.u32.f32 q8, q4, #0x20'],
		# examples of vcvt.u32.f64 DREG , DREG , NUM
		['\xEE\xFF\x0B\xC0','vcvt.u32.f64 d16, d16, #0x20'],
		['\xEE\xBF\x4B\xC0','vcvt.u32.f64 d4, d4, #0x20'],
		['\xEE\xBF\x2B\xC0','vcvt.u32.f64 d2, d2, #0x20'],
		['\xEE\xBF\x1B\xC0','vcvt.u32.f64 d1, d1, #0x20'],
		# examples of vcvt.u32.f64 SREG , DREG
		['\xEE\xBC\x0B\xC3','vcvt.u32.f64 s0, d3'],
		['\xEE\xBC\x8B\xCA','vcvt.u32.f64 s16, d10'],
		['\xEE\xBC\x1B\xC1','vcvt.u32.f64 s2, d1'],
		['\xEE\xBC\x4B\xE8','vcvt.u32.f64 s8, d24'],
		# examples of vcvta.s32.f32 SREG , SREG
		['\xFE\xBC\x0A\xC0','vcvta.s32.f32 s0, s0'],
		['\xFE\xBC\x0A\xE1','vcvta.s32.f32 s0, s3'],
		['\xFE\xBC\x1A\xC0','vcvta.s32.f32 s2, s0'],
		['\xFE\xFC\x0A\xCC','vcvta.s32.f32 s1, s24'],
		# examples of vcvta.s32.f64 SREG , DREG
		['\xFE\xFC\x1B\xC2','vcvta.s32.f64 s3, d2'],
		['\xFE\xBC\x2B\xC9','vcvta.s32.f64 s4, d9'],
		['\xFE\xBC\x0B\xC0','vcvta.s32.f64 s0, d0'],
		['\xFE\xBC\x0B\xE0','vcvta.s32.f64 s0, d16'],
		# examples of vcvta.u32.f32 SREG , SREG
		['\xFE\xBC\x0A\x48','vcvta.u32.f32 s0, s16'],
		['\xFE\xBC\x3A\x40','vcvta.u32.f32 s6, s0'],
		['\xFE\xBC\x8A\x40','vcvta.u32.f32 s16, s0'],
		['\xFE\xFC\x4A\x44','vcvta.u32.f32 s9, s8'],
		# examples of vcvta.u32.f64 SREG , DREG
		['\xFE\xFC\x2B\x40','vcvta.u32.f64 s5, d0'],
		['\xFE\xBC\x2B\x61','vcvta.u32.f64 s4, d17'],
		['\xFE\xBC\x0B\x40','vcvta.u32.f64 s0, d0'],
		['\xFE\xBC\x7B\x40','vcvta.u32.f64 s14, d0'],
		# examples of vcvtb.f16.f32 SREG , SREG
		['\xEE\xB3\x4A\x44','vcvtb.f16.f32 s8, s8'],
		['\xEE\xB3\x0A\x4C','vcvtb.f16.f32 s0, s24'],
		['\xEE\xF3\x0A\x41','vcvtb.f16.f32 s1, s2'],
		['\xEE\xB3\x1A\x41','vcvtb.f16.f32 s2, s2'],
		# examples of vcvtb.f16.f64 SREG , DREG
		['\xEE\xB3\x8B\x40','vcvtb.f16.f64 s16, d0'],
		['\xEE\xB3\x0B\x48','vcvtb.f16.f64 s0, d8'],
		['\xEE\xF3\x0B\x41','vcvtb.f16.f64 s1, d1'],
		['\xEE\xB3\x1B\x48','vcvtb.f16.f64 s2, d8'],
		# examples of vcvtb.f32.f16 SREG , SREG
		['\xEE\xB2\x0A\x40','vcvtb.f32.f16 s0, s0'],
		['\xEE\xB2\x0A\x61','vcvtb.f32.f16 s0, s3'],
		['\xEE\xB2\x0A\x68','vcvtb.f32.f16 s0, s17'],
		['\xEE\xB2\x2A\x44','vcvtb.f32.f16 s4, s8'],
		# examples of vcvtb.f64.f16 DREG , SREG
		['\xEE\xF2\x0B\x40','vcvtb.f64.f16 d16, s0'],
		['\xEE\xF2\x0B\x43','vcvtb.f64.f16 d16, s6'],
		['\xEE\xB2\x0B\x40','vcvtb.f64.f16 d0, s0'],
		['\xEE\xB2\xEB\x40','vcvtb.f64.f16 d14, s0'],
		# examples of vcvtm.s32.f32 SREG , SREG
		['\xFE\xFF\x0A\xC0','vcvtm.s32.f32 s1, s0'],
		['\xFE\xBF\x0A\xC4','vcvtm.s32.f32 s0, s8'],
		['\xFE\xFF\x0A\xC4','vcvtm.s32.f32 s1, s8'],
		['\xFE\xBF\x1A\xC0','vcvtm.s32.f32 s2, s0'],
		# examples of vcvtm.s32.f64 SREG , DREG
		['\xFE\xBF\x0B\xE1','vcvtm.s32.f64 s0, d17'],
		['\xFE\xBF\x8B\xC4','vcvtm.s32.f64 s16, d4'],
		['\xFE\xBF\x2B\xC2','vcvtm.s32.f64 s4, d2'],
		['\xFE\xFF\x2B\xC0','vcvtm.s32.f64 s5, d0'],
		# examples of vcvtm.u32.f32 SREG , SREG
		['\xFE\xBF\x4A\x60','vcvtm.u32.f32 s8, s1'],
		['\xFE\xBF\x0A\x42','vcvtm.u32.f32 s0, s4'],
		['\xFE\xBF\x4A\x40','vcvtm.u32.f32 s8, s0'],
		['\xFE\xBF\x0A\x41','vcvtm.u32.f32 s0, s2'],
		# examples of vcvtm.u32.f64 SREG , DREG
		['\xFE\xBF\x0B\x40','vcvtm.u32.f64 s0, d0'],
		['\xFE\xFF\x0B\x42','vcvtm.u32.f64 s1, d2'],
		['\xFE\xBF\x0B\x60','vcvtm.u32.f64 s0, d16'],
		['\xFE\xFF\x0B\x68','vcvtm.u32.f64 s1, d24'],
		# examples of vcvtn.s32.f32 SREG , SREG
		['\xFE\xBD\x0A\xC0','vcvtn.s32.f32 s0, s0'],
		['\xFE\xFD\x0A\xC1','vcvtn.s32.f32 s1, s2'],
		['\xFE\xBD\x1A\xC0','vcvtn.s32.f32 s2, s0'],
		['\xFE\xBD\x4A\xC0','vcvtn.s32.f32 s8, s0'],
		# examples of vcvtn.s32.f64 SREG , DREG
		['\xFE\xBD\x8B\xC0','vcvtn.s32.f64 s16, d0'],
		['\xFE\xBD\x1B\xE0','vcvtn.s32.f64 s2, d16'],
		['\xFE\xBD\x0B\xCC','vcvtn.s32.f64 s0, d12'],
		['\xFE\xFD\x0B\xC0','vcvtn.s32.f64 s1, d0'],
		# examples of vcvtn.u32.f32 SREG , SREG
		['\xFE\xFD\x8A\x41','vcvtn.u32.f32 s17, s2'],
		['\xFE\xBD\x4A\x40','vcvtn.u32.f32 s8, s0'],
		['\xFE\xFD\x4A\x40','vcvtn.u32.f32 s9, s0'],
		['\xFE\xBD\x0A\x43','vcvtn.u32.f32 s0, s6'],
		# examples of vcvtn.u32.f64 SREG , DREG
		['\xFE\xBD\x4B\x40','vcvtn.u32.f64 s8, d0'],
		['\xFE\xBD\x0B\x40','vcvtn.u32.f64 s0, d0'],
		['\xFE\xBD\x1B\x49','vcvtn.u32.f64 s2, d9'],
		['\xFE\xBD\x1B\x44','vcvtn.u32.f64 s2, d4'],
		# examples of vcvtp.s32.f32 SREG , SREG
		['\xFE\xFE\x0A\xC4','vcvtp.s32.f32 s1, s8'],
		['\xFE\xBE\x2A\xC8','vcvtp.s32.f32 s4, s16'],
		['\xFE\xBE\x0A\xC8','vcvtp.s32.f32 s0, s16'],
		['\xFE\xBE\x5A\xC4','vcvtp.s32.f32 s10, s8'],
		# examples of vcvtp.s32.f64 SREG , DREG
		['\xFE\xFE\x5B\xC0','vcvtp.s32.f64 s11, d0'],
		['\xFE\xFE\x0B\xC8','vcvtp.s32.f64 s1, d8'],
		['\xFE\xBE\x2B\xC8','vcvtp.s32.f64 s4, d8'],
		['\xFE\xBE\x0B\xC0','vcvtp.s32.f64 s0, d0'],
		# examples of vcvtp.u32.f32 SREG , SREG
		['\xFE\xBE\x0A\x60','vcvtp.u32.f32 s0, s1'],
		['\xFE\xBE\x4A\x40','vcvtp.u32.f32 s8, s0'],
		['\xFE\xFE\x0A\x40','vcvtp.u32.f32 s1, s0'],
		['\xFE\xBE\x0A\x68','vcvtp.u32.f32 s0, s17'],
		# examples of vcvtp.u32.f64 SREG , DREG
		['\xFE\xBE\x8B\x40','vcvtp.u32.f64 s16, d0'],
		['\xFE\xBE\x0B\x68','vcvtp.u32.f64 s0, d24'],
		['\xFE\xBE\xEB\x49','vcvtp.u32.f64 s28, d9'],
		['\xFE\xBE\x0B\x42','vcvtp.u32.f64 s0, d2'],
		# examples of vcvtr.s32.f32 SREG , SREG
		['\xEE\xBD\x0A\x60','vcvtr.s32.f32 s0, s1'],
		['\xEE\xBD\x0A\x45','vcvtr.s32.f32 s0, s10'],
		['\xEE\xBD\xAA\x48','vcvtr.s32.f32 s20, s16'],
		['\xEE\xBD\x9A\x60','vcvtr.s32.f32 s18, s1'],
		# examples of vcvtr.s32.f64 SREG , DREG
		['\xEE\xBD\x0B\x48','vcvtr.s32.f64 s0, d8'],
		['\xEE\xFD\x8B\x40','vcvtr.s32.f64 s17, d0'],
		['\xEE\xBD\x1B\x40','vcvtr.s32.f64 s2, d0'],
		['\xEE\xBD\x0B\x60','vcvtr.s32.f64 s0, d16'],
		# examples of vcvtr.u32.f32 SREG , SREG
		['\xEE\xFC\x0A\x60','vcvtr.u32.f32 s1, s1'],
		['\xEE\xBC\x8A\x40','vcvtr.u32.f32 s16, s0'],
		['\xEE\xBC\x0A\x40','vcvtr.u32.f32 s0, s0'],
		['\xEE\xBC\xAA\x44','vcvtr.u32.f32 s20, s8'],
		# examples of vcvtr.u32.f64 SREG , DREG
		['\xEE\xBC\x0B\x40','vcvtr.u32.f64 s0, d0'],
		['\xEE\xBC\x0B\x44','vcvtr.u32.f64 s0, d4'],
		['\xEE\xBC\xCB\x40','vcvtr.u32.f64 s24, d0'],
		['\xEE\xBC\xAB\x40','vcvtr.u32.f64 s20, d0'],
		# examples of vcvtt.f16.f32 SREG , SREG
		['\xEE\xF3\x5A\xC5','vcvtt.f16.f32 s11, s10'],
		['\xEE\xF3\x1A\xC8','vcvtt.f16.f32 s3, s16'],
		['\xEE\xB3\x0A\xC0','vcvtt.f16.f32 s0, s0'],
		['\xEE\xB3\x8A\xC8','vcvtt.f16.f32 s16, s16'],
		# examples of vcvtt.f16.f64 SREG , DREG
		['\xEE\xF3\x8B\xE1','vcvtt.f16.f64 s17, d17'],
		['\xEE\xB3\xBB\xE4','vcvtt.f16.f64 s22, d20'],
		['\xEE\xB3\x0B\xC0','vcvtt.f16.f64 s0, d0'],
		['\xEE\xB3\x0B\xC6','vcvtt.f16.f64 s0, d6'],
		# examples of vcvtt.f32.f16 SREG , SREG
		['\xEE\xB2\x0A\xE8','vcvtt.f32.f16 s0, s17'],
		['\xEE\xB2\x0A\xC3','vcvtt.f32.f16 s0, s6'],
		['\xEE\xB2\x0A\xC0','vcvtt.f32.f16 s0, s0'],
		['\xEE\xB2\x0A\xE0','vcvtt.f32.f16 s0, s1'],
		# examples of vcvtt.f64.f16 DREG , SREG
		['\xEE\xB2\x0B\xC8','vcvtt.f64.f16 d0, s16'],
		['\xEE\xB2\x0B\xC2','vcvtt.f64.f16 d0, s4'],
		['\xEE\xF2\x0B\xC1','vcvtt.f64.f16 d16, s2'],
		['\xEE\xF2\xAB\xC0','vcvtt.f64.f16 d26, s0'],
		# examples of vdiv.f32 SREG , SREG , SREG
		['\xEE\x86\x8A\x08','vdiv.f32 s16, s12, s16'],
		['\xEE\x80\xCA\x02','vdiv.f32 s24, s0, s4'],
		['\xEE\xC0\xAA\x00','vdiv.f32 s21, s0, s0'],
		['\xEE\x80\x8A\x00','vdiv.f32 s16, s0, s0'],
		# examples of vdiv.f64 DREG , DREG , DREG
		['\xEE\x80\x2B\x20','vdiv.f64 d2, d0, d16'],
		['\xEE\x80\x0B\x88','vdiv.f64 d0, d16, d8'],
		['\xEE\x80\x2B\xA0','vdiv.f64 d2, d16, d16'],
		['\xEE\x81\x0B\x80','vdiv.f64 d0, d17, d0'],
		# examples of vdup.16 DREG , DREG [ NUM ]
		['\xFF\xB2\x0C\x00','vdup.16 d0, d0[0]'],
		['\xFF\xB2\x4C\x00','vdup.16 d4, d0[0]'],
		['\xFF\xB2\x1C\x04','vdup.16 d1, d4[0]'],
		['\xFF\xB2\x4C\x06','vdup.16 d4, d6[0]'],
		# examples of vdup.16 QREG , DREG [ NUM ]
		['\xFF\xB2\x0C\x4C','vdup.16 q0, d12[0]'],
		['\xFF\xB6\x2C\x64','vdup.16 q1, d20[1]'],
		['\xFF\xBA\x4C\x40','vdup.16 q2, d0[2]'],
		['\xFF\xFE\x0C\x60','vdup.16 q8, d16[3]'],
		# examples of vdup.32 DREG , DREG [ NUM ]
		['\xFF\xB4\x2C\x05','vdup.32 d2, d5[0]'],
		['\xFF\xB4\xCC\x08','vdup.32 d12, d8[0]'],
		['\xFF\xB4\x0C\x00','vdup.32 d0, d0[0]'],
		['\xFF\xB4\x7C\x08','vdup.32 d7, d8[0]'],
		# examples of vdup.32 QREG , DREG [ NUM ]
		['\xFF\xB4\x0C\x40','vdup.32 q0, d0[0]'],
		['\xFF\xB4\x4C\x40','vdup.32 q2, d0[0]'],
		['\xFF\xF4\x0C\x49','vdup.32 q8, d9[0]'],
		['\xFF\xB4\x8C\x40','vdup.32 q4, d0[0]'],
		# examples of vdup.8 DREG , DREG [ NUM ]
		['\xFF\xB1\x8C\x00','vdup.8 d8, d0[0]'],
		['\xFF\xB1\x6C\x00','vdup.8 d6, d0[0]'],
		['\xFF\xB1\x2C\x00','vdup.8 d2, d0[0]'],
		['\xFF\xB1\x4C\x08','vdup.8 d4, d8[0]'],
		# examples of vdup.8 QREG , DREG [ NUM ]
		['\xFF\xB1\xAC\x40','vdup.8 q5, d0[0]'],
		['\xFF\xB1\x0C\x40','vdup.8 q0, d0[0]'],
		['\xFF\xB5\x0C\x40','vdup.8 q0, d0[2]'],
		['\xFF\xB1\x0C\x47','vdup.8 q0, d7[0]'],
		# examples of veor DREG , DREG , DREG
		['\xFF\x40\x01\x16','veor d16, d0, d6'],
		['\xFF\x00\xC1\x90','veor d12, d16, d0'],
		['\xFF\x43\x11\x10','veor d17, d3, d0'],
		['\xFF\x00\x01\x30','veor d0, d0, d16'],
		# examples of veor QREG , QREG , QREG
		['\xFF\x00\x21\xD0','veor q1, q8, q0'],
		['\xFF\x40\x01\x72','veor q8, q0, q9'],
		['\xFF\x00\x01\x5C','veor q0, q0, q6'],
		['\xFF\x00\x01\x72','veor q0, q0, q9'],
		# examples of vext.16 DREG , DREG , DREG , NUM
		['\xEF\xB3\x02\x05','vext.16 d0, d3, d5, #1'],
		['\xEF\xB3\x42\x09','vext.16 d4, d3, d9, #1'],
		['\xEF\xB8\x06\x80','vext.16 d0, d24, d0, #3'],
		['\xEF\xB4\x62\x06','vext.16 d6, d4, d6, #1'],
		# examples of vext.16 QREG , QREG , QREG , NUM
		['\xEF\xB0\x46\x60','vext.16 q2, q0, q8, #3'],
		['\xEF\xB0\x82\x4A','vext.16 q4, q0, q5, #1'],
		['\xEF\xB0\x02\x40','vext.16 q0, q0, q0, #1'],
		['\xEF\xB0\x26\x60','vext.16 q1, q0, q8, #3'],
		# examples of vext.32 DREG , DREG , DREG , NUM
		['\xEF\xB2\x14\x08','vext.32 d1, d2, d8, #1'],
		['\xEF\xB2\x60\x84','vext.32 d6, d18, d4, #0'],
		['\xEF\xB1\x00\x02','vext.32 d0, d1, d2, #0'],
		['\xEF\xF4\xA0\x00','vext.32 d26, d4, d0, #0'],
		# examples of vext.32 QREG , QREG , QREG , NUM
		['\xEF\xB8\x04\xE0','vext.32 q0, q12, q8, #1'],
		['\xEF\xB2\x84\x40','vext.32 q4, q1, q0, #1'],
		['\xEF\xB2\x04\x60','vext.32 q0, q1, q8, #1'],
		['\xEF\xB8\x24\x48','vext.32 q1, q4, q4, #1'],
		# examples of vext.64 QREG , QREG , QREG , NUM
		['\xEF\xF0\x00\x42','vext.64 q8, q0, q1, #0'],
		['\xEF\xB0\x00\xC8','vext.64 q0, q8, q4, #0'],
		['\xEF\xB0\x00\x60','vext.64 q0, q0, q8, #0'],
		['\xEF\xF0\x00\x40','vext.64 q8, q0, q0, #0'],
		# examples of vext.8 DREG , DREG , DREG , NUM
		['\xEF\xB0\x01\x0A','vext.8 d0, d0, d10, #1'],
		['\xEF\xF0\x07\x80','vext.8 d16, d16, d0, #7'],
		['\xEF\xB0\x13\x01','vext.8 d1, d0, d1, #3'],
		['\xEF\xB0\x01\x88','vext.8 d0, d16, d8, #1'],
		# examples of vext.8 QREG , QREG , QREG , NUM
		['\xEF\xB6\x09\x40','vext.8 q0, q3, q0, #9'],
		['\xEF\xB0\x2B\x40','vext.8 q1, q0, q0, #0xb'],
		['\xEF\xB0\x21\x60','vext.8 q1, q0, q8, #1'],
		['\xEF\xB0\x49\x48','vext.8 q2, q0, q4, #9'],
		# examples of vfma.f32 SREG , SREG , SREG
		['\xEE\xA4\x0A\x88','vfma.f32 s0, s9, s16'],
		['\xEE\xAB\x1A\x00','vfma.f32 s2, s22, s0'],
		['\xEE\xAB\x0A\x01','vfma.f32 s0, s22, s2'],
		['\xEE\xA0\x4A\x00','vfma.f32 s8, s0, s0'],
		# examples of vfma.f64 DREG , DREG , DREG
		['\xEE\xE0\x1B\x80','vfma.f64 d17, d16, d0'],
		['\xEE\xE0\x0B\x22','vfma.f64 d16, d0, d18'],
		['\xEE\xE0\x1B\x01','vfma.f64 d17, d0, d1'],
		['\xEE\xA0\x3B\x84','vfma.f64 d3, d16, d4'],
		# examples of vfms.f32 DREG , DREG , DREG
		['\xEF\x20\x1C\x90','vfms.f32 d1, d16, d0'],
		['\xEF\x20\x0C\x90','vfms.f32 d0, d16, d0'],
		['\xEF\x60\x2C\x12','vfms.f32 d18, d0, d2'],
		['\xEF\x20\x9C\x9C','vfms.f32 d9, d16, d12'],
		# examples of vfms.f32 QREG , QREG , QREG
		['\xEF\x20\x8C\x50','vfms.f32 q4, q0, q0'],
		['\xEF\x28\x8C\x72','vfms.f32 q4, q4, q9'],
		['\xEF\x68\x0C\x50','vfms.f32 q8, q4, q0'],
		['\xEF\x28\x0C\x58','vfms.f32 q0, q4, q4'],
		# examples of vfms.f64 DREG , DREG , DREG
		['\xEE\xA1\x2B\x40','vfms.f64 d2, d1, d0'],
		['\xEE\xA0\x9B\x44','vfms.f64 d9, d0, d4'],
		['\xEE\xE1\x2B\x48','vfms.f64 d18, d1, d8'],
		['\xEE\xA8\x4B\x44','vfms.f64 d4, d8, d4'],
		# examples of vfnma.f32 SREG , SREG , SREG
		['\xEE\xD0\x4A\x4A','vfnma.f32 s9, s0, s20'],
		['\xEE\x90\x9A\xC8','vfnma.f32 s18, s1, s16'],
		['\xEE\xD0\x8A\x60','vfnma.f32 s17, s0, s1'],
		['\xEE\x90\x4A\x43','vfnma.f32 s8, s0, s6'],
		# examples of vfnma.f64 DREG , DREG , DREG
		['\xEE\xD2\x2B\xE0','vfnma.f64 d18, d18, d16'],
		['\xEE\x90\x1B\x45','vfnma.f64 d1, d0, d5'],
		['\xEE\x91\x1B\x48','vfnma.f64 d1, d1, d8'],
		['\xEE\x90\x2B\x60','vfnma.f64 d2, d0, d16'],
		# examples of vfnms.f32 SREG , SREG , SREG
		['\xEE\x9C\x9A\x00','vfnms.f32 s18, s24, s0'],
		['\xEE\xD0\x0A\x08','vfnms.f32 s1, s0, s16'],
		['\xEE\x91\x1A\x00','vfnms.f32 s2, s2, s0'],
		['\xEE\x90\x2A\x80','vfnms.f32 s4, s1, s0'],
		# examples of vfnms.f64 DREG , DREG , DREG
		['\xEE\x90\x4B\x20','vfnms.f64 d4, d0, d16'],
		['\xEE\xD8\x0B\x2C','vfnms.f64 d16, d8, d28'],
		['\xEE\x90\xCB\x20','vfnms.f64 d12, d0, d16'],
		['\xEE\x94\x0B\x00','vfnms.f64 d0, d4, d0'],
		# examples of vhadd.s16 DREG , DREG , DREG
		['\xEF\x10\x00\x82','vhadd.s16 d0, d16, d2'],
		['\xEF\x10\x40\x0C','vhadd.s16 d4, d0, d12'],
		['\xEF\x10\x00\x08','vhadd.s16 d0, d0, d8'],
		['\xEF\x12\x00\x05','vhadd.s16 d0, d2, d5'],
		# examples of vhadd.s16 QREG , QREG , QREG
		['\xEF\x10\x00\x40','vhadd.s16 q0, q0, q0'],
		['\xEF\x10\x00\xCE','vhadd.s16 q0, q8, q7'],
		['\xEF\x50\x20\x40','vhadd.s16 q9, q0, q0'],
		['\xEF\x14\x00\xC0','vhadd.s16 q0, q10, q0'],
		# examples of vhadd.s32 DREG , DREG , DREG
		['\xEF\x20\x80\x00','vhadd.s32 d8, d0, d0'],
		['\xEF\x24\x00\x09','vhadd.s32 d0, d4, d9'],
		['\xEF\x20\x10\x02','vhadd.s32 d1, d0, d2'],
		['\xEF\x24\x00\x88','vhadd.s32 d0, d20, d8'],
		# examples of vhadd.s32 QREG , QREG , QREG
		['\xEF\x68\x40\x40','vhadd.s32 q10, q4, q0'],
		['\xEF\x24\x40\x40','vhadd.s32 q2, q2, q0'],
		['\xEF\x2A\x00\x40','vhadd.s32 q0, q5, q0'],
		['\xEF\x64\x00\x64','vhadd.s32 q8, q2, q10'],
		# examples of vhadd.s8 DREG , DREG , DREG
		['\xEF\x44\x10\x21','vhadd.s8 d17, d4, d17'],
		['\xEF\x02\x70\x00','vhadd.s8 d7, d2, d0'],
		['\xEF\x01\x20\x04','vhadd.s8 d2, d1, d4'],
		['\xEF\x00\x00\x24','vhadd.s8 d0, d0, d20'],
		# examples of vhadd.s8 QREG , QREG , QREG
		['\xEF\x08\x20\xC0','vhadd.s8 q1, q12, q0'],
		['\xEF\x0A\x00\x42','vhadd.s8 q0, q5, q1'],
		['\xEF\x00\x00\xC8','vhadd.s8 q0, q8, q4'],
		['\xEF\x02\x00\x48','vhadd.s8 q0, q1, q4'],
		# examples of vhadd.u16 DREG , DREG , DREG
		['\xFF\x11\x00\x00','vhadd.u16 d0, d1, d0'],
		['\xFF\x14\x00\x00','vhadd.u16 d0, d4, d0'],
		['\xFF\x10\x00\x08','vhadd.u16 d0, d0, d8'],
		['\xFF\x18\x00\x00','vhadd.u16 d0, d8, d0'],
		# examples of vhadd.u16 QREG , QREG , QREG
		['\xFF\x50\x40\x40','vhadd.u16 q10, q0, q0'],
		['\xFF\x1C\x00\xC0','vhadd.u16 q0, q14, q0'],
		['\xFF\x10\x80\xC0','vhadd.u16 q4, q8, q0'],
		['\xFF\x12\x00\x40','vhadd.u16 q0, q1, q0'],
		# examples of vhadd.u32 DREG , DREG , DREG
		['\xFF\x20\x00\x88','vhadd.u32 d0, d16, d8'],
		['\xFF\x25\x40\x02','vhadd.u32 d4, d5, d2'],
		['\xFF\x2A\x10\x00','vhadd.u32 d1, d10, d0'],
		['\xFF\x2C\x20\x20','vhadd.u32 d2, d12, d16'],
		# examples of vhadd.u32 QREG , QREG , QREG
		['\xFF\x20\x00\x44','vhadd.u32 q0, q0, q2'],
		['\xFF\x22\x80\x40','vhadd.u32 q4, q1, q0'],
		['\xFF\x20\x20\x40','vhadd.u32 q1, q0, q0'],
		['\xFF\x20\x40\x42','vhadd.u32 q2, q0, q1'],
		# examples of vhadd.u8 DREG , DREG , DREG
		['\xFF\x00\x00\x80','vhadd.u8 d0, d16, d0'],
		['\xFF\x00\x10\x0D','vhadd.u8 d1, d0, d13'],
		['\xFF\x01\x50\x04','vhadd.u8 d5, d1, d4'],
		['\xFF\x02\x10\x80','vhadd.u8 d1, d18, d0'],
		# examples of vhadd.u8 QREG , QREG , QREG
		['\xFF\x40\x00\x48','vhadd.u8 q8, q0, q4'],
		['\xFF\x40\x80\x40','vhadd.u8 q12, q0, q0'],
		['\xFF\x04\x00\xC0','vhadd.u8 q0, q10, q0'],
		['\xFF\x00\x00\x48','vhadd.u8 q0, q0, q4'],
		# examples of vhsub.s16 DREG , DREG , DREG
		['\xEF\x14\x82\x00','vhsub.s16 d8, d4, d0'],
		['\xEF\x10\x42\x80','vhsub.s16 d4, d16, d0'],
		['\xEF\x50\x02\x02','vhsub.s16 d16, d0, d2'],
		['\xEF\x50\x02\x00','vhsub.s16 d16, d0, d0'],
		# examples of vhsub.s16 QREG , QREG , QREG
		['\xEF\x18\x02\x4A','vhsub.s16 q0, q4, q5'],
		['\xEF\x18\x02\x62','vhsub.s16 q0, q4, q9'],
		['\xEF\x10\x02\x60','vhsub.s16 q0, q0, q8'],
		['\xEF\x14\x02\x66','vhsub.s16 q0, q2, q11'],
		# examples of vhsub.s32 DREG , DREG , DREG
		['\xEF\x60\x42\x08','vhsub.s32 d20, d0, d8'],
		['\xEF\x20\x02\x05','vhsub.s32 d0, d0, d5'],
		['\xEF\x20\xB2\x01','vhsub.s32 d11, d0, d1'],
		['\xEF\x20\x12\x01','vhsub.s32 d1, d0, d1'],
		# examples of vhsub.s32 QREG , QREG , QREG
		['\xEF\x20\x02\x60','vhsub.s32 q0, q0, q8'],
		['\xEF\x28\x02\x60','vhsub.s32 q0, q4, q8'],
		['\xEF\x60\x02\x48','vhsub.s32 q8, q0, q4'],
		['\xEF\x22\x02\x44','vhsub.s32 q0, q1, q2'],
		# examples of vhsub.s8 DREG , DREG , DREG
		['\xEF\x01\x82\x02','vhsub.s8 d8, d1, d2'],
		['\xEF\x03\x02\x82','vhsub.s8 d0, d19, d2'],
		['\xEF\x40\xC2\x00','vhsub.s8 d28, d0, d0'],
		['\xEF\x40\x02\x02','vhsub.s8 d16, d0, d2'],
		# examples of vhsub.s8 QREG , QREG , QREG
		['\xEF\x00\x02\xC0','vhsub.s8 q0, q8, q0'],
		['\xEF\x08\x22\x60','vhsub.s8 q1, q4, q8'],
		['\xEF\x04\x02\xC4','vhsub.s8 q0, q10, q2'],
		['\xEF\x00\x82\x60','vhsub.s8 q4, q0, q8'],
		# examples of vhsub.u16 DREG , DREG , DREG
		['\xFF\x10\xC2\x00','vhsub.u16 d12, d0, d0'],
		['\xFF\x53\x02\x00','vhsub.u16 d16, d3, d0'],
		['\xFF\x11\x02\x02','vhsub.u16 d0, d1, d2'],
		['\xFF\x10\x82\x82','vhsub.u16 d8, d16, d2'],
		# examples of vhsub.u16 QREG , QREG , QREG
		['\xFF\x14\xC2\x44','vhsub.u16 q6, q2, q2'],
		['\xFF\x12\x02\x40','vhsub.u16 q0, q1, q0'],
		['\xFF\x18\x02\x40','vhsub.u16 q0, q4, q0'],
		['\xFF\x14\x02\xC0','vhsub.u16 q0, q10, q0'],
		# examples of vhsub.u32 DREG , DREG , DREG
		['\xFF\x22\x02\xA0','vhsub.u32 d0, d18, d16'],
		['\xFF\x28\x22\x20','vhsub.u32 d2, d8, d16'],
		['\xFF\x24\x02\x02','vhsub.u32 d0, d4, d2'],
		['\xFF\x20\x02\x84','vhsub.u32 d0, d16, d4'],
		# examples of vhsub.u32 QREG , QREG , QREG
		['\xFF\x24\x02\xC8','vhsub.u32 q0, q10, q4'],
		['\xFF\x20\x02\x42','vhsub.u32 q0, q0, q1'],
		['\xFF\x2A\x42\x40','vhsub.u32 q2, q5, q0'],
		['\xFF\x60\x82\x62','vhsub.u32 q12, q0, q9'],
		# examples of vhsub.u8 DREG , DREG , DREG
		['\xFF\x00\x22\x20','vhsub.u8 d2, d0, d16'],
		['\xFF\x00\x02\x0B','vhsub.u8 d0, d0, d11'],
		['\xFF\x01\x12\x00','vhsub.u8 d1, d1, d0'],
		['\xFF\x04\x02\x82','vhsub.u8 d0, d20, d2'],
		# examples of vhsub.u8 QREG , QREG , QREG
		['\xFF\x00\x42\x40','vhsub.u8 q2, q0, q0'],
		['\xFF\x00\x82\x40','vhsub.u8 q4, q0, q0'],
		['\xFF\x00\x02\x48','vhsub.u8 q0, q0, q4'],
		['\xFF\x02\x82\x48','vhsub.u8 q4, q1, q4'],
		# examples of vld1.16 RLIST , [ GPR : NUM ]
		['\xF9\xA8\x24\x1F','vld1.16 {d2[0]}, [r8:0x10]'],
		['\xF9\xAC\x44\x1F','vld1.16 {d4[0]}, [ip:0x10]'],
		['\xF9\xA0\x24\x1F','vld1.16 {d2[0]}, [r0:0x10]'],
		['\xF9\xA8\x14\x9F','vld1.16 {d1[2]}, [r8:0x10]'],
		# examples of vld1.16 RLIST , [ GPR : NUM ] !
		['\xF9\xE4\x44\x9D','vld1.16 {d20[2]}, [r4:0x10]!'],
		['\xF9\xA0\x34\x9D','vld1.16 {d3[2]}, [r0:0x10]!'],
		['\xF9\xA1\x64\x1D','vld1.16 {d6[0]}, [r1:0x10]!'],
		['\xF9\xA0\x64\x5D','vld1.16 {d6[1]}, [r0:0x10]!'],
		# examples of vld1.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xA2\x0C\x52','vld1.16 {d0[]}, [r2:0x10], r2'],
		['\xF9\xA2\x0C\x50','vld1.16 {d0[]}, [r2:0x10], r0'],
		['\xF9\xA4\x84\x10','vld1.16 {d8[0]}, [r4:0x10], r0'],
		['\xF9\xA0\xC4\x14','vld1.16 {d12[0]}, [r0:0x10], r4'],
		# examples of vld1.16 RLIST , [ GPR ]
		['\xF9\xE0\x04\x8F','vld1.16 {d16[2]}, [r0]'],
		['\xF9\xA0\xD4\x0F','vld1.16 {d13[0]}, [r0]'],
		['\xF9\xA1\x44\x8F','vld1.16 {d4[2]}, [r1]'],
		['\xF9\xA0\x84\x0F','vld1.16 {d8[0]}, [r0]'],
		# examples of vld1.16 RLIST , [ GPR ] !
		['\xF9\xA0\x44\x8D','vld1.16 {d4[2]}, [r0]!'],
		['\xF9\xA4\xE4\x0D','vld1.16 {d14[0]}, [r4]!'],
		['\xF9\xA4\x24\x0D','vld1.16 {d2[0]}, [r4]!'],
		['\xF9\xE8\x8C\x4D','vld1.16 {d24[]}, [r8]!'],
		# examples of vld1.16 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x24\x04','vld1.16 {d2[0]}, [r0], r4'],
		['\xF9\xA2\x04\x89','vld1.16 {d0[2]}, [r2], sb'],
		['\xF9\xA2\x14\x04','vld1.16 {d1[0]}, [r2], r4'],
		['\xF9\xA4\x64\x80','vld1.16 {d6[2]}, [r4], r0'],
		# examples of vld1.32 RLIST , [ GPR : NUM ] !
		['\xF9\xA0\x98\xBD','vld1.32 {d9[1]}, [r0:0x20]!'],
		['\xF9\xA2\x48\x3D','vld1.32 {d4[0]}, [r2:0x20]!'],
		['\xF9\xA1\x88\xBD','vld1.32 {d8[1]}, [r1:0x20]!'],
		['\xF9\xA4\x48\xBD','vld1.32 {d4[1]}, [r4:0x20]!'],
		# examples of vld1.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xE0\x08\x30','vld1.32 {d16[0]}, [r0:0x20], r0'],
		['\xF9\xA1\x88\x31','vld1.32 {d8[0]}, [r1:0x20], r1'],
		['\xF9\xE0\x48\x32','vld1.32 {d20[0]}, [r0:0x20], r2'],
		['\xF9\xA0\x28\x31','vld1.32 {d2[0]}, [r0:0x20], r1'],
		# examples of vld1.32 RLIST , [ GPR ]
		['\xF9\xA4\x0C\x8F','vld1.32 {d0[]}, [r4]'],
		['\xF9\xA2\x98\x0F','vld1.32 {d9[0]}, [r2]'],
		['\xF9\xA9\x08\x0F','vld1.32 {d0[0]}, [sb]'],
		['\xF9\xAB\x28\x0F','vld1.32 {d2[0]}, [fp]'],
		# examples of vld1.32 RLIST , [ GPR ] !
		['\xF9\xA1\x08\x0D','vld1.32 {d0[0]}, [r1]!'],
		['\xF9\xA0\xA8\x0D','vld1.32 {d10[0]}, [r0]!'],
		['\xF9\xA8\x18\x8D','vld1.32 {d1[1]}, [r8]!'],
		['\xF9\xAB\x18\x0D','vld1.32 {d1[0]}, [fp]!'],
		# examples of vld1.32 RLIST , [ GPR ] , GPR
		['\xF9\xE0\x48\x06','vld1.32 {d20[0]}, [r0], r6'],
		['\xF9\xA2\x38\x00','vld1.32 {d3[0]}, [r2], r0'],
		['\xF9\xE2\x88\x80','vld1.32 {d24[1]}, [r2], r0'],
		['\xF9\xA2\x0C\x80','vld1.32 {d0[]}, [r2], r0'],
		# examples of vld1.64 RLIST , [ GPR : NUM ]
		['\xF9\x21\x62\xFF','vld1.64 {d6, d7, d8, d9}, [r1:0x100]'],
		['\xF9\x25\x02\xFF','vld1.64 {d0, d1, d2, d3}, [r5:0x100]'],
		['\xF9\x20\xCA\xDF','vld1.64 {d12, d13}, [r0:0x40]'],
		['\xF9\x66\x62\xDF','vld1.64 {d22, d23, d24, d25}, [r6:0x40]'],
		# examples of vld1.64 RLIST , [ GPR : NUM ] !
		['\xF9\x2D\x12\xDD','vld1.64 {d1, d2, d3, d4}, [sp:0x40]!'],
		['\xF9\x24\x2A\xDD','vld1.64 {d2, d3}, [r4:0x40]!'],
		['\xF9\x2A\x02\xDD','vld1.64 {d0, d1, d2, d3}, [sl:0x40]!'],
		['\xF9\x20\x26\xDD','vld1.64 {d2, d3, d4}, [r0:0x40]!'],
		# examples of vld1.64 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x20\x3A\xDA','vld1.64 {d3, d4}, [r0:0x40], sl'],
		['\xF9\x62\x02\xF0','vld1.64 {d16, d17, d18, d19}, [r2:0x100], r0'],
		['\xF9\x21\x2A\xD0','vld1.64 {d2, d3}, [r1:0x40], r0'],
		['\xF9\x20\x16\xD2','vld1.64 {d1, d2, d3}, [r0:0x40], r2'],
		# examples of vld1.64 RLIST , [ GPR ]
		['\xF9\x20\x82\xCF','vld1.64 {d8, d9, d10, d11}, [r0]'],
		['\xF9\x20\x02\xCF','vld1.64 {d0, d1, d2, d3}, [r0]'],
		['\xF9\x28\x12\xCF','vld1.64 {d1, d2, d3, d4}, [r8]'],
		['\xF9\x60\x06\xCF','vld1.64 {d16, d17, d18}, [r0]'],
		# examples of vld1.64 RLIST , [ GPR ] !
		['\xF9\x60\x26\xCD','vld1.64 {d18, d19, d20}, [r0]!'],
		['\xF9\x21\x82\xCD','vld1.64 {d8, d9, d10, d11}, [r1]!'],
		['\xF9\x60\x02\xCD','vld1.64 {d16, d17, d18, d19}, [r0]!'],
		['\xF9\x20\x02\xCD','vld1.64 {d0, d1, d2, d3}, [r0]!'],
		# examples of vld1.64 RLIST , [ GPR ] , GPR
		['\xF9\x64\x02\xC2','vld1.64 {d16, d17, d18, d19}, [r4], r2'],
		['\xF9\x28\x22\xC6','vld1.64 {d2, d3, d4, d5}, [r8], r6'],
		['\xF9\x29\x62\xC0','vld1.64 {d6, d7, d8, d9}, [sb], r0'],
		['\xF9\x22\x06\xC9','vld1.64 {d0, d1, d2}, [r2], sb'],
		# examples of vld1.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x24\x07\x11','vld1.8 {d0}, [r4:0x40], r1'],
		['\xF9\x25\x02\x12','vld1.8 {d0, d1, d2, d3}, [r5:0x40], r2'],
		['\xF9\x68\x06\x18','vld1.8 {d16, d17, d18}, [r8:0x40], r8'],
		['\xF9\x24\x82\x10','vld1.8 {d8, d9, d10, d11}, [r4:0x40], r0'],
		# examples of vld1.8 RLIST , [ GPR ]
		['\xF9\xE0\x00\x0F','vld1.8 {d16[0]}, [r0]'],
		['\xF9\xA0\xC0\x8F','vld1.8 {d12[4]}, [r0]'],
		['\xF9\xA0\x40\x8F','vld1.8 {d4[4]}, [r0]'],
		['\xF9\xA4\x20\x8F','vld1.8 {d2[4]}, [r4]'],
		# examples of vld1.8 RLIST , [ GPR ] !
		['\xF9\xA4\x30\x0D','vld1.8 {d3[0]}, [r4]!'],
		['\xF9\xA0\x50\x0D','vld1.8 {d5[0]}, [r0]!'],
		['\xF9\xA2\xC0\x0D','vld1.8 {d12[0]}, [r2]!'],
		['\xF9\x20\x42\x0D','vld1.8 {d4, d5, d6, d7}, [r0]!'],
		# examples of vld1.8 RLIST , [ GPR ] , GPR
		['\xF9\xA8\x80\x00','vld1.8 {d8[0]}, [r8], r0'],
		['\xF9\xE0\x80\x04','vld1.8 {d24[0]}, [r0], r4'],
		['\xF9\xE0\x80\x80','vld1.8 {d24[4]}, [r0], r0'],
		['\xF9\xA0\xA0\x09','vld1.8 {d10[0]}, [r0], sb'],
		# examples of vld2.16 RLIST , [ GPR : NUM ]
		['\xF9\xE2\x45\x3F','vld2.16 {d20[0], d22[0]}, [r2:0x20]'],
		['\xF9\xA0\x05\xFF','vld2.16 {d0[3], d2[3]}, [r0:0x20]'],
		['\xF9\xA6\x25\x9F','vld2.16 {d2[2], d3[2]}, [r6:0x20]'],
		['\xF9\xA5\x15\x1F','vld2.16 {d1[0], d2[0]}, [r5:0x20]'],
		# examples of vld2.16 RLIST , [ GPR : NUM ] !
		['\xF9\xA0\xE5\x1D','vld2.16 {d14[0], d15[0]}, [r0:0x20]!'],
		['\xF9\xA1\x15\x1D','vld2.16 {d1[0], d2[0]}, [r1:0x20]!'],
		['\xF9\xA0\x15\xBD','vld2.16 {d1[2], d3[2]}, [r0:0x20]!'],
		['\xF9\xA2\x15\x1D','vld2.16 {d1[0], d2[0]}, [r2:0x20]!'],
		# examples of vld2.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xE3\x05\x18','vld2.16 {d16[0], d17[0]}, [r3:0x20], r8'],
		['\xF9\xE6\x45\x10','vld2.16 {d20[0], d21[0]}, [r6:0x20], r0'],
		['\xF9\xA8\x05\xB0','vld2.16 {d0[2], d2[2]}, [r8:0x20], r0'],
		['\xF9\xA6\x05\x58','vld2.16 {d0[1], d1[1]}, [r6:0x20], r8'],
		# examples of vld2.16 RLIST , [ GPR ]
		['\xF9\xA0\x45\x0F','vld2.16 {d4[0], d5[0]}, [r0]'],
		['\xF9\xAC\x15\x0F','vld2.16 {d1[0], d2[0]}, [ip]'],
		['\xF9\xA2\xC5\x0F','vld2.16 {d12[0], d13[0]}, [r2]'],
		['\xF9\xA3\x05\x2F','vld2.16 {d0[0], d2[0]}, [r3]'],
		# examples of vld2.16 RLIST , [ GPR ] !
		['\xF9\xA4\x05\x0D','vld2.16 {d0[0], d1[0]}, [r4]!'],
		['\xF9\xE4\x35\x4D','vld2.16 {d19[1], d20[1]}, [r4]!'],
		['\xF9\xA2\x15\x0D','vld2.16 {d1[0], d2[0]}, [r2]!'],
		['\xF9\xA1\x05\x2D','vld2.16 {d0[0], d2[0]}, [r1]!'],
		# examples of vld2.16 RLIST , [ GPR ] , GPR
		['\xF9\xA8\x85\x0C','vld2.16 {d8[0], d9[0]}, [r8], ip'],
		['\xF9\xA8\x05\x20','vld2.16 {d0[0], d2[0]}, [r8], r0'],
		['\xF9\xA8\x15\x20','vld2.16 {d1[0], d3[0]}, [r8], r0'],
		['\xF9\xE4\x85\x06','vld2.16 {d24[0], d25[0]}, [r4], r6'],
		# examples of vld2.32 RLIST , [ GPR : NUM ]
		['\xF9\x20\x13\xBF','vld2.32 {d1, d2, d3, d4}, [r0:0x100]'],
		['\xF9\xA0\x79\x1F','vld2.32 {d7[0], d8[0]}, [r0:0x40]'],
		['\xF9\xA2\x19\x1F','vld2.32 {d1[0], d2[0]}, [r2:0x40]'],
		['\xF9\xE0\x09\x1F','vld2.32 {d16[0], d17[0]}, [r0:0x40]'],
		# examples of vld2.32 RLIST , [ GPR : NUM ] !
		['\xF9\xA5\x09\x9D','vld2.32 {d0[1], d1[1]}, [r5:0x40]!'],
		['\xF9\xA0\x49\x1D','vld2.32 {d4[0], d5[0]}, [r0:0x40]!'],
		['\xF9\xA0\x29\xDD','vld2.32 {d2[1], d4[1]}, [r0:0x40]!'],
		['\xF9\xA0\x2D\x9D','vld2.32 {d2[], d3[]}, [r0:0x40]!'],
		# examples of vld2.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xA0\x09\x98','vld2.32 {d0[1], d1[1]}, [r0:0x40], r8'],
		['\xF9\xA0\x19\x18','vld2.32 {d1[0], d2[0]}, [r0:0x40], r8'],
		['\xF9\xE0\x09\x92','vld2.32 {d16[1], d17[1]}, [r0:0x40], r2'],
		['\xF9\xA0\x19\xD0','vld2.32 {d1[1], d3[1]}, [r0:0x40], r0'],
		# examples of vld2.32 RLIST , [ GPR ]
		['\xF9\xA0\x19\x8F','vld2.32 {d1[1], d2[1]}, [r0]'],
		['\xF9\xA1\x19\x8F','vld2.32 {d1[1], d2[1]}, [r1]'],
		['\xF9\xA4\x19\x4F','vld2.32 {d1[0], d3[0]}, [r4]'],
		['\xF9\xA4\x09\x0F','vld2.32 {d0[0], d1[0]}, [r4]'],
		# examples of vld2.32 RLIST , [ GPR ] !
		['\xF9\xA0\xF9\x0D','vld2.32 {d15[0], d16[0]}, [r0]!'],
		['\xF9\xA4\x49\x0D','vld2.32 {d4[0], d5[0]}, [r4]!'],
		['\xF9\xA9\x89\x0D','vld2.32 {d8[0], d9[0]}, [sb]!'],
		['\xF9\xA0\x19\x8D','vld2.32 {d1[1], d2[1]}, [r0]!'],
		# examples of vld2.32 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x19\x08','vld2.32 {d1[0], d2[0]}, [r0], r8'],
		['\xF9\xA8\xA9\x40','vld2.32 {d10[0], d12[0]}, [r8], r0'],
		['\xF9\xE1\x09\x00','vld2.32 {d16[0], d17[0]}, [r1], r0'],
		['\xF9\xA0\xC9\x48','vld2.32 {d12[0], d14[0]}, [r0], r8'],
		# examples of vld2.8 RLIST , [ GPR : NUM ]
		['\xF9\xE4\x01\x5F','vld2.8 {d16[2], d17[2]}, [r4:0x10]'],
		['\xF9\xEE\x01\x5F','vld2.8 {d16[2], d17[2]}, [lr:0x10]'],
		['\xF9\xA0\x21\xDF','vld2.8 {d2[6], d3[6]}, [r0:0x10]'],
		['\xF9\xA0\x41\x1F','vld2.8 {d4[0], d5[0]}, [r0:0x10]'],
		# examples of vld2.8 RLIST , [ GPR : NUM ] !
		['\xF9\xA6\x21\x1D','vld2.8 {d2[0], d3[0]}, [r6:0x10]!'],
		['\xF9\xA4\x41\x1D','vld2.8 {d4[0], d5[0]}, [r4:0x10]!'],
		['\xF9\xA4\x21\x1D','vld2.8 {d2[0], d3[0]}, [r4:0x10]!'],
		['\xF9\xA0\x41\xDD','vld2.8 {d4[6], d5[6]}, [r0:0x10]!'],
		# examples of vld2.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xA1\x21\x90','vld2.8 {d2[4], d3[4]}, [r1:0x10], r0'],
		['\xF9\xAE\x41\x14','vld2.8 {d4[0], d5[0]}, [lr:0x10], r4'],
		['\xF9\xA0\x01\x73','vld2.8 {d0[3], d1[3]}, [r0:0x10], r3'],
		['\xF9\xE8\x01\x92','vld2.8 {d16[4], d17[4]}, [r8:0x10], r2'],
		# examples of vld2.8 RLIST , [ GPR ]
		['\xF9\xE1\x81\x8F','vld2.8 {d24[4], d25[4]}, [r1]'],
		['\xF9\xE0\x81\x2F','vld2.8 {d24[1], d25[1]}, [r0]'],
		['\xF9\xAC\x01\x0F','vld2.8 {d0[0], d1[0]}, [ip]'],
		['\xF9\xA0\xD1\x0F','vld2.8 {d13[0], d14[0]}, [r0]'],
		# examples of vld2.8 RLIST , [ GPR ] !
		['\xF9\xE0\x01\x0D','vld2.8 {d16[0], d17[0]}, [r0]!'],
		['\xF9\xA1\x91\x0D','vld2.8 {d9[0], d10[0]}, [r1]!'],
		['\xF9\xAA\x11\x0D','vld2.8 {d1[0], d2[0]}, [sl]!'],
		['\xF9\xA1\x81\x0D','vld2.8 {d8[0], d9[0]}, [r1]!'],
		# examples of vld2.8 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x01\x69','vld2.8 {d0[3], d1[3]}, [r0], sb'],
		['\xF9\xE0\x01\x02','vld2.8 {d16[0], d17[0]}, [r0], r2'],
		['\xF9\xAA\x01\x26','vld2.8 {d0[1], d1[1]}, [sl], r6'],
		['\xF9\xA4\x61\x60','vld2.8 {d6[3], d7[3]}, [r4], r0'],
		# examples of vld3.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x24\x04\x52','vld3.16 {d0, d1, d2}, [r4:0x40], r2'],
		['\xF9\x20\x84\x52','vld3.16 {d8, d9, d10}, [r0:0x40], r2'],
		['\xF9\x64\x04\x51','vld3.16 {d16, d17, d18}, [r4:0x40], r1'],
		['\xF9\x24\x04\x5A','vld3.16 {d0, d1, d2}, [r4:0x40], sl'],
		# examples of vld3.16 RLIST , [ GPR ]
		['\xF9\xA8\x06\x4F','vld3.16 {d0[1], d1[1], d2[1]}, [r8]'],
		['\xF9\xE0\x06\x6F','vld3.16 {d16[1], d18[1], d20[1]}, [r0]'],
		['\xF9\xA4\x16\xAF','vld3.16 {d1[2], d3[2], d5[2]}, [r4]'],
		['\xF9\xA4\x06\x0F','vld3.16 {d0[0], d1[0], d2[0]}, [r4]'],
		# examples of vld3.16 RLIST , [ GPR ] !
		['\xF9\xA0\x36\x4D','vld3.16 {d3[1], d4[1], d5[1]}, [r0]!'],
		['\xF9\xA0\xE6\x0D','vld3.16 {d14[0], d15[0], d16[0]}, [r0]!'],
		['\xF9\xA0\x06\x0D','vld3.16 {d0[0], d1[0], d2[0]}, [r0]!'],
		['\xF9\xAC\x26\x8D','vld3.16 {d2[2], d3[2], d4[2]}, [ip]!'],
		# examples of vld3.16 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x86\x08','vld3.16 {d8[0], d9[0], d10[0]}, [r0], r8'],
		['\xF9\xA1\x06\x02','vld3.16 {d0[0], d1[0], d2[0]}, [r1], r2'],
		['\xF9\xA4\x06\x88','vld3.16 {d0[2], d1[2], d2[2]}, [r4], r8'],
		['\xF9\xA6\x06\x02','vld3.16 {d0[0], d1[0], d2[0]}, [r6], r2'],
		# examples of vld3.32 RLIST , [ GPR ]
		['\xF9\xA2\x0A\x0F','vld3.32 {d0[0], d1[0], d2[0]}, [r2]'],
		['\xF9\xA8\x0A\x0F','vld3.32 {d0[0], d1[0], d2[0]}, [r8]'],
		['\xF9\xAA\x2A\x4F','vld3.32 {d2[0], d4[0], d6[0]}, [sl]'],
		['\xF9\xA0\x4A\x0F','vld3.32 {d4[0], d5[0], d6[0]}, [r0]'],
		# examples of vld3.32 RLIST , [ GPR ] !
		['\xF9\xA8\xAA\x0D','vld3.32 {d10[0], d11[0], d12[0]}, [r8]!'],
		['\xF9\xE0\x8A\x0D','vld3.32 {d24[0], d25[0], d26[0]}, [r0]!'],
		['\xF9\xAE\x0A\x0D','vld3.32 {d0[0], d1[0], d2[0]}, [lr]!'],
		['\xF9\xAC\x0A\x0D','vld3.32 {d0[0], d1[0], d2[0]}, [ip]!'],
		# examples of vld3.32 RLIST , [ GPR ] , GPR
		['\xF9\xA1\x9A\x41','vld3.32 {d9[0], d11[0], d13[0]}, [r1], r1'],
		['\xF9\xA1\x0A\x01','vld3.32 {d0[0], d1[0], d2[0]}, [r1], r1'],
		['\xF9\xAD\x0A\x48','vld3.32 {d0[0], d2[0], d4[0]}, [sp], r8'],
		['\xF9\xA0\x8A\x42','vld3.32 {d8[0], d10[0], d12[0]}, [r0], r2'],
		# examples of vld3.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x24\x04\x12','vld3.8 {d0, d1, d2}, [r4:0x40], r2'],
		['\xF9\x23\x44\x11','vld3.8 {d4, d5, d6}, [r3:0x40], r1'],
		['\xF9\x20\x04\x15','vld3.8 {d0, d1, d2}, [r0:0x40], r5'],
		['\xF9\x2C\x15\x12','vld3.8 {d1, d3, d5}, [ip:0x40], r2'],
		# examples of vld3.8 RLIST , [ GPR ]
		['\xF9\xA1\x82\x8F','vld3.8 {d8[4], d9[4], d10[4]}, [r1]'],
		['\xF9\xA0\x42\x4F','vld3.8 {d4[2], d5[2], d6[2]}, [r0]'],
		['\xF9\xA2\x02\x6F','vld3.8 {d0[3], d1[3], d2[3]}, [r2]'],
		['\xF9\xA0\xE2\x4F','vld3.8 {d14[2], d15[2], d16[2]}, [r0]'],
		# examples of vld3.8 RLIST , [ GPR ] !
		['\xF9\xAC\x02\x0D','vld3.8 {d0[0], d1[0], d2[0]}, [ip]!'],
		['\xF9\xE1\x02\x0D','vld3.8 {d16[0], d17[0], d18[0]}, [r1]!'],
		['\xF9\xE0\x02\x0D','vld3.8 {d16[0], d17[0], d18[0]}, [r0]!'],
		['\xF9\xA0\x12\x4D','vld3.8 {d1[2], d2[2], d3[2]}, [r0]!'],
		# examples of vld3.8 RLIST , [ GPR ] , GPR
		['\xF9\xA4\x22\x04','vld3.8 {d2[0], d3[0], d4[0]}, [r4], r4'],
		['\xF9\xA4\x42\x04','vld3.8 {d4[0], d5[0], d6[0]}, [r4], r4'],
		['\xF9\xA1\x0E\x20','vld3.8 {d0[], d2[], d4[]}, [r1], r0'],
		['\xF9\xA0\x12\x08','vld3.8 {d1[0], d2[0], d3[0]}, [r0], r8'],
		# examples of vld4.16 RLIST , [ GPR : NUM ]
		['\xF9\xA0\x17\x3F','vld4.16 {d1[0], d3[0], d5[0], d7[0]}, [r0:0x40]'],
		['\xF9\xE3\x47\x1F','vld4.16 {d20[0], d21[0], d22[0], d23[0]}, [r3:0x40]'],
		['\xF9\xA8\x87\x9F','vld4.16 {d8[2], d9[2], d10[2], d11[2]}, [r8:0x40]'],
		['\xF9\xA0\x27\x9F','vld4.16 {d2[2], d3[2], d4[2], d5[2]}, [r0:0x40]'],
		# examples of vld4.16 RLIST , [ GPR : NUM ] !
		['\xF9\xA1\x27\x1D','vld4.16 {d2[0], d3[0], d4[0], d5[0]}, [r1:0x40]!'],
		['\xF9\xA7\x0F\x5D','vld4.16 {d0[], d1[], d2[], d3[]}, [r7:0x40]!'],
		['\xF9\xA4\x07\x1D','vld4.16 {d0[0], d1[0], d2[0], d3[0]}, [r4:0x40]!'],
		['\xF9\xE4\x27\x5D','vld4.16 {d18[1], d19[1], d20[1], d21[1]}, [r4:0x40]!'],
		# examples of vld4.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xA0\x07\xD1','vld4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0:0x40], r1'],
		['\xF9\xE0\x07\x14','vld4.16 {d16[0], d17[0], d18[0], d19[0]}, [r0:0x40], r4'],
		['\xF9\xA8\x27\x50','vld4.16 {d2[1], d3[1], d4[1], d5[1]}, [r8:0x40], r0'],
		['\xF9\xA1\x97\x14','vld4.16 {d9[0], d10[0], d11[0], d12[0]}, [r1:0x40], r4'],
		# examples of vld4.16 RLIST , [ GPR ]
		['\xF9\xA0\x17\x0F','vld4.16 {d1[0], d2[0], d3[0], d4[0]}, [r0]'],
		['\xF9\xE0\x47\x4F','vld4.16 {d20[1], d21[1], d22[1], d23[1]}, [r0]'],
		['\xF9\xA8\x97\x0F','vld4.16 {d9[0], d10[0], d11[0], d12[0]}, [r8]'],
		['\xF9\xE8\x07\x0F','vld4.16 {d16[0], d17[0], d18[0], d19[0]}, [r8]'],
		# examples of vld4.16 RLIST , [ GPR ] !
		['\xF9\xA1\x37\x0D','vld4.16 {d3[0], d4[0], d5[0], d6[0]}, [r1]!'],
		['\xF9\xA0\x17\x8D','vld4.16 {d1[2], d2[2], d3[2], d4[2]}, [r0]!'],
		['\xF9\xA8\x67\xCD','vld4.16 {d6[3], d7[3], d8[3], d9[3]}, [r8]!'],
		['\xF9\xA0\x07\x4D','vld4.16 {d0[1], d1[1], d2[1], d3[1]}, [r0]!'],
		# examples of vld4.16 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x0F\x4C','vld4.16 {d0[], d1[], d2[], d3[]}, [r0], ip'],
		['\xF9\xA4\x07\x24','vld4.16 {d0[0], d2[0], d4[0], d6[0]}, [r4], r4'],
		['\xF9\xE4\x07\x80','vld4.16 {d16[2], d17[2], d18[2], d19[2]}, [r4], r0'],
		['\xF9\xA8\x0F\x48','vld4.16 {d0[], d1[], d2[], d3[]}, [r8], r8'],
		# examples of vld4.32 RLIST , [ GPR : NUM ]
		['\xF9\xA1\x6B\x1F','vld4.32 {d6[0], d7[0], d8[0], d9[0]}, [r1:0x40]'],
		['\xF9\xA2\x5B\x2F','vld4.32 {d5[0], d6[0], d7[0], d8[0]}, [r2:0x80]'],
		['\xF9\xA0\x4B\x1F','vld4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0:0x40]'],
		['\xF9\xA1\x6B\x5F','vld4.32 {d6[0], d8[0], d10[0], d12[0]}, [r1:0x40]'],
		# examples of vld4.32 RLIST , [ GPR : NUM ] !
		['\xF9\xAA\x0B\x1D','vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [sl:0x40]!'],
		['\xF9\xA4\x4B\x9D','vld4.32 {d4[1], d5[1], d6[1], d7[1]}, [r4:0x40]!'],
		['\xF9\xE0\x0B\x9D','vld4.32 {d16[1], d17[1], d18[1], d19[1]}, [r0:0x40]!'],
		['\xF9\xA0\x3B\x1D','vld4.32 {d3[0], d4[0], d5[0], d6[0]}, [r0:0x40]!'],
		# examples of vld4.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xAA\x0B\x17','vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [sl:0x40], r7'],
		['\xF9\xA2\x1B\x50','vld4.32 {d1[0], d3[0], d5[0], d7[0]}, [r2:0x40], r0'],
		['\xF9\xA0\x2B\xD0','vld4.32 {d2[1], d4[1], d6[1], d8[1]}, [r0:0x40], r0'],
		['\xF9\xA2\x4B\x90','vld4.32 {d4[1], d5[1], d6[1], d7[1]}, [r2:0x40], r0'],
		# examples of vld4.32 RLIST , [ GPR ]
		['\xF9\xA8\x0B\x0F','vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8]'],
		['\xF9\xA0\x0B\xCF','vld4.32 {d0[1], d2[1], d4[1], d6[1]}, [r0]'],
		['\xF9\xA2\x0B\x0F','vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r2]'],
		['\xF9\xE0\x2B\x0F','vld4.32 {d18[0], d19[0], d20[0], d21[0]}, [r0]'],
		# examples of vld4.32 RLIST , [ GPR ] !
		['\xF9\xA7\x0B\x0D','vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r7]!'],
		['\xF9\xA0\xAB\x0D','vld4.32 {d10[0], d11[0], d12[0], d13[0]}, [r0]!'],
		['\xF9\xA0\xEB\x0D','vld4.32 {d14[0], d15[0], d16[0], d17[0]}, [r0]!'],
		['\xF9\xE4\x6B\x0D','vld4.32 {d22[0], d23[0], d24[0], d25[0]}, [r4]!'],
		# examples of vld4.32 RLIST , [ GPR ] , GPR
		['\xF9\xA0\x2B\x40','vld4.32 {d2[0], d4[0], d6[0], d8[0]}, [r0], r0'],
		['\xF9\xE0\x0B\x03','vld4.32 {d16[0], d17[0], d18[0], d19[0]}, [r0], r3'],
		['\xF9\xAA\x0B\x42','vld4.32 {d0[0], d2[0], d4[0], d6[0]}, [sl], r2'],
		['\xF9\xA0\x1B\x80','vld4.32 {d1[1], d2[1], d3[1], d4[1]}, [r0], r0'],
		# examples of vld4.8 RLIST , [ GPR : NUM ]
		['\xF9\x24\x81\x1F','vld4.8 {d8, d10, d12, d14}, [r4:0x40]'],
		['\xF9\x2C\x00\x3F','vld4.8 {d0, d1, d2, d3}, [ip:0x100]'],
		['\xF9\x20\x00\x3F','vld4.8 {d0, d1, d2, d3}, [r0:0x100]'],
		['\xF9\x20\x80\x1F','vld4.8 {d8, d9, d10, d11}, [r0:0x40]'],
		# examples of vld4.8 RLIST , [ GPR : NUM ] !
		['\xF9\x60\x01\x3D','vld4.8 {d16, d18, d20, d22}, [r0:0x100]!'],
		['\xF9\x27\x80\x1D','vld4.8 {d8, d9, d10, d11}, [r7:0x40]!'],
		['\xF9\x20\xD1\x1D','vld4.8 {d13, d15, d17, d19}, [r0:0x40]!'],
		['\xF9\x21\x80\x3D','vld4.8 {d8, d9, d10, d11}, [r1:0x100]!'],
		# examples of vld4.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x21\x20\x31','vld4.8 {d2, d3, d4, d5}, [r1:0x100], r1'],
		['\xF9\x64\x10\x10','vld4.8 {d17, d18, d19, d20}, [r4:0x40], r0'],
		['\xF9\x20\x51\x14','vld4.8 {d5, d7, d9, d11}, [r0:0x40], r4'],
		['\xF9\x21\x00\x1C','vld4.8 {d0, d1, d2, d3}, [r1:0x40], ip'],
		# examples of vld4.8 RLIST , [ GPR ]
		['\xF9\x68\xA0\x0F','vld4.8 {d26, d27, d28, d29}, [r8]'],
		['\xF9\x24\x40\x0F','vld4.8 {d4, d5, d6, d7}, [r4]'],
		['\xF9\x60\x10\x0F','vld4.8 {d17, d18, d19, d20}, [r0]'],
		['\xF9\x61\x00\x0F','vld4.8 {d16, d17, d18, d19}, [r1]'],
		# examples of vld4.8 RLIST , [ GPR ] !
		['\xF9\x24\x20\x0D','vld4.8 {d2, d3, d4, d5}, [r4]!'],
		['\xF9\x20\x80\x0D','vld4.8 {d8, d9, d10, d11}, [r0]!'],
		['\xF9\x20\x21\x0D','vld4.8 {d2, d4, d6, d8}, [r0]!'],
		['\xF9\x2C\x01\x0D','vld4.8 {d0, d2, d4, d6}, [ip]!'],
		# examples of vld4.8 RLIST , [ GPR ] , GPR
		['\xF9\x61\x80\x00','vld4.8 {d24, d25, d26, d27}, [r1], r0'],
		['\xF9\x20\x10\x04','vld4.8 {d1, d2, d3, d4}, [r0], r4'],
		['\xF9\x28\x41\x01','vld4.8 {d4, d6, d8, d10}, [r8], r1'],
		['\xF9\x60\x41\x00','vld4.8 {d20, d22, d24, d26}, [r0], r0'],
		# examples of vldmdb GPR ! , RLIST
		['\xED\x35\x0A\x34','vldmdb r5!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xED\x30\x0A\x03','vldmdb r0!, {s0, s1, s2}'],
		['\xED\x3A\x0A\x01','vldmdb sl!, {s0}'],
		['\xED\x70\x1A\x00','vldmdb r0!, {s3}'],
		# examples of vldmia GPR ! , RLIST
		['\xEC\xF2\x0B\x02','vldmia r2!, {d16}'],
		['\xEC\xB0\x5A\x00','vldmia r0!, {s10}'],
		['\xEC\xB8\x0A\x05','vldmia r8!, {s0, s1, s2, s3, s4}'],
		['\xEC\xB4\x1A\x02','vldmia r4!, {s2, s3}'],
		# examples of vldmia GPR , RLIST
		['\xEC\x91\x1A\x02','vldmia r1, {s2, s3}'],
		['\xEC\xD2\x0A\x02','vldmia r2, {s1, s2}'],
		['\xEC\xD0\x8A\x80','vldmia r0, {s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xEC\xD1\x4A\x01','vldmia r1, {s9}'],
		# examples of vldr DREG , [ GPR , NUM ]
		['\xED\x50\x0B\x02','vldr d16, [r0, #-8]'],
		['\xED\x90\x2B\x30','vldr d2, [r0, #0xc0]'],
		['\xED\x10\x0B\xC9','vldr d0, [r0, #-0x324]'],
		['\xED\x54\x4B\x10','vldr d20, [r4, #-0x40]'],
		# examples of vldr DREG , [ GPR ]
		['\xED\x90\x9B\x00','vldr d9, [r0]'],
		['\xED\x90\x0B\x00','vldr d0, [r0]'],
		['\xED\x9A\x0B\x00','vldr d0, [sl]'],
		['\xED\x9C\x0B\x00','vldr d0, [ip]'],
		# examples of vldr SREG , [ GPR , NUM ]
		['\xED\x58\x2A\x02','vldr s5, [r8, #-8]'],
		['\xED\x10\x0A\x30','vldr s0, [r0, #-0xc0]'],
		['\xED\x11\x0A\x10','vldr s0, [r1, #-0x40]'],
		['\xED\x14\x8A\x58','vldr s16, [r4, #-0x160]'],
		# examples of vldr SREG , [ GPR ]
		['\xED\xD1\x1A\x00','vldr s3, [r1]'],
		['\xED\x92\x0A\x00','vldr s0, [r2]'],
		['\xED\x91\x0A\x00','vldr s0, [r1]'],
		['\xED\x90\x2A\x00','vldr s4, [r0]'],
		# examples of vmax.f32 DREG , DREG , DREG
		['\xEF\x40\x2F\x80','vmax.f32 d18, d16, d0'],
		['\xEF\x04\x0F\x00','vmax.f32 d0, d4, d0'],
		['\xEF\x08\x0F\x02','vmax.f32 d0, d8, d2'],
		['\xEF\x08\x4F\x04','vmax.f32 d4, d8, d4'],
		# examples of vmax.f32 QREG , QREG , QREG
		['\xEF\x02\x0F\x40','vmax.f32 q0, q1, q0'],
		['\xEF\x08\x8F\xC4','vmax.f32 q4, q12, q2'],
		['\xEF\x00\x0F\x42','vmax.f32 q0, q0, q1'],
		['\xEF\x00\x0F\x40','vmax.f32 q0, q0, q0'],
		# examples of vmax.s16 DREG , DREG , DREG
		['\xEF\x10\x96\x00','vmax.s16 d9, d0, d0'],
		['\xEF\x10\xA6\x20','vmax.s16 d10, d0, d16'],
		['\xEF\x14\x06\x05','vmax.s16 d0, d4, d5'],
		['\xEF\x11\x86\x00','vmax.s16 d8, d1, d0'],
		# examples of vmax.s16 QREG , QREG , QREG
		['\xEF\x10\x06\x42','vmax.s16 q0, q0, q1'],
		['\xEF\x10\x06\xC0','vmax.s16 q0, q8, q0'],
		['\xEF\x14\x06\x40','vmax.s16 q0, q2, q0'],
		['\xEF\x16\x66\x44','vmax.s16 q3, q3, q2'],
		# examples of vmax.s32 DREG , DREG , DREG
		['\xEF\x20\x46\x06','vmax.s32 d4, d0, d6'],
		['\xEF\x25\x06\x00','vmax.s32 d0, d5, d0'],
		['\xEF\x2A\x86\x88','vmax.s32 d8, d26, d8'],
		['\xEF\x20\x46\x81','vmax.s32 d4, d16, d1'],
		# examples of vmax.s32 QREG , QREG , QREG
		['\xEF\x60\x06\x48','vmax.s32 q8, q0, q4'],
		['\xEF\x24\x86\x48','vmax.s32 q4, q2, q4'],
		['\xEF\x20\x06\x44','vmax.s32 q0, q0, q2'],
		['\xEF\x24\x06\x48','vmax.s32 q0, q2, q4'],
		# examples of vmax.s8 DREG , DREG , DREG
		['\xEF\x02\x16\x80','vmax.s8 d1, d18, d0'],
		['\xEF\x00\x26\x04','vmax.s8 d2, d0, d4'],
		['\xEF\x40\xC6\x00','vmax.s8 d28, d0, d0'],
		['\xEF\x40\x26\x0C','vmax.s8 d18, d0, d12'],
		# examples of vmax.s8 QREG , QREG , QREG
		['\xEF\x00\x06\xC0','vmax.s8 q0, q8, q0'],
		['\xEF\x04\x26\x42','vmax.s8 q1, q2, q1'],
		['\xEF\x44\x06\x48','vmax.s8 q8, q2, q4'],
		['\xEF\x00\x06\x40','vmax.s8 q0, q0, q0'],
		# examples of vmax.u16 DREG , DREG , DREG
		['\xFF\x10\x46\x04','vmax.u16 d4, d0, d4'],
		['\xFF\x52\x06\x08','vmax.u16 d16, d2, d8'],
		['\xFF\x10\x56\x26','vmax.u16 d5, d0, d22'],
		['\xFF\x10\x16\x20','vmax.u16 d1, d0, d16'],
		# examples of vmax.u16 QREG , QREG , QREG
		['\xFF\x18\x26\x44','vmax.u16 q1, q4, q2'],
		['\xFF\x10\x06\x42','vmax.u16 q0, q0, q1'],
		['\xFF\x14\x06\x62','vmax.u16 q0, q2, q9'],
		['\xFF\x10\x06\x44','vmax.u16 q0, q0, q2'],
		# examples of vmax.u32 DREG , DREG , DREG
		['\xFF\x28\x06\x00','vmax.u32 d0, d8, d0'],
		['\xFF\x24\x06\x84','vmax.u32 d0, d20, d4'],
		['\xFF\x20\x26\x04','vmax.u32 d2, d0, d4'],
		['\xFF\x28\x26\x00','vmax.u32 d2, d8, d0'],
		# examples of vmax.u32 QREG , QREG , QREG
		['\xFF\x24\xC6\x40','vmax.u32 q6, q2, q0'],
		['\xFF\x20\x06\x40','vmax.u32 q0, q0, q0'],
		['\xFF\x20\x06\xC4','vmax.u32 q0, q8, q2'],
		['\xFF\x28\x86\x40','vmax.u32 q4, q4, q0'],
		# examples of vmax.u8 DREG , DREG , DREG
		['\xFF\x00\x06\x09','vmax.u8 d0, d0, d9'],
		['\xFF\x00\x26\x01','vmax.u8 d2, d0, d1'],
		['\xFF\x02\xC6\x20','vmax.u8 d12, d2, d16'],
		['\xFF\x02\x16\x08','vmax.u8 d1, d2, d8'],
		# examples of vmax.u8 QREG , QREG , QREG
		['\xFF\x0C\x06\xE0','vmax.u8 q0, q14, q8'],
		['\xFF\x00\x26\x44','vmax.u8 q1, q0, q2'],
		['\xFF\x06\x46\x60','vmax.u8 q2, q3, q8'],
		['\xFF\x02\x06\x42','vmax.u8 q0, q1, q1'],
		# examples of vmaxnm.f32 SREG , SREG , SREG
		['\xFE\x84\x1A\x00','vmaxnm.f32 s2, s8, s0'],
		['\xFE\x80\x2A\x80','vmaxnm.f32 s4, s1, s0'],
		['\xFE\x88\x4A\x80','vmaxnm.f32 s8, s17, s0'],
		['\xFE\x84\x0A\x82','vmaxnm.f32 s0, s9, s4'],
		# examples of vmaxnm.f64 DREG , DREG , DREG
		['\xFE\xC1\x0B\x02','vmaxnm.f64 d16, d1, d2'],
		['\xFE\x80\x8B\x08','vmaxnm.f64 d8, d0, d8'],
		['\xFE\x81\x0B\x0C','vmaxnm.f64 d0, d1, d12'],
		['\xFE\x80\x8B\x0C','vmaxnm.f64 d8, d0, d12'],
		# examples of vmin.f32 DREG , DREG , DREG
		['\xEF\x20\x0F\x0A','vmin.f32 d0, d0, d10'],
		['\xEF\x20\x0F\x00','vmin.f32 d0, d0, d0'],
		['\xEF\x21\x4F\xA0','vmin.f32 d4, d17, d16'],
		['\xEF\x20\x9F\x00','vmin.f32 d9, d0, d0'],
		# examples of vmin.f32 QREG , QREG , QREG
		['\xEF\x24\x0F\x40','vmin.f32 q0, q2, q0'],
		['\xEF\x60\x8F\x42','vmin.f32 q12, q0, q1'],
		['\xEF\x20\x0F\x42','vmin.f32 q0, q0, q1'],
		['\xEF\x20\x8F\x68','vmin.f32 q4, q0, q12'],
		# examples of vmin.s16 DREG , DREG , DREG
		['\xEF\x50\x06\x18','vmin.s16 d16, d0, d8'],
		['\xEF\x50\x46\x10','vmin.s16 d20, d0, d0'],
		['\xEF\x10\x86\x38','vmin.s16 d8, d0, d24'],
		['\xEF\x10\x86\x10','vmin.s16 d8, d0, d0'],
		# examples of vmin.s16 QREG , QREG , QREG
		['\xEF\x12\x06\x50','vmin.s16 q0, q1, q0'],
		['\xEF\x16\x26\x50','vmin.s16 q1, q3, q0'],
		['\xEF\x10\x06\x54','vmin.s16 q0, q0, q2'],
		['\xEF\x18\x06\x74','vmin.s16 q0, q4, q10'],
		# examples of vmin.s32 DREG , DREG , DREG
		['\xEF\x26\x86\x10','vmin.s32 d8, d6, d0'],
		['\xEF\x64\x36\x10','vmin.s32 d19, d4, d0'],
		['\xEF\x20\x46\x14','vmin.s32 d4, d0, d4'],
		['\xEF\x68\x96\x10','vmin.s32 d25, d8, d0'],
		# examples of vmin.s32 QREG , QREG , QREG
		['\xEF\x24\x26\x52','vmin.s32 q1, q2, q1'],
		['\xEF\x24\x46\x70','vmin.s32 q2, q2, q8'],
		['\xEF\x60\x86\x50','vmin.s32 q12, q0, q0'],
		['\xEF\x20\x06\xD0','vmin.s32 q0, q8, q0'],
		# examples of vmin.s8 DREG , DREG , DREG
		['\xEF\x00\x06\x13','vmin.s8 d0, d0, d3'],
		['\xEF\x04\x06\x12','vmin.s8 d0, d4, d2'],
		['\xEF\x41\x06\x10','vmin.s8 d16, d1, d0'],
		['\xEF\x00\xC6\x91','vmin.s8 d12, d16, d1'],
		# examples of vmin.s8 QREG , QREG , QREG
		['\xEF\x4C\x46\x50','vmin.s8 q10, q6, q0'],
		['\xEF\x00\x06\x72','vmin.s8 q0, q0, q9'],
		['\xEF\x02\x06\x58','vmin.s8 q0, q1, q4'],
		['\xEF\x00\x86\x78','vmin.s8 q4, q0, q12'],
		# examples of vmin.u16 DREG , DREG , DREG
		['\xFF\x51\x06\x14','vmin.u16 d16, d1, d4'],
		['\xFF\x10\x26\x10','vmin.u16 d2, d0, d0'],
		['\xFF\x18\x26\x10','vmin.u16 d2, d8, d0'],
		['\xFF\x11\x16\x10','vmin.u16 d1, d1, d0'],
		# examples of vmin.u16 QREG , QREG , QREG
		['\xFF\x10\x06\x58','vmin.u16 q0, q0, q4'],
		['\xFF\x50\x26\xD0','vmin.u16 q9, q8, q0'],
		['\xFF\x10\x06\x70','vmin.u16 q0, q0, q8'],
		['\xFF\x1A\xC6\x50','vmin.u16 q6, q5, q0'],
		# examples of vmin.u32 DREG , DREG , DREG
		['\xFF\x20\x26\x10','vmin.u32 d2, d0, d0'],
		['\xFF\x68\x06\x10','vmin.u32 d16, d8, d0'],
		['\xFF\x21\x56\x10','vmin.u32 d5, d1, d0'],
		['\xFF\x20\x16\x1D','vmin.u32 d1, d0, d13'],
		# examples of vmin.u32 QREG , QREG , QREG
		['\xFF\x20\x06\x50','vmin.u32 q0, q0, q0'],
		['\xFF\x68\x46\xD0','vmin.u32 q10, q12, q0'],
		['\xFF\x20\x06\x7A','vmin.u32 q0, q0, q13'],
		['\xFF\x24\x86\x50','vmin.u32 q4, q2, q0'],
		# examples of vmin.u8 DREG , DREG , DREG
		['\xFF\x04\x06\xB0','vmin.u8 d0, d20, d16'],
		['\xFF\x00\x06\x91','vmin.u8 d0, d16, d1'],
		['\xFF\x01\x06\x10','vmin.u8 d0, d1, d0'],
		['\xFF\x05\x06\x10','vmin.u8 d0, d5, d0'],
		# examples of vmin.u8 QREG , QREG , QREG
		['\xFF\x44\x06\x54','vmin.u8 q8, q2, q2'],
		['\xFF\x0C\x06\x50','vmin.u8 q0, q6, q0'],
		['\xFF\x00\x06\xF4','vmin.u8 q0, q8, q10'],
		['\xFF\x08\x06\x50','vmin.u8 q0, q4, q0'],
		# examples of vminnm.f32 SREG , SREG , SREG
		['\xFE\x80\x2A\x40','vminnm.f32 s4, s0, s0'],
		['\xFE\x88\x2A\xC0','vminnm.f32 s4, s17, s0'],
		['\xFE\x80\x4A\x68','vminnm.f32 s8, s0, s17'],
		['\xFE\x80\x4A\xC0','vminnm.f32 s8, s1, s0'],
		# examples of vminnm.f64 DREG , DREG , DREG
		['\xFE\x82\x5B\x41','vminnm.f64 d5, d2, d1'],
		['\xFE\x82\x0B\x68','vminnm.f64 d0, d2, d24'],
		['\xFE\x88\x0B\x41','vminnm.f64 d0, d8, d1'],
		['\xFE\x84\x0B\x48','vminnm.f64 d0, d4, d8'],
		# examples of vmla.f32 SREG , SREG , SREG
		['\xEE\x02\x0A\x01','vmla.f32 s0, s4, s2'],
		['\xCE\x00\x2A\x80','vmla.f32 s4, s1, s0'],
		['\xCE\x00\x0A\x22','vmla.f32 s0, s0, s5'],
		['\xCE\x00\x0A\x89','vmla.f32 s0, s1, s18'],
		# examples of vmla.f64 DREG , DREG , DREG
		['\xCE\x00\x1B\x04','vmla.f64 d1, d0, d4'],
		['\xEE\x00\x0B\x02','vmla.f64 d0, d0, d2'],
		['\xCE\x00\x4B\x00','vmla.f64 d4, d0, d0'],
		['\xEE\x00\x0B\x00','vmla.f64 d0, d0, d0'],
		# examples of vmla.i16 DREG , DREG , DREG
		['\xEF\x10\x09\x04','vmla.i16 d0, d0, d4'],
		['\xEF\x1E\x09\x01','vmla.i16 d0, d14, d1'],
		['\xEF\x12\x49\x80','vmla.i16 d4, d18, d0'],
		['\xEF\x50\xA9\x01','vmla.i16 d26, d0, d1'],
		# examples of vmla.i16 DREG , DREG , DREG [ NUM ]
		['\xEF\x95\x80\x42','vmla.i16 d8, d5, d2[0]'],
		['\xEF\x98\x30\x40','vmla.i16 d3, d8, d0[0]'],
		['\xEF\x90\x00\xE2','vmla.i16 d0, d16, d2[2]'],
		['\xEF\x90\x20\x64','vmla.i16 d2, d0, d4[2]'],
		# examples of vmla.i16 QREG , QREG , DREG [ NUM ]
		['\xFF\x94\xA0\x42','vmla.i16 q5, q2, d2[0]'],
		['\xFF\x90\x00\x66','vmla.i16 q0, q0, d6[2]'],
		['\xFF\x92\x00\x42','vmla.i16 q0, q1, d2[0]'],
		['\xFF\x98\x00\x46','vmla.i16 q0, q4, d6[0]'],
		# examples of vmla.i16 QREG , QREG , QREG
		['\xEF\x50\x49\x40','vmla.i16 q10, q0, q0'],
		['\xEF\x18\x09\x48','vmla.i16 q0, q4, q4'],
		['\xEF\x12\x09\x42','vmla.i16 q0, q1, q1'],
		['\xEF\x10\x09\xC8','vmla.i16 q0, q8, q4'],
		# examples of vmla.i32 DREG , DREG , DREG
		['\xEF\x20\x09\xA1','vmla.i32 d0, d16, d17'],
		['\xEF\x28\x89\x03','vmla.i32 d8, d8, d3'],
		['\xEF\x22\x59\x0C','vmla.i32 d5, d2, d12'],
		['\xEF\x22\x09\x83','vmla.i32 d0, d18, d3'],
		# examples of vmla.i32 DREG , DREG , DREG [ NUM ]
		['\xEF\xA2\x80\x42','vmla.i32 d8, d2, d2[0]'],
		['\xEF\xA2\x00\x40','vmla.i32 d0, d2, d0[0]'],
		['\xEF\xA2\x40\x41','vmla.i32 d4, d2, d1[0]'],
		['\xEF\xE8\x00\x40','vmla.i32 d16, d8, d0[0]'],
		# examples of vmla.i32 QREG , QREG , DREG [ NUM ]
		['\xFF\xA8\x00\x40','vmla.i32 q0, q4, d0[0]'],
		['\xFF\xA8\x00\x44','vmla.i32 q0, q4, d4[0]'],
		['\xFF\xA0\x00\x40','vmla.i32 q0, q0, d0[0]'],
		['\xFF\xA0\x20\x40','vmla.i32 q1, q0, d0[0]'],
		# examples of vmla.i32 QREG , QREG , QREG
		['\xEF\x60\x89\x44','vmla.i32 q12, q0, q2'],
		['\xEF\x22\x09\x44','vmla.i32 q0, q1, q2'],
		['\xEF\x20\x49\x48','vmla.i32 q2, q0, q4'],
		['\xEF\x20\x49\x40','vmla.i32 q2, q0, q0'],
		# examples of vmla.i8 DREG , DREG , DREG
		['\xEF\x00\x09\x01','vmla.i8 d0, d0, d1'],
		['\xEF\x04\x09\x82','vmla.i8 d0, d20, d2'],
		['\xEF\x00\x39\x03','vmla.i8 d3, d0, d3'],
		['\xEF\x49\x89\x00','vmla.i8 d24, d9, d0'],
		# examples of vmla.i8 QREG , QREG , QREG
		['\xEF\x44\x29\x40','vmla.i8 q9, q2, q0'],
		['\xEF\x00\x09\x68','vmla.i8 q0, q0, q12'],
		['\xEF\x00\x89\x40','vmla.i8 q4, q0, q0'],
		['\xEF\x00\x69\x42','vmla.i8 q3, q0, q1'],
		# examples of vmlal.s16 QREG , DREG , DREG
		['\xEF\xD5\x88\x01','vmlal.s16 q12, d5, d1'],
		['\xEF\x9A\x08\x0C','vmlal.s16 q0, d10, d12'],
		['\xEF\x94\x28\x80','vmlal.s16 q1, d20, d0'],
		['\xEF\x90\x28\x08','vmlal.s16 q1, d0, d8'],
		# examples of vmlal.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\x9A\x02\x4C','vmlal.s16 q0, d10, d4[1]'],
		['\xEF\x90\x42\x45','vmlal.s16 q2, d0, d5[0]'],
		['\xEF\x90\x02\x60','vmlal.s16 q0, d0, d0[2]'],
		['\xEF\x9E\x02\x48','vmlal.s16 q0, d14, d0[1]'],
		# examples of vmlal.s32 QREG , DREG , DREG
		['\xEF\xAD\x88\x00','vmlal.s32 q4, d13, d0'],
		['\xEF\xA3\x08\x82','vmlal.s32 q0, d19, d2'],
		['\xEF\xA1\x28\x04','vmlal.s32 q1, d1, d4'],
		['\xEF\xA0\x28\x08','vmlal.s32 q1, d0, d8'],
		# examples of vmlal.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xE8\x02\x44','vmlal.s32 q8, d8, d4[0]'],
		['\xEF\xA4\x02\xC4','vmlal.s32 q0, d20, d4[0]'],
		['\xEF\xAC\x02\x45','vmlal.s32 q0, d12, d5[0]'],
		['\xEF\xE0\x22\x44','vmlal.s32 q9, d0, d4[0]'],
		# examples of vmlal.s8 QREG , DREG , DREG
		['\xEF\x82\x08\x20','vmlal.s8 q0, d2, d16'],
		['\xEF\xC1\x08\x02','vmlal.s8 q8, d1, d2'],
		['\xEF\x80\x08\x20','vmlal.s8 q0, d0, d16'],
		['\xEF\x88\x48\x00','vmlal.s8 q2, d8, d0'],
		# examples of vmlal.u16 QREG , DREG , DREG
		['\xFF\x94\x08\x09','vmlal.u16 q0, d4, d9'],
		['\xFF\x98\x08\x20','vmlal.u16 q0, d8, d16'],
		['\xFF\xD2\x88\x00','vmlal.u16 q12, d2, d0'],
		['\xFF\x92\x48\x01','vmlal.u16 q2, d2, d1'],
		# examples of vmlal.u16 QREG , DREG , DREG [ NUM ]
		['\xFF\x90\x42\x64','vmlal.u16 q2, d0, d4[2]'],
		['\xFF\x92\x02\x42','vmlal.u16 q0, d2, d2[0]'],
		['\xFF\xD0\x42\x41','vmlal.u16 q10, d0, d1[0]'],
		['\xFF\xD2\xA2\x40','vmlal.u16 q13, d2, d0[0]'],
		# examples of vmlal.u32 QREG , DREG , DREG
		['\xFF\xA7\x08\x80','vmlal.u32 q0, d23, d0'],
		['\xFF\xA4\x08\x81','vmlal.u32 q0, d20, d1'],
		['\xFF\xE0\x48\x80','vmlal.u32 q10, d16, d0'],
		['\xFF\xE0\x08\x80','vmlal.u32 q8, d16, d0'],
		# examples of vmlal.u32 QREG , DREG , DREG [ NUM ]
		['\xFF\xA0\x02\x41','vmlal.u32 q0, d0, d1[0]'],
		['\xFF\xA0\x42\x40','vmlal.u32 q2, d0, d0[0]'],
		['\xFF\xE0\x82\x60','vmlal.u32 q12, d0, d0[1]'],
		['\xFF\xA0\x02\x65','vmlal.u32 q0, d0, d5[1]'],
		# examples of vmlal.u8 QREG , DREG , DREG
		['\xFF\x80\x28\x22','vmlal.u8 q1, d0, d18'],
		['\xFF\x82\x08\x20','vmlal.u8 q0, d2, d16'],
		['\xFF\x88\x08\x88','vmlal.u8 q0, d24, d8'],
		['\xFF\x81\x08\x88','vmlal.u8 q0, d17, d8'],
		# examples of vmls.f32 DREG , DREG , DREG
		['\xEF\x22\x4D\x18','vmls.f32 d4, d2, d8'],
		['\xEF\x2E\x1D\x18','vmls.f32 d1, d14, d8'],
		['\xEF\x22\x0D\x18','vmls.f32 d0, d2, d8'],
		['\xEF\x2A\x0D\x30','vmls.f32 d0, d10, d16'],
		# examples of vmls.f32 DREG , DREG , DREG [ NUM ]
		['\xEF\xA0\x05\x60','vmls.f32 d0, d0, d0[1]'],
		['\xEF\xE0\x05\x63','vmls.f32 d16, d0, d3[1]'],
		['\xEF\xE2\x05\x40','vmls.f32 d16, d2, d0[0]'],
		['\xEF\xA8\x45\x40','vmls.f32 d4, d8, d0[0]'],
		# examples of vmls.f32 QREG , QREG , DREG [ NUM ]
		['\xFF\xA0\x05\xC4','vmls.f32 q0, q8, d4[0]'],
		['\xFF\xE0\x05\xC0','vmls.f32 q8, q8, d0[0]'],
		['\xFF\xA2\x05\xC8','vmls.f32 q0, q9, d8[0]'],
		['\xFF\xA0\x05\x45','vmls.f32 q0, q0, d5[0]'],
		# examples of vmls.f32 QREG , QREG , QREG
		['\xEF\x68\x0D\x50','vmls.f32 q8, q4, q0'],
		['\xEF\x24\x0D\x70','vmls.f32 q0, q2, q8'],
		['\xEF\x68\x0D\x58','vmls.f32 q8, q4, q4'],
		['\xEF\x20\x0D\xD0','vmls.f32 q0, q8, q0'],
		# examples of vmls.f64 DREG , DREG , DREG
		['\xCE\x00\x1B\x41','vmls.f64 d1, d0, d1'],
		['\xCE\x00\x8B\x49','vmls.f64 d8, d0, d9'],
		['\xEE\x01\x1B\x40','vmls.f64 d1, d1, d0'],
		['\xCE\x00\x8B\x42','vmls.f64 d8, d0, d2'],
		# examples of vmls.i16 DREG , DREG , DREG
		['\xFF\x12\xA9\x01','vmls.i16 d10, d2, d1'],
		['\xFF\x1C\x09\x02','vmls.i16 d0, d12, d2'],
		['\xFF\x10\x19\x20','vmls.i16 d1, d0, d16'],
		['\xFF\x18\x09\x00','vmls.i16 d0, d8, d0'],
		# examples of vmls.i16 QREG , QREG , DREG [ NUM ]
		['\xFF\x94\x84\x48','vmls.i16 q4, q2, d0[1]'],
		['\xFF\x90\x04\x42','vmls.i16 q0, q0, d2[0]'],
		['\xFF\x90\x24\xC0','vmls.i16 q1, q8, d0[0]'],
		['\xFF\xD0\x84\x42','vmls.i16 q12, q0, d2[0]'],
		# examples of vmls.i16 QREG , QREG , QREG
		['\xFF\x18\x09\x4C','vmls.i16 q0, q4, q6'],
		['\xFF\x14\x89\x46','vmls.i16 q4, q2, q3'],
		['\xFF\x10\x09\x44','vmls.i16 q0, q0, q2'],
		['\xFF\x50\xC9\x40','vmls.i16 q14, q0, q0'],
		# examples of vmls.i32 DREG , DREG , DREG
		['\xFF\x60\x29\x27','vmls.i32 d18, d0, d23'],
		['\xFF\x22\x49\x06','vmls.i32 d4, d2, d6'],
		['\xFF\x20\x09\x00','vmls.i32 d0, d0, d0'],
		['\xFF\x20\x49\x00','vmls.i32 d4, d0, d0'],
		# examples of vmls.i32 QREG , QREG , DREG [ NUM ]
		['\xFF\xA0\x64\x44','vmls.i32 q3, q0, d4[0]'],
		['\xFF\xA8\x04\x40','vmls.i32 q0, q4, d0[0]'],
		['\xFF\xE4\x04\x40','vmls.i32 q8, q2, d0[0]'],
		['\xFF\xA8\x04\x65','vmls.i32 q0, q4, d5[1]'],
		# examples of vmls.i32 QREG , QREG , QREG
		['\xFF\x20\x49\x40','vmls.i32 q2, q0, q0'],
		['\xFF\x20\x09\xC0','vmls.i32 q0, q8, q0'],
		['\xFF\x2A\x29\x42','vmls.i32 q1, q5, q1'],
		['\xFF\x60\x49\x40','vmls.i32 q10, q0, q0'],
		# examples of vmls.i8 DREG , DREG , DREG
		['\xFF\x00\x49\x01','vmls.i8 d4, d0, d1'],
		['\xFF\x02\x89\x00','vmls.i8 d8, d2, d0'],
		['\xFF\x04\x89\x01','vmls.i8 d8, d4, d1'],
		['\xFF\x01\x09\x80','vmls.i8 d0, d17, d0'],
		# examples of vmls.i8 QREG , QREG , QREG
		['\xFF\x06\x49\x40','vmls.i8 q2, q3, q0'],
		['\xFF\x04\x29\x40','vmls.i8 q1, q2, q0'],
		['\xFF\x04\x09\x40','vmls.i8 q0, q2, q0'],
		['\xFF\x08\x49\x40','vmls.i8 q2, q4, q0'],
		# examples of vmlsl.s16 QREG , DREG , DREG
		['\xEF\x92\x0A\x0C','vmlsl.s16 q0, d2, d12'],
		['\xEF\x94\x0A\x04','vmlsl.s16 q0, d4, d4'],
		['\xEF\x94\x0A\x0A','vmlsl.s16 q0, d4, d10'],
		['\xEF\x90\x4A\x02','vmlsl.s16 q2, d0, d2'],
		# examples of vmlsl.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\xD0\x86\xC1','vmlsl.s16 q12, d16, d1[0]'],
		['\xEF\xD0\x06\x41','vmlsl.s16 q8, d0, d1[0]'],
		['\xEF\x98\x46\x64','vmlsl.s16 q2, d8, d4[2]'],
		['\xEF\x92\x86\x60','vmlsl.s16 q4, d2, d0[2]'],
		# examples of vmlsl.s32 QREG , DREG , DREG
		['\xEF\xE0\x2A\x00','vmlsl.s32 q9, d0, d0'],
		['\xEF\xA0\x8A\x02','vmlsl.s32 q4, d0, d2'],
		['\xEF\xA2\x4A\x00','vmlsl.s32 q2, d2, d0'],
		['\xEF\xA3\x2A\x00','vmlsl.s32 q1, d3, d0'],
		# examples of vmlsl.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xAA\x06\x42','vmlsl.s32 q0, d10, d2[0]'],
		['\xEF\xE0\xA6\xE0','vmlsl.s32 q13, d16, d0[1]'],
		['\xEF\xA2\x06\x41','vmlsl.s32 q0, d2, d1[0]'],
		['\xEF\xA4\x06\x6A','vmlsl.s32 q0, d4, d10[1]'],
		# examples of vmlsl.s8 QREG , DREG , DREG
		['\xEF\x88\x0A\x00','vmlsl.s8 q0, d8, d0'],
		['\xEF\x88\x0A\x08','vmlsl.s8 q0, d8, d8'],
		['\xEF\x80\x0A\x21','vmlsl.s8 q0, d0, d17'],
		['\xEF\x88\x0A\x81','vmlsl.s8 q0, d24, d1'],
		# examples of vmlsl.u16 QREG , DREG , DREG
		['\xFF\x9E\x0A\x00','vmlsl.u16 q0, d14, d0'],
		['\xFF\xD8\x4A\x08','vmlsl.u16 q10, d8, d8'],
		['\xFF\xD2\x0A\x00','vmlsl.u16 q8, d2, d0'],
		['\xFF\x92\x0A\x00','vmlsl.u16 q0, d2, d0'],
		# examples of vmlsl.u16 QREG , DREG , DREG [ NUM ]
		['\xFF\x90\x26\x42','vmlsl.u16 q1, d0, d2[0]'],
		['\xFF\x94\x46\x60','vmlsl.u16 q2, d4, d0[2]'],
		['\xFF\x98\x86\x40','vmlsl.u16 q4, d8, d0[0]'],
		['\xFF\x92\x06\xE0','vmlsl.u16 q0, d18, d0[2]'],
		# examples of vmlsl.u32 QREG , DREG , DREG
		['\xFF\xA8\xCA\x00','vmlsl.u32 q6, d8, d0'],
		['\xFF\xA4\x0A\x24','vmlsl.u32 q0, d4, d20'],
		['\xFF\xA0\x0A\x09','vmlsl.u32 q0, d0, d9'],
		['\xFF\xA8\x0A\x80','vmlsl.u32 q0, d24, d0'],
		# examples of vmlsl.u32 QREG , DREG , DREG [ NUM ]
		['\xFF\xA3\x06\xC0','vmlsl.u32 q0, d19, d0[0]'],
		['\xFF\xE0\x86\xE0','vmlsl.u32 q12, d16, d0[1]'],
		['\xFF\xA2\x06\x40','vmlsl.u32 q0, d2, d0[0]'],
		['\xFF\xAE\x06\x40','vmlsl.u32 q0, d14, d0[0]'],
		# examples of vmlsl.u8 QREG , DREG , DREG
		['\xFF\xC8\x0A\x80','vmlsl.u8 q8, d24, d0'],
		['\xFF\x8A\x0A\x04','vmlsl.u8 q0, d10, d4'],
		['\xFF\x80\x0A\x0C','vmlsl.u8 q0, d0, d12'],
		['\xFF\x85\x0A\x08','vmlsl.u8 q0, d5, d8'],
		# examples of vmov DREG , GPR , GPR
		['\xEC\x41\x1B\x11','vmov d1, r1, r1'],
		['\xEC\x42\x0B\x11','vmov d1, r0, r2'],
		['\xEC\x4A\x0B\x10','vmov d0, r0, sl'],
		['\xEC\x40\x2B\x14','vmov d4, r2, r0'],
		# examples of vmov GPR , GPR , DREG
		['\xEC\x58\x0B\x10','vmov r0, r8, d0'],
		['\xEC\x58\x0B\x14','vmov r0, r8, d4'],
		['\xEC\x5A\x0B\x10','vmov r0, sl, d0'],
		['\xEC\x50\x4B\x30','vmov r4, r0, d16'],
		# examples of vmov GPR , GPR , SREG , SREG
		['\xEC\x50\x2A\x12','vmov r2, r0, s4, s5'],
		['\xEC\x50\x4A\x10','vmov r4, r0, s0, s1'],
		['\xEC\x50\x0A\x11','vmov r0, r0, s2, s3'],
		['\xEC\x50\x5A\x14','vmov r5, r0, s8, s9'],
		# examples of vmov GPR , SREG
		['\xEE\x1C\x0A\x10','vmov r0, s24'],
		['\xEE\x10\x1A\x10','vmov r1, s0'],
		['\xEE\x18\x0A\x10','vmov r0, s16'],
		['\xEE\x10\x4A\x10','vmov r4, s0'],
		# examples of vmov SREG , GPR
		['\xCE\x00\x0A\x10','vmov s0, r0'],
		['\xCE\x00\x8A\x10','vmov s0, r8'],
		['\xEE\x03\x0A\x10','vmov s6, r0'],
		['\xCE\x00\x0A\x90','vmov s1, r0'],
		# examples of vmov SREG , SREG , GPR , GPR
		['\xEC\x41\x0A\x14','vmov s8, s9, r0, r1'],
		['\xEC\x44\x0A\x10','vmov s0, s1, r0, r4'],
		['\xEC\x48\x0A\x11','vmov s2, s3, r0, r8'],
		['\xEC\x40\x0A\x12','vmov s4, s5, r0, r0'],
		# examples of vmov.16 DREG [ NUM ] , GPR
		['\xEE\x00\xEB\x30','vmov.16 d0[0], lr'],
		['\xEE\x00\x1B\x30','vmov.16 d0[0], r1'],
		['\xEE\x0A\x8B\x30','vmov.16 d10[0], r8'],
		['\xEE\x20\x8B\x30','vmov.16 d0[2], r8'],
		# examples of vmov.32 DREG [ NUM ] , GPR
		['\xEE\x00\x0B\x10','vmov.32 d0[0], r0'],
		['\xEE\x00\x8B\x10','vmov.32 d0[0], r8'],
		['\xEE\x00\x4B\x10','vmov.32 d0[0], r4'],
		['\xEE\x21\x0B\x10','vmov.32 d1[1], r0'],
		# examples of vmov.32 GPR , DREG [ NUM ]
		['\xEE\x10\x4B\x90','vmov.32 r4, d16[0]'],
		['\xEE\x14\x0B\x10','vmov.32 r0, d4[0]'],
		['\xEE\x10\x2B\x10','vmov.32 r2, d0[0]'],
		['\xEE\x10\x1B\x10','vmov.32 r1, d0[0]'],
		# examples of vmov.8 DREG [ NUM ] , GPR
		['\xEE\x41\x0B\xB0','vmov.8 d17[1], r0'],
		['\xEE\x40\x0B\x10','vmov.8 d0[0], r0'],
		['\xEE\x40\x4B\x10','vmov.8 d0[0], r4'],
		['\xEE\x48\x0B\x10','vmov.8 d8[0], r0'],
		# examples of vmov.f32 SREG , NUM
		['\xEE\xF1\x0A\x01','vmov.f32 s1, #4.250000e+00'],
		['\xEE\xBC\x8A\x04','vmov.f32 s16, #-1.562500e-01'],
		['\xEE\xB2\x2A\x00','vmov.f32 s4, #8.000000e+00'],
		['\xEE\xB0\x8A\x04','vmov.f32 s16, #2.500000e+00'],
		# examples of vmov.f32 SREG , SREG
		['\xEE\xB0\x0A\x40','vmov.f32 s0, s0'],
		['\xEE\xB0\x8A\x40','vmov.f32 s16, s0'],
		['\xEE\xB0\x0A\x4A','vmov.f32 s0, s20'],
		['\xEE\xB0\xBA\x42','vmov.f32 s22, s4'],
		# examples of vmov.f64 DREG , DREG
		['\xEE\xB0\x9B\x41','vmov.f64 d9, d1'],
		['\xEE\xB0\x0B\x62','vmov.f64 d0, d18'],
		['\xEE\xB0\x0B\x40','vmov.f64 d0, d0'],
		['\xEE\xB0\x0B\x60','vmov.f64 d0, d16'],
		# examples of vmov.f64 DREG , NUM
		['\xEE\xFC\x0B\x08','vmov.f64 d16, #-1.875000e-01'],
		['\xEE\xB0\x8B\x08','vmov.f64 d8, #3.000000e+00'],
		['\xEE\xB2\x2B\x08','vmov.f64 d2, #1.200000e+01'],
		['\xEE\xF0\x0B\x0C','vmov.f64 d16, #3.500000e+00'],
		# examples of vmov.i16 DREG , NUM
		['\xEF\x81\x08\x19','vmov.i16 d0, #0x19'],
		['\xEF\x82\x08\x14','vmov.i16 d0, #0x24'],
		['\xEF\x82\x08\x18','vmov.i16 d0, #0x28'],
		['\xEF\x86\x08\x10','vmov.i16 d0, #0x60'],
		# examples of vmov.i16 QREG , NUM
		['\xEF\x84\x28\x58','vmov.i16 q1, #0x48'],
		['\xEF\x80\x08\x55','vmov.i16 q0, #5'],
		['\xEF\x80\x88\x52','vmov.i16 q4, #2'],
		['\xEF\x80\x0A\x52','vmov.i16 q0, #0x200'],
		# examples of vmov.i32 DREG , NUM
		['\xEF\xC0\xE0\x12','vmov.i32 d30, #2'],
		['\xFF\x80\x02\x16','vmov.i32 d0, #0x8600'],
		['\xEF\x83\x00\x19','vmov.i32 d0, #0x39'],
		['\xEF\xC0\x00\x11','vmov.i32 d16, #1'],
		# examples of vmov.i32 QREG , NUM
		['\xEF\x80\x00\x51','vmov.i32 q0, #1'],
		['\xEF\x81\x00\x50','vmov.i32 q0, #0x10'],
		['\xEF\x80\x06\x50','vmov.i32 q0, #0'],
		['\xEF\x80\x04\x54','vmov.i32 q0, #0x40000'],
		# examples of vmov.i64 DREG , NUM
		['\xEF\xC0\xAE\x34','vmov.i64 d26, #0xff0000'],
		['\xEF\x80\x0E\x31','vmov.i64 d0, #0xff'],
		['\xEF\x80\x1E\x32','vmov.i64 d1, #0xff00'],
		['\xEF\x80\x6E\x38','vmov.i64 d6, #0xff000000'],
		# examples of vmov.i64 QREG , NUM
		['\xEF\xC0\x2E\x70','vmov.i64 q9, #0'],
		['\xEF\x80\x4E\x70','vmov.i64 q2, #0'],
		['\xFF\xC0\x8E\x78','vmov.i64 q12, #0xff000000ff000000'],
		['\xFF\x82\x0E\x72','vmov.i64 q0, #0xff00ff000000ff00'],
		# examples of vmov.i8 DREG , NUM
		['\xEF\x80\x2E\x12','vmov.i8 d2, #2'],
		['\xEF\x80\x0E\x14','vmov.i8 d0, #4'],
		['\xEF\xC4\x0E\x10','vmov.i8 d16, #0x40'],
		['\xEF\x80\x2E\x11','vmov.i8 d2, #1'],
		# examples of vmov.i8 QREG , NUM
		['\xEF\x80\x0E\x58','vmov.i8 q0, #8'],
		['\xEF\xC1\x4E\x50','vmov.i8 q10, #0x10'],
		['\xFF\x80\x0E\x52','vmov.i8 q0, #0x82'],
		['\xEF\xC1\x0E\x50','vmov.i8 q8, #0x10'],
		# examples of vmov.s16 GPR , DREG [ NUM ]
		['\xEE\x14\x0B\xB0','vmov.s16 r0, d20[0]'],
		['\xEE\x11\x1B\xF0','vmov.s16 r1, d17[1]'],
		['\xEE\x10\x0B\x30','vmov.s16 r0, d0[0]'],
		['\xEE\x11\x1B\x30','vmov.s16 r1, d1[0]'],
		# examples of vmov.s8 GPR , DREG [ NUM ]
		['\xEE\x52\x0B\x30','vmov.s8 r0, d2[1]'],
		['\xEE\x58\x0B\x30','vmov.s8 r0, d8[1]'],
		['\xEE\x50\x8B\x10','vmov.s8 r8, d0[0]'],
		['\xEE\x76\x8B\x90','vmov.s8 r8, d22[4]'],
		# examples of vmov.u16 GPR , DREG [ NUM ]
		['\xEE\x98\x0B\x30','vmov.u16 r0, d8[0]'],
		['\xEE\x91\x1B\x30','vmov.u16 r1, d1[0]'],
		['\xEE\xB1\x0B\xB0','vmov.u16 r0, d17[2]'],
		['\xEE\x90\x2B\x30','vmov.u16 r2, d0[0]'],
		# examples of vmov.u8 GPR , DREG [ NUM ]
		['\xEE\xF0\x4B\x10','vmov.u8 r4, d0[4]'],
		['\xEE\xF0\x0B\xD0','vmov.u8 r0, d16[6]'],
		['\xEE\xD0\x2B\x90','vmov.u8 r2, d16[0]'],
		['\xEE\xD3\x1B\x10','vmov.u8 r1, d3[0]'],
		# examples of vmovl.s16 QREG , DREG
		['\xEF\x90\x4A\x31','vmovl.s16 q2, d17'],
		['\xEF\x90\x4A\x11','vmovl.s16 q2, d1'],
		['\xEF\xD0\x0A\x10','vmovl.s16 q8, d0'],
		['\xEF\xD0\x8A\x10','vmovl.s16 q12, d0'],
		# examples of vmovl.s32 QREG , DREG
		['\xEF\xA0\x4A\x18','vmovl.s32 q2, d8'],
		['\xEF\xA0\x2A\x10','vmovl.s32 q1, d0'],
		['\xEF\xA0\x2A\x11','vmovl.s32 q1, d1'],
		['\xEF\xA0\xAA\x12','vmovl.s32 q5, d2'],
		# examples of vmovl.s8 QREG , DREG
		['\xEF\x88\x4A\x10','vmovl.s8 q2, d0'],
		['\xEF\x88\x0A\x10','vmovl.s8 q0, d0'],
		['\xEF\x88\x2A\x11','vmovl.s8 q1, d1'],
		['\xEF\x88\x0A\x18','vmovl.s8 q0, d8'],
		# examples of vmovl.u16 QREG , DREG
		['\xFF\x90\x0A\x18','vmovl.u16 q0, d8'],
		['\xFF\x90\x0A\x30','vmovl.u16 q0, d16'],
		['\xFF\x90\x0A\x10','vmovl.u16 q0, d0'],
		['\xFF\xD0\x0A\x14','vmovl.u16 q8, d4'],
		# examples of vmovl.u32 QREG , DREG
		['\xFF\xA0\x2A\x10','vmovl.u32 q1, d0'],
		['\xFF\xE0\x4A\x10','vmovl.u32 q10, d0'],
		['\xFF\xA0\xCA\x14','vmovl.u32 q6, d4'],
		['\xFF\xA0\x0A\x12','vmovl.u32 q0, d2'],
		# examples of vmovl.u8 QREG , DREG
		['\xFF\x88\x8A\x32','vmovl.u8 q4, d18'],
		['\xFF\x88\x2A\x30','vmovl.u8 q1, d16'],
		['\xFF\x88\x4A\x14','vmovl.u8 q2, d4'],
		['\xFF\x88\x2A\x18','vmovl.u8 q1, d8'],
		# examples of vmovn.i16 DREG , QREG
		['\xFF\xB2\x42\x20','vmovn.i16 d4, q8'],
		['\xFF\xB2\x62\x00','vmovn.i16 d6, q0'],
		['\xFF\xB2\x02\x20','vmovn.i16 d0, q8'],
		['\xFF\xB2\x02\x00','vmovn.i16 d0, q0'],
		# examples of vmovn.i32 DREG , QREG
		['\xFF\xB6\x02\x04','vmovn.i32 d0, q2'],
		['\xFF\xB6\x22\x04','vmovn.i32 d2, q2'],
		['\xFF\xB6\x02\x20','vmovn.i32 d0, q8'],
		['\xFF\xB6\x02\x22','vmovn.i32 d0, q9'],
		# examples of vmovn.i64 DREG , QREG
		['\xFF\xFA\x02\x00','vmovn.i64 d16, q0'],
		['\xFF\xBA\x82\x08','vmovn.i64 d8, q4'],
		['\xFF\xFA\x02\x04','vmovn.i64 d16, q2'],
		['\xFF\xBA\x02\x06','vmovn.i64 d0, q3'],
		# examples of vmrs GPR , MEDIAREG
		['\xEE\xF7\x0A\x10','vmrs r0, mvfr0'],
		['\xEE\xF5\x2A\x10','vmrs r2, mvfr2'],
		['\xEE\xF5\x0A\x10','vmrs r0, mvfr2'],
		['\xEE\xF5\x7A\x10','vmrs r7, mvfr2'],
		# examples of vmrs GPR , OPT
		['\xEE\xFA\x0A\x10','vmrs r0, fpinst2'],
		['\xEE\xF0\x3A\x10','vmrs r3, fpsid'],
		['\xEE\xF1\x0A\x10','vmrs r0, fpscr'],
		['\xEE\xF0\x0A\x10','vmrs r0, fpsid'],
		# examples of vmrs STATR , OPT
		['\xEE\xF1\xFA\x10','vmrs apsr_nzcv, fpscr'],
		# examples of vmsr OPT , GPR
		['\xEE\xE0\x8A\x11','vmsr fpsid, r8'],
		['\xEE\xE9\x2A\x10','vmsr fpinst, r2'],
		['\xEE\xE0\x4A\x10','vmsr fpsid, r4'],
		['\xEE\xE8\x4A\x14','vmsr fpexc, r4'],
		# examples of vmul.f32 DREG , DREG , DREG [ NUM ]
		['\xEF\xA4\x19\x40','vmul.f32 d1, d4, d0[0]'],
		['\xEF\xA3\x29\x40','vmul.f32 d2, d3, d0[0]'],
		['\xEF\xA3\x09\x48','vmul.f32 d0, d3, d8[0]'],
		['\xEF\xA4\x89\xC0','vmul.f32 d8, d20, d0[0]'],
		# examples of vmul.f32 SREG , SREG , SREG
		['\xEE\x60\x0A\x20','vmul.f32 s1, s0, s1'],
		['\xEE\x25\x1A\x80','vmul.f32 s2, s11, s0'],
		['\xEE\x20\x0A\x21','vmul.f32 s0, s0, s3'],
		['\xEE\x20\x1A\x05','vmul.f32 s2, s0, s10'],
		# examples of vmul.f64 DREG , DREG , DREG
		['\xEE\x24\x0B\x00','vmul.f64 d0, d4, d0'],
		['\xEE\x20\x0B\x00','vmul.f64 d0, d0, d0'],
		['\xEE\x60\x8B\x00','vmul.f64 d24, d0, d0'],
		['\xEE\x24\x2B\x84','vmul.f64 d2, d20, d4'],
		# examples of vmul.i16 DREG , DREG , DREG
		['\xEF\x10\xA9\x11','vmul.i16 d10, d0, d1'],
		['\xEF\x12\x89\x14','vmul.i16 d8, d2, d4'],
		['\xEF\x50\xA9\x10','vmul.i16 d26, d0, d0'],
		['\xEF\x12\x99\x90','vmul.i16 d9, d18, d0'],
		# examples of vmul.i16 DREG , DREG , DREG [ NUM ]
		['\xEF\x93\x08\x48','vmul.i16 d0, d3, d0[1]'],
		['\xEF\x92\x28\x62','vmul.i16 d2, d2, d2[2]'],
		['\xEF\x90\x88\xC3','vmul.i16 d8, d16, d3[0]'],
		['\xEF\x90\x08\xC0','vmul.i16 d0, d16, d0[0]'],
		# examples of vmul.i16 QREG , QREG , DREG [ NUM ]
		['\xFF\x90\x08\x48','vmul.i16 q0, q0, d0[1]'],
		['\xFF\xD2\x28\x40','vmul.i16 q9, q1, d0[0]'],
		['\xFF\x90\x28\x6A','vmul.i16 q1, q0, d2[3]'],
		['\xFF\x9C\x08\x40','vmul.i16 q0, q6, d0[0]'],
		# examples of vmul.i16 QREG , QREG , QREG
		['\xEF\x1A\x09\x50','vmul.i16 q0, q5, q0'],
		['\xEF\x10\x69\x50','vmul.i16 q3, q0, q0'],
		['\xEF\x14\x09\xF0','vmul.i16 q0, q10, q8'],
		['\xEF\x58\x49\xD0','vmul.i16 q10, q12, q0'],
		# examples of vmul.i32 DREG , DREG , DREG
		['\xEF\x24\x69\x18','vmul.i32 d6, d4, d8'],
		['\xEF\x20\x09\x11','vmul.i32 d0, d0, d1'],
		['\xEF\x22\x19\xB0','vmul.i32 d1, d18, d16'],
		['\xEF\x20\x49\x30','vmul.i32 d4, d0, d16'],
		# examples of vmul.i32 DREG , DREG , DREG [ NUM ]
		['\xEF\xA5\x08\xC0','vmul.i32 d0, d21, d0[0]'],
		['\xEF\xE0\x08\x40','vmul.i32 d16, d0, d0[0]'],
		['\xEF\xAA\x38\x41','vmul.i32 d3, d10, d1[0]'],
		['\xEF\xA0\x88\x48','vmul.i32 d8, d0, d8[0]'],
		# examples of vmul.i32 QREG , QREG , DREG [ NUM ]
		['\xFF\xA0\x48\x68','vmul.i32 q2, q0, d8[1]'],
		['\xFF\xA4\x88\x60','vmul.i32 q4, q2, d0[1]'],
		['\xFF\xAC\x08\xC0','vmul.i32 q0, q14, d0[0]'],
		['\xFF\xA0\x08\x44','vmul.i32 q0, q0, d4[0]'],
		# examples of vmul.i32 QREG , QREG , QREG
		['\xEF\x20\x29\xD0','vmul.i32 q1, q8, q0'],
		['\xEF\x28\x09\x50','vmul.i32 q0, q4, q0'],
		['\xEF\x20\x69\x5A','vmul.i32 q3, q0, q5'],
		['\xEF\x20\x29\x52','vmul.i32 q1, q0, q1'],
		# examples of vmul.i8 DREG , DREG , DREG
		['\xEF\x05\x19\x10','vmul.i8 d1, d5, d0'],
		['\xEF\x05\x09\x98','vmul.i8 d0, d21, d8'],
		['\xEF\x08\x19\x14','vmul.i8 d1, d8, d4'],
		['\xEF\x40\x89\x11','vmul.i8 d24, d0, d1'],
		# examples of vmul.i8 QREG , QREG , QREG
		['\xEF\x08\x09\x54','vmul.i8 q0, q4, q2'],
		['\xEF\x08\x09\x72','vmul.i8 q0, q4, q9'],
		['\xEF\x02\xA9\x54','vmul.i8 q5, q1, q2'],
		['\xEF\x02\xC9\x50','vmul.i8 q6, q1, q0'],
		# examples of vmul.p8 DREG , DREG , DREG
		['\xFF\x01\x19\x10','vmul.p8 d1, d1, d0'],
		['\xFF\x00\x09\x10','vmul.p8 d0, d0, d0'],
		['\xFF\x04\x09\x10','vmul.p8 d0, d4, d0'],
		['\xFF\x00\x19\x32','vmul.p8 d1, d0, d18'],
		# examples of vmul.p8 QREG , QREG , QREG
		['\xFF\x00\x49\x58','vmul.p8 q2, q0, q4'],
		['\xFF\x00\x29\x58','vmul.p8 q1, q0, q4'],
		['\xFF\x08\x89\x52','vmul.p8 q4, q4, q1'],
		['\xFF\x00\x09\xD0','vmul.p8 q0, q8, q0'],
		# examples of vmull.p8 QREG , DREG , DREG
		['\xEF\x84\x0E\x02','vmull.p8 q0, d4, d2'],
		['\xEF\x82\x0E\x00','vmull.p8 q0, d2, d0'],
		['\xEF\x80\x4E\x08','vmull.p8 q2, d0, d8'],
		['\xEF\xC0\x4E\x09','vmull.p8 q10, d0, d9'],
		# examples of vmull.s16 QREG , DREG , DREG
		['\xEF\x90\x4C\x80','vmull.s16 q2, d16, d0'],
		['\xEF\x94\x8C\x80','vmull.s16 q4, d20, d0'],
		['\xEF\x90\x0C\x80','vmull.s16 q0, d16, d0'],
		['\xEF\x98\x4C\x02','vmull.s16 q2, d8, d2'],
		# examples of vmull.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\x96\x4A\x48','vmull.s16 q2, d6, d0[1]'],
		['\xEF\x94\x4A\x60','vmull.s16 q2, d4, d0[2]'],
		['\xEF\x90\x4A\x66','vmull.s16 q2, d0, d6[2]'],
		['\xEF\x92\x4A\x40','vmull.s16 q2, d2, d0[0]'],
		# examples of vmull.s32 QREG , DREG , DREG
		['\xEF\xA0\x0C\x02','vmull.s32 q0, d0, d2'],
		['\xEF\xA1\x8C\x00','vmull.s32 q4, d1, d0'],
		['\xEF\xA0\x2C\x20','vmull.s32 q1, d0, d16'],
		['\xEF\xA0\x4C\x20','vmull.s32 q2, d0, d16'],
		# examples of vmull.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xA0\xAA\x40','vmull.s32 q5, d0, d0[0]'],
		['\xEF\xA0\x0A\xC1','vmull.s32 q0, d16, d1[0]'],
		['\xEF\xE4\x0A\x42','vmull.s32 q8, d4, d2[0]'],
		['\xEF\xA0\x8A\x42','vmull.s32 q4, d0, d2[0]'],
		# examples of vmull.s8 QREG , DREG , DREG
		['\xEF\x81\x0C\x06','vmull.s8 q0, d1, d6'],
		['\xEF\x80\x0C\x04','vmull.s8 q0, d0, d4'],
		['\xEF\x80\x0C\x01','vmull.s8 q0, d0, d1'],
		['\xEF\x88\x0C\x88','vmull.s8 q0, d24, d8'],
		# examples of vmull.u16 QREG , DREG , DREG
		['\xFF\x90\x0C\x08','vmull.u16 q0, d0, d8'],
		['\xFF\x91\x0C\x22','vmull.u16 q0, d1, d18'],
		['\xFF\xD1\x4C\x80','vmull.u16 q10, d17, d0'],
		['\xFF\x90\x0C\x80','vmull.u16 q0, d16, d0'],
		# examples of vmull.u16 QREG , DREG , DREG [ NUM ]
		['\xFF\x90\x2A\x61','vmull.u16 q1, d0, d1[2]'],
		['\xFF\xD2\x0A\x40','vmull.u16 q8, d2, d0[0]'],
		['\xFF\x90\x0A\x4A','vmull.u16 q0, d0, d2[1]'],
		['\xFF\x98\x6A\xC0','vmull.u16 q3, d24, d0[0]'],
		# examples of vmull.u32 QREG , DREG , DREG
		['\xFF\xE4\x4C\x08','vmull.u32 q10, d4, d8'],
		['\xFF\xA8\x0C\x02','vmull.u32 q0, d8, d2'],
		['\xFF\xA5\x0C\x20','vmull.u32 q0, d5, d16'],
		['\xFF\xA8\x0C\x04','vmull.u32 q0, d8, d4'],
		# examples of vmull.u32 QREG , DREG , DREG [ NUM ]
		['\xFF\xA2\xCA\x60','vmull.u32 q6, d2, d0[1]'],
		['\xFF\xAA\x4A\x40','vmull.u32 q2, d10, d0[0]'],
		['\xFF\xA0\x0A\x40','vmull.u32 q0, d0, d0[0]'],
		['\xFF\xE0\x0A\x40','vmull.u32 q8, d0, d0[0]'],
		# examples of vmull.u8 QREG , DREG , DREG
		['\xFF\x82\x0C\x84','vmull.u8 q0, d18, d4'],
		['\xFF\x80\x2C\xA0','vmull.u8 q1, d16, d16'],
		['\xFF\x82\x8C\x84','vmull.u8 q4, d18, d4'],
		['\xFF\x81\x4C\x82','vmull.u8 q2, d17, d2'],
		# examples of vmvn DREG , DREG
		['\xFF\xB0\x45\xA0','vmvn d4, d16'],
		['\xFF\xB0\x05\x88','vmvn d0, d8'],
		['\xFF\xB0\x15\x82','vmvn d1, d2'],
		['\xFF\xF0\x15\xA0','vmvn d17, d16'],
		# examples of vmvn QREG , QREG
		['\xFF\xB0\x45\xC0','vmvn q2, q0'],
		['\xFF\xB0\x85\xC0','vmvn q4, q0'],
		['\xFF\xB0\x05\xC0','vmvn q0, q0'],
		['\xFF\xB0\x05\xC2','vmvn q0, q1'],
		# examples of vmvn.i16 DREG , NUM
		['\xFF\x84\x9A\x30','vmvn.i16 d9, #0xc000'],
		['\xEF\x84\x0A\x30','vmvn.i16 d0, #0x4000'],
		['\xEF\xC0\x68\x32','vmvn.i16 d22, #2'],
		['\xEF\x84\x08\x30','vmvn.i16 d0, #0x40'],
		# examples of vmvn.i16 QREG , NUM
		['\xEF\x81\x08\x70','vmvn.i16 q0, #0x10'],
		['\xEF\x80\x28\x74','vmvn.i16 q1, #4'],
		['\xEF\x80\x08\x78','vmvn.i16 q0, #8'],
		['\xEF\x84\x48\x70','vmvn.i16 q2, #0x40'],
		# examples of vmvn.i32 DREG , NUM
		['\xEF\x80\x8C\x3A','vmvn.i32 d8, #0xaff'],
		['\xEF\x82\xB0\x30','vmvn.i32 d11, #0x20'],
		['\xEF\x80\x80\x34','vmvn.i32 d8, #4'],
		['\xEF\xC4\x00\x34','vmvn.i32 d16, #0x44'],
		# examples of vmvn.i32 QREG , NUM
		['\xFF\xC2\x00\x70','vmvn.i32 q8, #0xa0'],
		['\xEF\x87\x00\x74','vmvn.i32 q0, #0x74'],
		['\xEF\xC0\x20\x71','vmvn.i32 q9, #1'],
		['\xEF\x80\x06\x70','vmvn.i32 q0, #0'],
		# examples of vneg.f32 SREG , SREG
		['\xEE\xB1\x1A\x40','vneg.f32 s2, s0'],
		['\xEE\xB1\x2A\x48','vneg.f32 s4, s16'],
		['\xEE\xB1\x0A\x60','vneg.f32 s0, s1'],
		['\xEE\xB1\x0A\x43','vneg.f32 s0, s6'],
		# examples of vneg.f64 DREG , DREG
		['\xEE\xB1\x8B\x40','vneg.f64 d8, d0'],
		['\xEE\xB1\x8B\x4C','vneg.f64 d8, d12'],
		['\xEE\xB1\x1B\x40','vneg.f64 d1, d0'],
		['\xEE\xF1\x0B\x40','vneg.f64 d16, d0'],
		# examples of vneg.s16 DREG , DREG
		['\xFF\xB5\x43\x8D','vneg.s16 d4, d13'],
		['\xFF\xB5\x03\xA4','vneg.s16 d0, d20'],
		['\xFF\xB5\x43\xA2','vneg.s16 d4, d18'],
		['\xFF\xF5\x03\x88','vneg.s16 d16, d8'],
		# examples of vneg.s16 QREG , QREG
		['\xFF\xB5\x03\xC4','vneg.s16 q0, q2'],
		['\xFF\xB5\x03\xC2','vneg.s16 q0, q1'],
		['\xFF\xB5\x23\xCC','vneg.s16 q1, q6'],
		['\xFF\xB5\x23\xE4','vneg.s16 q1, q10'],
		# examples of vneg.s32 DREG , DREG
		['\xFF\xB9\x03\x89','vneg.s32 d0, d9'],
		['\xFF\xB9\x43\xA2','vneg.s32 d4, d18'],
		['\xFF\xB9\x03\x8A','vneg.s32 d0, d10'],
		['\xFF\xB9\x83\xA4','vneg.s32 d8, d20'],
		# examples of vneg.s32 QREG , QREG
		['\xFF\xB9\xC3\xC0','vneg.s32 q6, q0'],
		['\xFF\xB9\x03\xE0','vneg.s32 q0, q8'],
		['\xFF\xB9\x43\xC0','vneg.s32 q2, q0'],
		['\xFF\xB9\x03\xC0','vneg.s32 q0, q0'],
		# examples of vneg.s8 DREG , DREG
		['\xFF\xB1\x03\x80','vneg.s8 d0, d0'],
		['\xFF\xB1\x93\xA0','vneg.s8 d9, d16'],
		['\xFF\xB1\x03\x84','vneg.s8 d0, d4'],
		['\xFF\xB1\x13\x8A','vneg.s8 d1, d10'],
		# examples of vneg.s8 QREG , QREG
		['\xFF\xB1\x03\xE0','vneg.s8 q0, q8'],
		['\xFF\xF1\x03\xC0','vneg.s8 q8, q0'],
		['\xFF\xB1\x03\xC4','vneg.s8 q0, q2'],
		['\xFF\xB1\x03\xC0','vneg.s8 q0, q0'],
		# examples of vnmla.f32 SREG , SREG , SREG
		['\xEE\x15\x1A\x42','vnmla.f32 s2, s10, s4'],
		['\xEE\x10\xAA\x40','vnmla.f32 s20, s0, s0'],
		['\xEE\x16\x1A\x42','vnmla.f32 s2, s12, s4'],
		['\xEE\x10\x0A\xE2','vnmla.f32 s0, s1, s5'],
		# examples of vnmla.f64 DREG , DREG , DREG
		['\xEE\x16\x1B\x42','vnmla.f64 d1, d6, d2'],
		['\xEE\x12\x0B\x45','vnmla.f64 d0, d2, d5'],
		['\xEE\x12\x0B\x4C','vnmla.f64 d0, d2, d12'],
		['\xEE\x18\x8B\x42','vnmla.f64 d8, d8, d2'],
		# examples of vnmls.f32 SREG , SREG , SREG
		['\xEE\x10\x0A\x04','vnmls.f32 s0, s0, s8'],
		['\xEE\x18\x8A\x80','vnmls.f32 s16, s17, s0'],
		['\xEE\x14\x0A\x81','vnmls.f32 s0, s9, s2'],
		['\xEE\x10\x4A\x03','vnmls.f32 s8, s0, s6'],
		# examples of vnmls.f64 DREG , DREG , DREG
		['\xEE\x10\x1B\x00','vnmls.f64 d1, d0, d0'],
		['\xEE\x50\x4B\x00','vnmls.f64 d20, d0, d0'],
		['\xEE\x51\x0B\x00','vnmls.f64 d16, d1, d0'],
		['\xEE\x15\x8B\x04','vnmls.f64 d8, d5, d4'],
		# examples of vnmul.f32 SREG , SREG , SREG
		['\xEE\x28\x0A\xC8','vnmul.f32 s0, s17, s16'],
		['\xEE\x21\x3A\x40','vnmul.f32 s6, s2, s0'],
		['\xEE\x28\x1A\x60','vnmul.f32 s2, s16, s1'],
		['\xEE\x24\x0A\x48','vnmul.f32 s0, s8, s16'],
		# examples of vnmul.f64 DREG , DREG , DREG
		['\xEE\x22\x1B\x42','vnmul.f64 d1, d2, d2'],
		['\xEE\x22\x5B\x40','vnmul.f64 d5, d2, d0'],
		['\xEE\x20\x0B\x4F','vnmul.f64 d0, d0, d15'],
		['\xEE\x26\x4B\x60','vnmul.f64 d4, d6, d16'],
		# examples of vorn DREG , DREG , DREG
		['\xEF\x34\x01\x90','vorn d0, d20, d0'],
		['\xEF\x32\x01\x92','vorn d0, d18, d2'],
		['\xEF\x32\x41\x11','vorn d4, d2, d1'],
		['\xEF\x30\x01\x19','vorn d0, d0, d9'],
		# examples of vorn QREG , QREG , QREG
		['\xEF\x70\x01\x50','vorn q8, q0, q0'],
		['\xEF\x32\x01\xD0','vorn q0, q9, q0'],
		['\xEF\x38\x01\x58','vorn q0, q4, q4'],
		['\xEF\x32\x81\x50','vorn q4, q1, q0'],
		# examples of vorr DREG , DREG , DREG
		['\xEF\x20\x01\x93','vorr d0, d16, d3'],
		['\xEF\x21\x01\x16','vorr d0, d1, d6'],
		['\xEF\x20\x01\x14','vorr d0, d0, d4'],
		['\xEF\x28\x21\x12','vorr d2, d8, d2'],
		# examples of vorr QREG , QREG , QREG
		['\xEF\x20\x41\x54','vorr q2, q0, q2'],
		['\xEF\x26\x01\x52','vorr q0, q3, q1'],
		['\xEF\x62\x01\x50','vorr q8, q1, q0'],
		['\xEF\x60\x01\x54','vorr q8, q0, q2'],
		# examples of vorr.i16 DREG , NUM
		['\xEF\x81\x89\x18','vorr.i16 d8, #0x18'],
		['\xEF\x80\x8B\x10','vorr.i16 d8, #0'],
		['\xEF\x80\x39\x10','vorr.i16 d3, #0'],
		['\xEF\x82\x0B\x10','vorr.i16 d0, #0x2000'],
		# examples of vorr.i16 QREG , NUM
		['\xEF\x80\x09\x54','vorr.i16 q0, #4'],
		['\xFF\x80\x09\x52','vorr.i16 q0, #0x82'],
		['\xEF\x81\x89\x58','vorr.i16 q4, #0x18'],
		['\xEF\x80\x49\x55','vorr.i16 q2, #5'],
		# examples of vorr.i32 DREG , NUM
		['\xEF\x86\x15\x10','vorr.i32 d1, #0x600000'],
		['\xEF\x80\x21\x12','vorr.i32 d2, #2'],
		['\xEF\x85\x01\x18','vorr.i32 d0, #0x58'],
		['\xEF\x80\x01\x11','vorr.i32 d0, #1'],
		# examples of vorr.i32 QREG , NUM
		['\xEF\x81\x01\x52','vorr.i32 q0, #0x12'],
		['\xEF\x83\x03\x50','vorr.i32 q0, #0x3000'],
		['\xFF\x85\x01\x50','vorr.i32 q0, #0xd0'],
		['\xFF\x80\x01\x51','vorr.i32 q0, #0x81'],
		# examples of vpadal.s16 DREG , DREG
		['\xFF\xB4\x06\x0C','vpadal.s16 d0, d12'],
		['\xFF\xB4\x86\x01','vpadal.s16 d8, d1'],
		['\xFF\xB4\x46\x0C','vpadal.s16 d4, d12'],
		['\xFF\xB4\x06\x00','vpadal.s16 d0, d0'],
		# examples of vpadal.s16 QREG , QREG
		['\xFF\xB4\x86\x40','vpadal.s16 q4, q0'],
		['\xFF\xB4\x06\x42','vpadal.s16 q0, q1'],
		['\xFF\xB4\x46\x40','vpadal.s16 q2, q0'],
		['\xFF\xB4\x06\x48','vpadal.s16 q0, q4'],
		# examples of vpadal.s32 DREG , DREG
		['\xFF\xB8\x46\x02','vpadal.s32 d4, d2'],
		['\xFF\xB8\x16\x01','vpadal.s32 d1, d1'],
		['\xFF\xB8\x26\x04','vpadal.s32 d2, d4'],
		['\xFF\xF8\x16\x01','vpadal.s32 d17, d1'],
		# examples of vpadal.s32 QREG , QREG
		['\xFF\xB8\x26\x40','vpadal.s32 q1, q0'],
		['\xFF\xB8\x06\x42','vpadal.s32 q0, q1'],
		['\xFF\xB8\x06\x60','vpadal.s32 q0, q8'],
		['\xFF\xB8\x06\x6A','vpadal.s32 q0, q13'],
		# examples of vpadal.s8 DREG , DREG
		['\xFF\xB0\xA6\x00','vpadal.s8 d10, d0'],
		['\xFF\xB0\x06\x0C','vpadal.s8 d0, d12'],
		['\xFF\xB0\x16\x04','vpadal.s8 d1, d4'],
		['\xFF\xB0\x36\x00','vpadal.s8 d3, d0'],
		# examples of vpadal.s8 QREG , QREG
		['\xFF\xB0\x06\x48','vpadal.s8 q0, q4'],
		['\xFF\xB0\xA6\x44','vpadal.s8 q5, q2'],
		['\xFF\xF0\x06\x48','vpadal.s8 q8, q4'],
		['\xFF\xB0\x86\x44','vpadal.s8 q4, q2'],
		# examples of vpadal.u16 DREG , DREG
		['\xFF\xB4\x06\x81','vpadal.u16 d0, d1'],
		['\xFF\xB4\x06\xA0','vpadal.u16 d0, d16'],
		['\xFF\xB4\x86\x80','vpadal.u16 d8, d0'],
		['\xFF\xB4\x46\x84','vpadal.u16 d4, d4'],
		# examples of vpadal.u16 QREG , QREG
		['\xFF\xB4\x06\xE2','vpadal.u16 q0, q9'],
		['\xFF\xB4\x06\xC2','vpadal.u16 q0, q1'],
		['\xFF\xB4\x06\xC0','vpadal.u16 q0, q0'],
		['\xFF\xB4\x06\xC4','vpadal.u16 q0, q2'],
		# examples of vpadal.u32 DREG , DREG
		['\xFF\xF8\x06\x80','vpadal.u32 d16, d0'],
		['\xFF\xB8\x86\x80','vpadal.u32 d8, d0'],
		['\xFF\xB8\x46\xA0','vpadal.u32 d4, d16'],
		['\xFF\xB8\x46\x80','vpadal.u32 d4, d0'],
		# examples of vpadal.u32 QREG , QREG
		['\xFF\xB8\x46\xC0','vpadal.u32 q2, q0'],
		['\xFF\xB8\x26\xE0','vpadal.u32 q1, q8'],
		['\xFF\xB8\x06\xC0','vpadal.u32 q0, q0'],
		['\xFF\xB8\x06\xC4','vpadal.u32 q0, q2'],
		# examples of vpadal.u8 DREG , DREG
		['\xFF\xB0\x06\x80','vpadal.u8 d0, d0'],
		['\xFF\xB0\x26\x80','vpadal.u8 d2, d0'],
		['\xFF\xF0\x26\x88','vpadal.u8 d18, d8'],
		['\xFF\xB0\x06\xA8','vpadal.u8 d0, d24'],
		# examples of vpadal.u8 QREG , QREG
		['\xFF\xB0\x86\xC0','vpadal.u8 q4, q0'],
		['\xFF\xB0\x06\xC4','vpadal.u8 q0, q2'],
		['\xFF\xB0\x06\xC0','vpadal.u8 q0, q0'],
		['\xFF\xB0\x26\xCA','vpadal.u8 q1, q5'],
		# examples of vpadd.f32 DREG , DREG , DREG
		['\xFF\x48\x0D\x02','vpadd.f32 d16, d8, d2'],
		['\xFF\x00\x0D\x08','vpadd.f32 d0, d0, d8'],
		['\xFF\x00\x0D\x04','vpadd.f32 d0, d0, d4'],
		['\xFF\x04\x0D\x04','vpadd.f32 d0, d4, d4'],
		# examples of vpadd.i16 DREG , DREG , DREG
		['\xEF\x50\x1B\x10','vpadd.i16 d17, d0, d0'],
		['\xEF\x18\x0B\x90','vpadd.i16 d0, d24, d0'],
		['\xEF\x14\x0B\x3A','vpadd.i16 d0, d4, d26'],
		['\xEF\x12\x0B\x91','vpadd.i16 d0, d18, d1'],
		# examples of vpadd.i32 DREG , DREG , DREG
		['\xEF\x20\x2B\x18','vpadd.i32 d2, d0, d8'],
		['\xEF\x23\x0B\x1B','vpadd.i32 d0, d3, d11'],
		['\xEF\x20\x0B\x39','vpadd.i32 d0, d0, d25'],
		['\xEF\x64\x9B\x10','vpadd.i32 d25, d4, d0'],
		# examples of vpadd.i8 DREG , DREG , DREG
		['\xEF\x0C\x0B\x10','vpadd.i8 d0, d12, d0'],
		['\xEF\x00\x0B\x14','vpadd.i8 d0, d0, d4'],
		['\xEF\x00\x4B\x10','vpadd.i8 d4, d0, d0'],
		['\xEF\x41\x0B\x12','vpadd.i8 d16, d1, d2'],
		# examples of vpaddl.s16 DREG , DREG
		['\xFF\xB4\x42\x00','vpaddl.s16 d4, d0'],
		['\xFF\xB4\x02\x00','vpaddl.s16 d0, d0'],
		['\xFF\xB4\x02\x04','vpaddl.s16 d0, d4'],
		['\xFF\xB4\x42\x20','vpaddl.s16 d4, d16'],
		# examples of vpaddl.s16 QREG , QREG
		['\xFF\xB4\x02\x66','vpaddl.s16 q0, q11'],
		['\xFF\xF4\x82\x40','vpaddl.s16 q12, q0'],
		['\xFF\xB4\x02\x44','vpaddl.s16 q0, q2'],
		['\xFF\xB4\x82\x42','vpaddl.s16 q4, q1'],
		# examples of vpaddl.s32 DREG , DREG
		['\xFF\xB8\x12\x08','vpaddl.s32 d1, d8'],
		['\xFF\xF8\x12\x0A','vpaddl.s32 d17, d10'],
		['\xFF\xB8\x02\x08','vpaddl.s32 d0, d8'],
		['\xFF\xB8\x32\x00','vpaddl.s32 d3, d0'],
		# examples of vpaddl.s32 QREG , QREG
		['\xFF\xB8\x22\x44','vpaddl.s32 q1, q2'],
		['\xFF\xB8\x22\x40','vpaddl.s32 q1, q0'],
		['\xFF\xF8\x02\x40','vpaddl.s32 q8, q0'],
		['\xFF\xB8\x02\x44','vpaddl.s32 q0, q2'],
		# examples of vpaddl.s8 DREG , DREG
		['\xFF\xB0\x12\x08','vpaddl.s8 d1, d8'],
		['\xFF\xB0\x92\x02','vpaddl.s8 d9, d2'],
		['\xFF\xB0\xC2\x00','vpaddl.s8 d12, d0'],
		['\xFF\xB0\x42\x00','vpaddl.s8 d4, d0'],
		# examples of vpaddl.s8 QREG , QREG
		['\xFF\xF0\x42\x40','vpaddl.s8 q10, q0'],
		['\xFF\xB0\x22\x48','vpaddl.s8 q1, q4'],
		['\xFF\xB0\x82\x40','vpaddl.s8 q4, q0'],
		['\xFF\xB0\xC2\x48','vpaddl.s8 q6, q4'],
		# examples of vpaddl.u16 DREG , DREG
		['\xFF\xB4\x82\x83','vpaddl.u16 d8, d3'],
		['\xFF\xF4\x32\x81','vpaddl.u16 d19, d1'],
		['\xFF\xB4\xA2\x85','vpaddl.u16 d10, d5'],
		['\xFF\xB4\x22\x80','vpaddl.u16 d2, d0'],
		# examples of vpaddl.u16 QREG , QREG
		['\xFF\xB4\x02\xE4','vpaddl.u16 q0, q10'],
		['\xFF\xB4\x02\xC2','vpaddl.u16 q0, q1'],
		['\xFF\xB4\x02\xE0','vpaddl.u16 q0, q8'],
		['\xFF\xF4\x62\xC4','vpaddl.u16 q11, q2'],
		# examples of vpaddl.u32 DREG , DREG
		['\xFF\xB8\x42\x86','vpaddl.u32 d4, d6'],
		['\xFF\xF8\x42\x80','vpaddl.u32 d20, d0'],
		['\xFF\xB8\x02\x82','vpaddl.u32 d0, d2'],
		['\xFF\xB8\x02\x80','vpaddl.u32 d0, d0'],
		# examples of vpaddl.u32 QREG , QREG
		['\xFF\xB8\x02\xC2','vpaddl.u32 q0, q1'],
		['\xFF\xB8\x02\xC4','vpaddl.u32 q0, q2'],
		['\xFF\xB8\x82\xC0','vpaddl.u32 q4, q0'],
		['\xFF\xB8\x02\xC6','vpaddl.u32 q0, q3'],
		# examples of vpaddl.u8 DREG , DREG
		['\xFF\xB0\x02\xA5','vpaddl.u8 d0, d21'],
		['\xFF\xB0\x62\x80','vpaddl.u8 d6, d0'],
		['\xFF\xB0\x12\x82','vpaddl.u8 d1, d2'],
		['\xFF\xB0\x12\x80','vpaddl.u8 d1, d0'],
		# examples of vpaddl.u8 QREG , QREG
		['\xFF\xB0\x22\xC0','vpaddl.u8 q1, q0'],
		['\xFF\xB0\x02\xC0','vpaddl.u8 q0, q0'],
		['\xFF\xB0\x02\xC8','vpaddl.u8 q0, q4'],
		['\xFF\xB0\x82\xC4','vpaddl.u8 q4, q2'],
		# examples of vpmax.f32 DREG , DREG , DREG
		['\xFF\x04\x1F\x00','vpmax.f32 d1, d4, d0'],
		['\xFF\x04\x0F\x81','vpmax.f32 d0, d20, d1'],
		['\xFF\x40\x0F\x20','vpmax.f32 d16, d0, d16'],
		['\xFF\x00\x0F\x05','vpmax.f32 d0, d0, d5'],
		# examples of vpmax.s16 DREG , DREG , DREG
		['\xEF\x11\x8A\xA0','vpmax.s16 d8, d17, d16'],
		['\xEF\x10\x0A\x80','vpmax.s16 d0, d16, d0'],
		['\xEF\x14\x0A\x00','vpmax.s16 d0, d4, d0'],
		['\xEF\x18\x2A\x00','vpmax.s16 d2, d8, d0'],
		# examples of vpmax.s32 DREG , DREG , DREG
		['\xEF\x2C\x2A\x00','vpmax.s32 d2, d12, d0'],
		['\xEF\x20\x5A\x01','vpmax.s32 d5, d0, d1'],
		['\xEF\x24\xCA\x00','vpmax.s32 d12, d4, d0'],
		['\xEF\x22\x9A\x00','vpmax.s32 d9, d2, d0'],
		# examples of vpmax.s8 DREG , DREG , DREG
		['\xEF\x00\x8A\x01','vpmax.s8 d8, d0, d1'],
		['\xEF\x02\x8A\x00','vpmax.s8 d8, d2, d0'],
		['\xEF\x01\x0A\x22','vpmax.s8 d0, d1, d18'],
		['\xEF\x4C\x2A\x00','vpmax.s8 d18, d12, d0'],
		# examples of vpmax.u16 DREG , DREG , DREG
		['\xFF\x10\x0A\x00','vpmax.u16 d0, d0, d0'],
		['\xFF\x50\x8A\xA1','vpmax.u16 d24, d16, d17'],
		['\xFF\x11\x0A\x80','vpmax.u16 d0, d17, d0'],
		['\xFF\x14\x3A\x24','vpmax.u16 d3, d4, d20'],
		# examples of vpmax.u32 DREG , DREG , DREG
		['\xFF\x20\x0A\x8C','vpmax.u32 d0, d16, d12'],
		['\xFF\x22\x4A\x00','vpmax.u32 d4, d2, d0'],
		['\xFF\x22\x5A\x00','vpmax.u32 d5, d2, d0'],
		['\xFF\x20\x0A\x20','vpmax.u32 d0, d0, d16'],
		# examples of vpmax.u8 DREG , DREG , DREG
		['\xFF\x08\x0A\x08','vpmax.u8 d0, d8, d8'],
		['\xFF\x02\x1A\x01','vpmax.u8 d1, d2, d1'],
		['\xFF\x00\x2A\x00','vpmax.u8 d2, d0, d0'],
		['\xFF\x08\x0A\x01','vpmax.u8 d0, d8, d1'],
		# examples of vpmin.f32 DREG , DREG , DREG
		['\xFF\x20\xDF\x01','vpmin.f32 d13, d0, d1'],
		['\xFF\x20\x1F\x04','vpmin.f32 d1, d0, d4'],
		['\xFF\x20\xCF\x20','vpmin.f32 d12, d0, d16'],
		['\xFF\x28\x0F\x08','vpmin.f32 d0, d8, d8'],
		# examples of vpmin.s16 DREG , DREG , DREG
		['\xEF\x10\x1A\x30','vpmin.s16 d1, d0, d16'],
		['\xEF\x10\x0A\x92','vpmin.s16 d0, d16, d2'],
		['\xEF\x12\x0A\x18','vpmin.s16 d0, d2, d8'],
		['\xEF\x18\x1A\x90','vpmin.s16 d1, d24, d0'],
		# examples of vpmin.s32 DREG , DREG , DREG
		['\xEF\x60\x8A\x90','vpmin.s32 d24, d16, d0'],
		['\xEF\x24\x8A\x12','vpmin.s32 d8, d4, d2'],
		['\xEF\x6C\x0A\x14','vpmin.s32 d16, d12, d4'],
		['\xEF\x24\x1A\x10','vpmin.s32 d1, d4, d0'],
		# examples of vpmin.s8 DREG , DREG , DREG
		['\xEF\x40\x0A\x14','vpmin.s8 d16, d0, d4'],
		['\xEF\x02\x8A\x10','vpmin.s8 d8, d2, d0'],
		['\xEF\x08\x1A\x10','vpmin.s8 d1, d8, d0'],
		['\xEF\x00\x4A\x10','vpmin.s8 d4, d0, d0'],
		# examples of vpmin.u16 DREG , DREG , DREG
		['\xFF\x50\x9A\x10','vpmin.u16 d25, d0, d0'],
		['\xFF\x10\x0A\x13','vpmin.u16 d0, d0, d3'],
		['\xFF\x10\x9A\x90','vpmin.u16 d9, d16, d0'],
		['\xFF\x10\x4A\x13','vpmin.u16 d4, d0, d3'],
		# examples of vpmin.u32 DREG , DREG , DREG
		['\xFF\x20\x0A\x10','vpmin.u32 d0, d0, d0'],
		['\xFF\x20\x1A\x18','vpmin.u32 d1, d0, d8'],
		['\xFF\x20\x2A\x10','vpmin.u32 d2, d0, d0'],
		['\xFF\x20\x0A\x98','vpmin.u32 d0, d16, d8'],
		# examples of vpmin.u8 DREG , DREG , DREG
		['\xFF\x00\x0A\x9D','vpmin.u8 d0, d16, d13'],
		['\xFF\x02\x5A\x30','vpmin.u8 d5, d2, d16'],
		['\xFF\x04\x0A\x13','vpmin.u8 d0, d4, d3'],
		['\xFF\x01\x8A\x39','vpmin.u8 d8, d1, d25'],
		# examples of vpop RLIST
		['\xEC\xBD\x0A\x0C','vpop {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11}'],
		['\xEC\xFD\x0A\x20','vpop {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xEC\xBD\x0B\x00','vpop {d0}'],
		['\xEC\xBD\x0A\x08','vpop {s0, s1, s2, s3, s4, s5, s6, s7}'],
		# examples of vpush RLIST
		['\xED\x2D\x8A\x03','vpush {s16, s17, s18}'],
		['\xED\x6D\x0A\xE0','vpush {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xED\x2D\x8A\x11','vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xED\x2D\x0A\x18','vpush {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23}'],
		# examples of vqabs.s16 DREG , DREG
		['\xFF\xB4\x17\x24','vqabs.s16 d1, d20'],
		['\xFF\xB4\x67\x02','vqabs.s16 d6, d2'],
		['\xFF\xB4\xA7\x00','vqabs.s16 d10, d0'],
		['\xFF\xF4\x07\x00','vqabs.s16 d16, d0'],
		# examples of vqabs.s16 QREG , QREG
		['\xFF\xB4\x47\x4C','vqabs.s16 q2, q6'],
		['\xFF\xB4\x47\x62','vqabs.s16 q2, q9'],
		['\xFF\xB4\x47\x40','vqabs.s16 q2, q0'],
		['\xFF\xB4\x27\x68','vqabs.s16 q1, q12'],
		# examples of vqabs.s32 DREG , DREG
		['\xFF\xF8\x97\x00','vqabs.s32 d25, d0'],
		['\xFF\xB8\x07\x05','vqabs.s32 d0, d5'],
		['\xFF\xB8\x07\x03','vqabs.s32 d0, d3'],
		['\xFF\xB8\x07\x00','vqabs.s32 d0, d0'],
		# examples of vqabs.s32 QREG , QREG
		['\xFF\xB8\x27\x60','vqabs.s32 q1, q8'],
		['\xFF\xB8\x07\x40','vqabs.s32 q0, q0'],
		['\xFF\xF8\x07\x40','vqabs.s32 q8, q0'],
		['\xFF\xB8\x07\x64','vqabs.s32 q0, q10'],
		# examples of vqabs.s8 DREG , DREG
		['\xFF\xB0\x07\x20','vqabs.s8 d0, d16'],
		['\xFF\xB0\x87\x01','vqabs.s8 d8, d1'],
		['\xFF\xB0\x17\x00','vqabs.s8 d1, d0'],
		['\xFF\xB0\x07\x01','vqabs.s8 d0, d1'],
		# examples of vqabs.s8 QREG , QREG
		['\xFF\xF0\x07\x40','vqabs.s8 q8, q0'],
		['\xFF\xB0\x07\x64','vqabs.s8 q0, q10'],
		['\xFF\xB0\x07\x40','vqabs.s8 q0, q0'],
		['\xFF\xB0\x47\x42','vqabs.s8 q2, q1'],
		# examples of vqadd.s16 DREG , DREG , DREG
		['\xEF\x10\xC0\x1A','vqadd.s16 d12, d0, d10'],
		['\xEF\x18\x20\x14','vqadd.s16 d2, d8, d4'],
		['\xEF\x10\x40\x10','vqadd.s16 d4, d0, d0'],
		['\xEF\x10\x40\x98','vqadd.s16 d4, d16, d8'],
		# examples of vqadd.s16 QREG , QREG , QREG
		['\xEF\x12\x20\x7A','vqadd.s16 q1, q1, q13'],
		['\xEF\x10\x00\x54','vqadd.s16 q0, q0, q2'],
		['\xEF\x14\x00\x52','vqadd.s16 q0, q2, q1'],
		['\xEF\x10\x40\x54','vqadd.s16 q2, q0, q2'],
		# examples of vqadd.s32 DREG , DREG , DREG
		['\xEF\x22\x50\x10','vqadd.s32 d5, d2, d0'],
		['\xEF\x20\x00\x10','vqadd.s32 d0, d0, d0'],
		['\xEF\x62\x60\x30','vqadd.s32 d22, d2, d16'],
		['\xEF\x61\x80\x10','vqadd.s32 d24, d1, d0'],
		# examples of vqadd.s32 QREG , QREG , QREG
		['\xEF\x60\x80\x5A','vqadd.s32 q12, q0, q5'],
		['\xEF\x20\x00\x58','vqadd.s32 q0, q0, q4'],
		['\xEF\x24\x40\x50','vqadd.s32 q2, q2, q0'],
		['\xEF\x60\x20\x50','vqadd.s32 q9, q0, q0'],
		# examples of vqadd.s64 DREG , DREG , DREG
		['\xEF\x30\x00\x91','vqadd.s64 d0, d16, d1'],
		['\xEF\x39\x00\x14','vqadd.s64 d0, d9, d4'],
		['\xEF\x32\x00\x1D','vqadd.s64 d0, d2, d13'],
		['\xEF\x72\xA0\x12','vqadd.s64 d26, d2, d2'],
		# examples of vqadd.s64 QREG , QREG , QREG
		['\xEF\x30\x40\x50','vqadd.s64 q2, q0, q0'],
		['\xEF\x70\x00\x74','vqadd.s64 q8, q0, q10'],
		['\xEF\x32\x00\x50','vqadd.s64 q0, q1, q0'],
		['\xEF\x32\x20\x50','vqadd.s64 q1, q1, q0'],
		# examples of vqadd.s8 DREG , DREG , DREG
		['\xEF\x00\x00\x9C','vqadd.s8 d0, d16, d12'],
		['\xEF\x02\x00\x10','vqadd.s8 d0, d2, d0'],
		['\xEF\x01\x10\x30','vqadd.s8 d1, d1, d16'],
		['\xEF\x02\x00\x30','vqadd.s8 d0, d2, d16'],
		# examples of vqadd.s8 QREG , QREG , QREG
		['\xEF\x00\x80\x54','vqadd.s8 q4, q0, q2'],
		['\xEF\x42\xA0\x5C','vqadd.s8 q13, q1, q6'],
		['\xEF\x06\x00\x72','vqadd.s8 q0, q3, q9'],
		['\xEF\x00\x00\x5C','vqadd.s8 q0, q0, q6'],
		# examples of vqadd.u16 DREG , DREG , DREG
		['\xFF\x11\x40\x10','vqadd.u16 d4, d1, d0'],
		['\xFF\x14\x20\x1F','vqadd.u16 d2, d4, d15'],
		['\xFF\x10\x20\x19','vqadd.u16 d2, d0, d9'],
		['\xFF\x10\xE0\x10','vqadd.u16 d14, d0, d0'],
		# examples of vqadd.u16 QREG , QREG , QREG
		['\xFF\x18\x20\xD0','vqadd.u16 q1, q12, q0'],
		['\xFF\x18\x00\x5A','vqadd.u16 q0, q4, q5'],
		['\xFF\x50\xA0\x50','vqadd.u16 q13, q0, q0'],
		['\xFF\x10\x00\x52','vqadd.u16 q0, q0, q1'],
		# examples of vqadd.u32 DREG , DREG , DREG
		['\xFF\x20\x50\x10','vqadd.u32 d5, d0, d0'],
		['\xFF\x26\x00\x12','vqadd.u32 d0, d6, d2'],
		['\xFF\x68\x00\x10','vqadd.u32 d16, d8, d0'],
		['\xFF\x61\x00\x12','vqadd.u32 d16, d1, d2'],
		# examples of vqadd.u32 QREG , QREG , QREG
		['\xFF\x20\x80\x50','vqadd.u32 q4, q0, q0'],
		['\xFF\x20\x20\xD0','vqadd.u32 q1, q8, q0'],
		['\xFF\x68\x00\xD0','vqadd.u32 q8, q12, q0'],
		['\xFF\x20\x40\x70','vqadd.u32 q2, q0, q8'],
		# examples of vqadd.u64 DREG , DREG , DREG
		['\xFF\x38\xC0\x10','vqadd.u64 d12, d8, d0'],
		['\xFF\x78\x00\x31','vqadd.u64 d16, d8, d17'],
		['\xFF\x30\x00\x32','vqadd.u64 d0, d0, d18'],
		['\xFF\x30\x00\x30','vqadd.u64 d0, d0, d16'],
		# examples of vqadd.u64 QREG , QREG , QREG
		['\xFF\x3A\x00\x50','vqadd.u64 q0, q5, q0'],
		['\xFF\x30\x00\x58','vqadd.u64 q0, q0, q4'],
		['\xFF\x30\x80\x50','vqadd.u64 q4, q0, q0'],
		['\xFF\x30\x80\xD4','vqadd.u64 q4, q8, q2'],
		# examples of vqadd.u8 DREG , DREG , DREG
		['\xFF\x02\x00\x16','vqadd.u8 d0, d2, d6'],
		['\xFF\x06\x40\x1C','vqadd.u8 d4, d6, d12'],
		['\xFF\x04\x20\x18','vqadd.u8 d2, d4, d8'],
		['\xFF\x04\x20\x10','vqadd.u8 d2, d4, d0'],
		# examples of vqadd.u8 QREG , QREG , QREG
		['\xFF\x48\x00\xD0','vqadd.u8 q8, q12, q0'],
		['\xFF\x04\x40\x50','vqadd.u8 q2, q2, q0'],
		['\xFF\x08\x00\x54','vqadd.u8 q0, q4, q2'],
		['\xFF\x08\x00\x56','vqadd.u8 q0, q4, q3'],
		# examples of vqdmlal.s16 QREG , DREG , DREG
		['\xEF\x90\x09\x82','vqdmlal.s16 q0, d16, d2'],
		['\xEF\x98\x09\x01','vqdmlal.s16 q0, d8, d1'],
		['\xEF\x90\x29\x81','vqdmlal.s16 q1, d16, d1'],
		['\xEF\xD0\x49\x01','vqdmlal.s16 q10, d0, d1'],
		# examples of vqdmlal.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\x99\x03\x4C','vqdmlal.s16 q0, d9, d4[1]'],
		['\xEF\x94\x83\x40','vqdmlal.s16 q4, d4, d0[0]'],
		['\xEF\x90\x03\xC1','vqdmlal.s16 q0, d16, d1[0]'],
		['\xEF\x90\x03\x40','vqdmlal.s16 q0, d0, d0[0]'],
		# examples of vqdmlal.s32 QREG , DREG , DREG
		['\xEF\xA0\x09\x00','vqdmlal.s32 q0, d0, d0'],
		['\xEF\xA1\x09\x00','vqdmlal.s32 q0, d1, d0'],
		['\xEF\xA0\x89\x09','vqdmlal.s32 q4, d0, d9'],
		['\xEF\xE3\x09\x0A','vqdmlal.s32 q8, d3, d10'],
		# examples of vqdmlal.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xA2\x63\x40','vqdmlal.s32 q3, d2, d0[0]'],
		['\xEF\xA6\xC3\x48','vqdmlal.s32 q6, d6, d8[0]'],
		['\xEF\xA0\x03\x60','vqdmlal.s32 q0, d0, d0[1]'],
		['\xEF\xA0\x03\x40','vqdmlal.s32 q0, d0, d0[0]'],
		# examples of vqdmlsl.s16 QREG , DREG , DREG
		['\xEF\x92\x0B\x24','vqdmlsl.s16 q0, d2, d20'],
		['\xEF\x91\x0B\x02','vqdmlsl.s16 q0, d1, d2'],
		['\xEF\x90\x0B\x80','vqdmlsl.s16 q0, d16, d0'],
		['\xEF\x9A\x0B\x20','vqdmlsl.s16 q0, d10, d16'],
		# examples of vqdmlsl.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\x91\x07\xC0','vqdmlsl.s16 q0, d17, d0[0]'],
		['\xEF\xDE\x27\x40','vqdmlsl.s16 q9, d14, d0[0]'],
		['\xEF\x90\x07\x41','vqdmlsl.s16 q0, d0, d1[0]'],
		['\xEF\x91\x87\x4B','vqdmlsl.s16 q4, d1, d3[1]'],
		# examples of vqdmlsl.s32 QREG , DREG , DREG
		['\xEF\xA8\x0B\x04','vqdmlsl.s32 q0, d8, d4'],
		['\xEF\xA0\x0B\x08','vqdmlsl.s32 q0, d0, d8'],
		['\xEF\xA0\x4B\x04','vqdmlsl.s32 q2, d0, d4'],
		['\xEF\xA0\x8B\x00','vqdmlsl.s32 q4, d0, d0'],
		# examples of vqdmlsl.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xE0\x07\x69','vqdmlsl.s32 q8, d0, d9[1]'],
		['\xEF\xA0\x47\x41','vqdmlsl.s32 q2, d0, d1[0]'],
		['\xEF\xE8\x87\xC0','vqdmlsl.s32 q12, d24, d0[0]'],
		['\xEF\xA3\x07\x40','vqdmlsl.s32 q0, d3, d0[0]'],
		# examples of vqdmulh.s16 DREG , DREG , DREG
		['\xEF\x11\x0B\x29','vqdmulh.s16 d0, d1, d25'],
		['\xEF\x10\x0B\x00','vqdmulh.s16 d0, d0, d0'],
		['\xEF\x12\x4B\x80','vqdmulh.s16 d4, d18, d0'],
		['\xEF\x1C\x5B\x00','vqdmulh.s16 d5, d12, d0'],
		# examples of vqdmulh.s16 DREG , DREG , DREG [ NUM ]
		['\xEF\x94\x2C\xC2','vqdmulh.s16 d2, d20, d2[0]'],
		['\xEF\x90\x2C\x48','vqdmulh.s16 d2, d0, d0[1]'],
		['\xEF\x91\x0C\x41','vqdmulh.s16 d0, d1, d1[0]'],
		['\xEF\x91\xAC\x40','vqdmulh.s16 d10, d1, d0[0]'],
		# examples of vqdmulh.s16 QREG , QREG , QREG
		['\xEF\x10\x2B\x4C','vqdmulh.s16 q1, q0, q6'],
		['\xEF\x12\x0B\x40','vqdmulh.s16 q0, q1, q0'],
		['\xEF\x10\x2B\x6A','vqdmulh.s16 q1, q0, q13'],
		['\xEF\x16\x0B\x68','vqdmulh.s16 q0, q3, q12'],
		# examples of vqdmulh.s32 DREG , DREG , DREG
		['\xEF\x20\x0B\x24','vqdmulh.s32 d0, d0, d20'],
		['\xEF\x21\x9B\x04','vqdmulh.s32 d9, d1, d4'],
		['\xEF\x61\x1B\x00','vqdmulh.s32 d17, d1, d0'],
		['\xEF\x20\x0B\x02','vqdmulh.s32 d0, d0, d2'],
		# examples of vqdmulh.s32 DREG , DREG , DREG [ NUM ]
		['\xEF\xA0\x9C\xC1','vqdmulh.s32 d9, d16, d1[0]'],
		['\xEF\xA0\x2C\xC0','vqdmulh.s32 d2, d16, d0[0]'],
		['\xEF\xA0\x2C\x49','vqdmulh.s32 d2, d0, d9[0]'],
		['\xEF\xA8\x0C\x40','vqdmulh.s32 d0, d8, d0[0]'],
		# examples of vqdmulh.s32 QREG , QREG , QREG
		['\xEF\x24\x0B\x64','vqdmulh.s32 q0, q2, q10'],
		['\xEF\x24\xAB\x40','vqdmulh.s32 q5, q2, q0'],
		['\xEF\x64\x0B\x40','vqdmulh.s32 q8, q2, q0'],
		['\xEF\x22\x8B\x4A','vqdmulh.s32 q4, q1, q5'],
		# examples of vqdmull.s16 QREG , DREG , DREG
		['\xEF\x90\x0D\xA0','vqdmull.s16 q0, d16, d16'],
		['\xEF\x95\x8D\x80','vqdmull.s16 q4, d21, d0'],
		['\xEF\x94\x0D\x05','vqdmull.s16 q0, d4, d5'],
		['\xEF\x92\x0D\x80','vqdmull.s16 q0, d18, d0'],
		# examples of vqdmull.s16 QREG , DREG , DREG [ NUM ]
		['\xEF\x95\x0B\x68','vqdmull.s16 q0, d5, d0[3]'],
		['\xEF\x94\x0B\x44','vqdmull.s16 q0, d4, d4[0]'],
		['\xEF\x90\x0B\x41','vqdmull.s16 q0, d0, d1[0]'],
		['\xEF\xD8\x0B\xC2','vqdmull.s16 q8, d24, d2[0]'],
		# examples of vqdmull.s32 QREG , DREG , DREG
		['\xEF\xA2\x4D\x05','vqdmull.s32 q2, d2, d5'],
		['\xEF\xA2\x0D\x85','vqdmull.s32 q0, d18, d5'],
		['\xEF\xE4\x0D\x80','vqdmull.s32 q8, d20, d0'],
		['\xEF\xA0\x0D\x82','vqdmull.s32 q0, d16, d2'],
		# examples of vqdmull.s32 QREG , DREG , DREG [ NUM ]
		['\xEF\xA2\x0B\x40','vqdmull.s32 q0, d2, d0[0]'],
		['\xEF\xA1\x4B\x40','vqdmull.s32 q2, d1, d0[0]'],
		['\xEF\xA0\x0B\x40','vqdmull.s32 q0, d0, d0[0]'],
		['\xEF\xAA\x0B\x48','vqdmull.s32 q0, d10, d8[0]'],
		# examples of vqmovn.s16 DREG , QREG
		['\xFF\xB2\x12\x84','vqmovn.s16 d1, q2'],
		['\xFF\xB2\x02\x80','vqmovn.s16 d0, q0'],
		['\xFF\xB2\x82\x88','vqmovn.s16 d8, q4'],
		['\xFF\xF2\x02\x80','vqmovn.s16 d16, q0'],
		# examples of vqmovn.s32 DREG , QREG
		['\xFF\xB6\x42\x88','vqmovn.s32 d4, q4'],
		['\xFF\xB6\x22\x8C','vqmovn.s32 d2, q6'],
		['\xFF\xF6\x02\xA0','vqmovn.s32 d16, q8'],
		['\xFF\xB6\x02\x80','vqmovn.s32 d0, q0'],
		# examples of vqmovn.s64 DREG , QREG
		['\xFF\xBA\x02\xA2','vqmovn.s64 d0, q9'],
		['\xFF\xBA\x02\x8C','vqmovn.s64 d0, q6'],
		['\xFF\xBA\x02\x80','vqmovn.s64 d0, q0'],
		['\xFF\xBA\x82\x80','vqmovn.s64 d8, q0'],
		# examples of vqmovn.u16 DREG , QREG
		['\xFF\xB2\x02\xC6','vqmovn.u16 d0, q3'],
		['\xFF\xB2\x12\xC4','vqmovn.u16 d1, q2'],
		['\xFF\xF2\x42\xC0','vqmovn.u16 d20, q0'],
		['\xFF\xF2\x82\xC0','vqmovn.u16 d24, q0'],
		# examples of vqmovn.u32 DREG , QREG
		['\xFF\xF6\xE2\xC0','vqmovn.u32 d30, q0'],
		['\xFF\xB6\x02\xCE','vqmovn.u32 d0, q7'],
		['\xFF\xB6\x12\xC4','vqmovn.u32 d1, q2'],
		['\xFF\xB6\xD2\xC0','vqmovn.u32 d13, q0'],
		# examples of vqmovn.u64 DREG , QREG
		['\xFF\xBA\x22\xC0','vqmovn.u64 d2, q0'],
		['\xFF\xBA\x22\xC8','vqmovn.u64 d2, q4'],
		['\xFF\xBA\x02\xE0','vqmovn.u64 d0, q8'],
		['\xFF\xBA\x42\xC4','vqmovn.u64 d4, q2'],
		# examples of vqmovun.s16 DREG , QREG
		['\xFF\xB2\x62\x40','vqmovun.s16 d6, q0'],
		['\xFF\xF2\xA2\x40','vqmovun.s16 d26, q0'],
		['\xFF\xB2\x12\x40','vqmovun.s16 d1, q0'],
		['\xFF\xF2\x42\x40','vqmovun.s16 d20, q0'],
		# examples of vqmovun.s32 DREG , QREG
		['\xFF\xF6\x02\x40','vqmovun.s32 d16, q0'],
		['\xFF\xB6\x02\x40','vqmovun.s32 d0, q0'],
		['\xFF\xF6\x82\x4C','vqmovun.s32 d24, q6'],
		['\xFF\xB6\x42\x48','vqmovun.s32 d4, q4'],
		# examples of vqmovun.s64 DREG , QREG
		['\xFF\xBA\x02\x40','vqmovun.s64 d0, q0'],
		['\xFF\xBA\x32\x42','vqmovun.s64 d3, q1'],
		['\xFF\xFA\x42\x40','vqmovun.s64 d20, q0'],
		['\xFF\xBA\xA2\x40','vqmovun.s64 d10, q0'],
		# examples of vqneg.s16 DREG , DREG
		['\xFF\xB4\x27\x80','vqneg.s16 d2, d0'],
		['\xFF\xB4\x47\x88','vqneg.s16 d4, d8'],
		['\xFF\xB4\x47\x86','vqneg.s16 d4, d6'],
		['\xFF\xF4\x17\x88','vqneg.s16 d17, d8'],
		# examples of vqneg.s16 QREG , QREG
		['\xFF\xB4\x07\xC6','vqneg.s16 q0, q3'],
		['\xFF\xB4\xA7\xC4','vqneg.s16 q5, q2'],
		['\xFF\xB4\x27\xC0','vqneg.s16 q1, q0'],
		['\xFF\xF4\x07\xC4','vqneg.s16 q8, q2'],
		# examples of vqneg.s32 DREG , DREG
		['\xFF\xB8\xA7\x86','vqneg.s32 d10, d6'],
		['\xFF\xB8\x87\xA2','vqneg.s32 d8, d18'],
		['\xFF\xB8\xA7\x8D','vqneg.s32 d10, d13'],
		['\xFF\xB8\x07\x81','vqneg.s32 d0, d1'],
		# examples of vqneg.s32 QREG , QREG
		['\xFF\xB8\x07\xE0','vqneg.s32 q0, q8'],
		['\xFF\xF8\x87\xC4','vqneg.s32 q12, q2'],
		['\xFF\xB8\x07\xC2','vqneg.s32 q0, q1'],
		['\xFF\xB8\x07\xC0','vqneg.s32 q0, q0'],
		# examples of vqneg.s8 DREG , DREG
		['\xFF\xB0\x17\x80','vqneg.s8 d1, d0'],
		['\xFF\xB0\x47\x84','vqneg.s8 d4, d4'],
		['\xFF\xB0\x87\x84','vqneg.s8 d8, d4'],
		['\xFF\xB0\x07\x88','vqneg.s8 d0, d8'],
		# examples of vqneg.s8 QREG , QREG
		['\xFF\xB0\x07\xC6','vqneg.s8 q0, q3'],
		['\xFF\xB0\x07\xC2','vqneg.s8 q0, q1'],
		['\xFF\xB0\x07\xC0','vqneg.s8 q0, q0'],
		['\xFF\xB0\x87\xC0','vqneg.s8 q4, q0'],
		# examples of vqrdmulh.s16 DREG , DREG , DREG
		['\xFF\x13\x2B\x20','vqrdmulh.s16 d2, d3, d16'],
		['\xFF\x15\x0B\x80','vqrdmulh.s16 d0, d21, d0'],
		['\xFF\x16\x0B\x80','vqrdmulh.s16 d0, d22, d0'],
		['\xFF\x10\x0B\x00','vqrdmulh.s16 d0, d0, d0'],
		# examples of vqrdmulh.s16 DREG , DREG , DREG [ NUM ]
		['\xEF\x90\x0D\xE3','vqrdmulh.s16 d0, d16, d3[2]'],
		['\xEF\x9A\x0D\x61','vqrdmulh.s16 d0, d10, d1[2]'],
		['\xEF\x90\x2D\x40','vqrdmulh.s16 d2, d0, d0[0]'],
		['\xEF\x98\x1D\xC0','vqrdmulh.s16 d1, d24, d0[0]'],
		# examples of vqrdmulh.s16 QREG , QREG , DREG [ NUM ]
		['\xFF\x9A\x2D\x42','vqrdmulh.s16 q1, q5, d2[0]'],
		['\xFF\x90\x0D\x44','vqrdmulh.s16 q0, q0, d4[0]'],
		['\xFF\x90\x0D\x49','vqrdmulh.s16 q0, q0, d1[1]'],
		['\xFF\xD8\x0D\x40','vqrdmulh.s16 q8, q4, d0[0]'],
		# examples of vqrdmulh.s16 QREG , QREG , QREG
		['\xFF\x14\xAB\x40','vqrdmulh.s16 q5, q2, q0'],
		['\xFF\x10\x0B\x42','vqrdmulh.s16 q0, q0, q1'],
		['\xFF\x50\x4B\x40','vqrdmulh.s16 q10, q0, q0'],
		['\xFF\x18\x2B\xC0','vqrdmulh.s16 q1, q12, q0'],
		# examples of vqrdmulh.s32 DREG , DREG , DREG
		['\xFF\x28\x1B\x80','vqrdmulh.s32 d1, d24, d0'],
		['\xFF\x26\x0B\x00','vqrdmulh.s32 d0, d6, d0'],
		['\xFF\x64\x2B\x08','vqrdmulh.s32 d18, d4, d8'],
		['\xFF\x60\x8B\x00','vqrdmulh.s32 d24, d0, d0'],
		# examples of vqrdmulh.s32 DREG , DREG , DREG [ NUM ]
		['\xEF\xE8\x4D\x44','vqrdmulh.s32 d20, d8, d4[0]'],
		['\xEF\xA8\x0D\x48','vqrdmulh.s32 d0, d8, d8[0]'],
		['\xEF\xA2\x1D\x40','vqrdmulh.s32 d1, d2, d0[0]'],
		['\xEF\xA4\x8D\x41','vqrdmulh.s32 d8, d4, d1[0]'],
		# examples of vqrdmulh.s32 QREG , QREG , DREG [ NUM ]
		['\xFF\xA0\x2D\x44','vqrdmulh.s32 q1, q0, d4[0]'],
		['\xFF\xA8\x0D\x40','vqrdmulh.s32 q0, q4, d0[0]'],
		['\xFF\xA6\x2D\x40','vqrdmulh.s32 q1, q3, d0[0]'],
		['\xFF\xE0\x0D\x68','vqrdmulh.s32 q8, q0, d8[1]'],
		# examples of vqrdmulh.s32 QREG , QREG , QREG
		['\xFF\x2A\x2B\x60','vqrdmulh.s32 q1, q5, q8'],
		['\xFF\x20\x0B\x60','vqrdmulh.s32 q0, q0, q8'],
		['\xFF\x20\x0B\x40','vqrdmulh.s32 q0, q0, q0'],
		['\xFF\x22\x0B\x46','vqrdmulh.s32 q0, q1, q3'],
		# examples of vqrshl.s16 DREG , DREG , DREG
		['\xEF\x10\x45\x12','vqrshl.s16 d4, d2, d0'],
		['\xEF\x1B\x05\x10','vqrshl.s16 d0, d0, d11'],
		['\xEF\x50\x05\x19','vqrshl.s16 d16, d9, d0'],
		['\xEF\x10\x25\x10','vqrshl.s16 d2, d0, d0'],
		# examples of vqrshl.s16 QREG , QREG , QREG
		['\xEF\x10\x05\x74','vqrshl.s16 q0, q10, q0'],
		['\xEF\x50\x45\x50','vqrshl.s16 q10, q0, q0'],
		['\xEF\x10\x05\x50','vqrshl.s16 q0, q0, q0'],
		['\xEF\x12\x05\x50','vqrshl.s16 q0, q0, q1'],
		# examples of vqrshl.s32 DREG , DREG , DREG
		['\xEF\x20\x05\x90','vqrshl.s32 d0, d0, d16'],
		['\xEF\x24\x05\x30','vqrshl.s32 d0, d16, d4'],
		['\xEF\x60\x15\x14','vqrshl.s32 d17, d4, d0'],
		['\xEF\x20\x25\x33','vqrshl.s32 d2, d19, d0'],
		# examples of vqrshl.s32 QREG , QREG , QREG
		['\xEF\x20\x25\x70','vqrshl.s32 q1, q8, q0'],
		['\xEF\x24\x05\xD6','vqrshl.s32 q0, q3, q10'],
		['\xEF\x22\x45\xD0','vqrshl.s32 q2, q0, q9'],
		['\xEF\x20\x65\xD2','vqrshl.s32 q3, q1, q8'],
		# examples of vqrshl.s64 DREG , DREG , DREG
		['\xEF\x30\x85\x31','vqrshl.s64 d8, d17, d0'],
		['\xEF\x31\x05\x12','vqrshl.s64 d0, d2, d1'],
		['\xEF\x38\x05\x30','vqrshl.s64 d0, d16, d8'],
		['\xEF\x38\x15\x98','vqrshl.s64 d1, d8, d24'],
		# examples of vqrshl.s64 QREG , QREG , QREG
		['\xEF\x78\x05\x50','vqrshl.s64 q8, q0, q4'],
		['\xEF\x30\x05\x50','vqrshl.s64 q0, q0, q0'],
		['\xEF\x30\x25\x5C','vqrshl.s64 q1, q6, q0'],
		['\xEF\x30\xE5\x58','vqrshl.s64 q7, q4, q0'],
		# examples of vqrshl.s8 DREG , DREG , DREG
		['\xEF\x04\xC5\x10','vqrshl.s8 d12, d0, d4'],
		['\xEF\x00\x05\x1A','vqrshl.s8 d0, d10, d0'],
		['\xEF\x00\x15\x15','vqrshl.s8 d1, d5, d0'],
		['\xEF\x06\x25\x10','vqrshl.s8 d2, d0, d6'],
		# examples of vqrshl.s8 QREG , QREG , QREG
		['\xEF\x00\x05\x72','vqrshl.s8 q0, q9, q0'],
		['\xEF\x00\x85\x52','vqrshl.s8 q4, q1, q0'],
		['\xEF\x0E\x05\xD0','vqrshl.s8 q0, q0, q15'],
		['\xEF\x00\x05\x7A','vqrshl.s8 q0, q13, q0'],
		# examples of vqrshl.u16 DREG , DREG , DREG
		['\xFF\x58\x05\x18','vqrshl.u16 d16, d8, d8'],
		['\xFF\x12\x65\x31','vqrshl.u16 d6, d17, d2'],
		['\xFF\x14\x95\x92','vqrshl.u16 d9, d2, d20'],
		['\xFF\x1A\x25\x12','vqrshl.u16 d2, d2, d10'],
		# examples of vqrshl.u16 QREG , QREG , QREG
		['\xFF\x14\x65\x70','vqrshl.u16 q3, q8, q2'],
		['\xFF\x14\x05\xD0','vqrshl.u16 q0, q0, q10'],
		['\xFF\x1C\x05\x50','vqrshl.u16 q0, q0, q6'],
		['\xFF\x12\x05\x50','vqrshl.u16 q0, q0, q1'],
		# examples of vqrshl.u32 DREG , DREG , DREG
		['\xFF\x64\x85\x10','vqrshl.u32 d24, d0, d4'],
		['\xFF\x21\x45\x10','vqrshl.u32 d4, d0, d1'],
		['\xFF\x20\x55\x10','vqrshl.u32 d5, d0, d0'],
		['\xFF\x21\x85\x10','vqrshl.u32 d8, d0, d1'],
		# examples of vqrshl.u32 QREG , QREG , QREG
		['\xFF\x24\x05\x52','vqrshl.u32 q0, q1, q2'],
		['\xFF\x60\x45\xD4','vqrshl.u32 q10, q2, q8'],
		['\xFF\x22\x45\x56','vqrshl.u32 q2, q3, q1'],
		['\xFF\x20\x85\x54','vqrshl.u32 q4, q2, q0'],
		# examples of vqrshl.u64 DREG , DREG , DREG
		['\xFF\x33\x15\x18','vqrshl.u64 d1, d8, d3'],
		['\xFF\x70\x05\x10','vqrshl.u64 d16, d0, d0'],
		['\xFF\x32\x05\x10','vqrshl.u64 d0, d0, d2'],
		['\xFF\x34\x45\x10','vqrshl.u64 d4, d0, d4'],
		# examples of vqrshl.u64 QREG , QREG , QREG
		['\xFF\x34\x05\x50','vqrshl.u64 q0, q0, q2'],
		['\xFF\x38\x05\xF4','vqrshl.u64 q0, q10, q12'],
		['\xFF\x32\x05\x50','vqrshl.u64 q0, q0, q1'],
		['\xFF\x70\x05\x78','vqrshl.u64 q8, q12, q0'],
		# examples of vqrshl.u8 DREG , DREG , DREG
		['\xFF\x01\x05\x10','vqrshl.u8 d0, d0, d1'],
		['\xFF\x00\x45\x12','vqrshl.u8 d4, d2, d0'],
		['\xFF\x04\x65\x11','vqrshl.u8 d6, d1, d4'],
		['\xFF\x04\x05\x1B','vqrshl.u8 d0, d11, d4'],
		# examples of vqrshl.u8 QREG , QREG , QREG
		['\xFF\x00\x05\x54','vqrshl.u8 q0, q2, q0'],
		['\xFF\x04\x05\xF0','vqrshl.u8 q0, q8, q10'],
		['\xFF\x02\x05\xF0','vqrshl.u8 q0, q8, q9'],
		['\xFF\x44\x05\x50','vqrshl.u8 q8, q0, q2'],
		# examples of vqrshrn.s16 DREG , QREG , NUM
		['\xEF\x88\x29\x50','vqrshrn.s16 d2, q0, #8'],
		['\xEF\x8B\x09\x50','vqrshrn.s16 d0, q0, #5'],
		['\xEF\x88\x59\x54','vqrshrn.s16 d5, q2, #8'],
		['\xEF\x89\x39\x54','vqrshrn.s16 d3, q2, #7'],
		# examples of vqrshrn.s32 DREG , QREG , NUM
		['\xEF\x90\x09\x70','vqrshrn.s32 d0, q8, #0x10'],
		['\xEF\x94\x89\x50','vqrshrn.s32 d8, q0, #0xc'],
		['\xEF\x91\x19\x54','vqrshrn.s32 d1, q2, #0xf'],
		['\xEF\x90\x89\x70','vqrshrn.s32 d8, q8, #0x10'],
		# examples of vqrshrn.s64 DREG , QREG , NUM
		['\xEF\xA2\x09\x50','vqrshrn.s64 d0, q0, #0x1e'],
		['\xEF\xE1\x29\x70','vqrshrn.s64 d18, q8, #0x1f'],
		['\xEF\xA1\x09\x52','vqrshrn.s64 d0, q1, #0x1f'],
		['\xEF\xA9\x49\x78','vqrshrn.s64 d4, q12, #0x17'],
		# examples of vqrshrn.u16 DREG , QREG , NUM
		['\xFF\x88\x89\x5A','vqrshrn.u16 d8, q5, #8'],
		['\xFF\xCE\x09\x58','vqrshrn.u16 d16, q4, #2'],
		['\xFF\x88\x89\x50','vqrshrn.u16 d8, q0, #8'],
		['\xFF\xC8\x09\x50','vqrshrn.u16 d16, q0, #8'],
		# examples of vqrshrn.u32 DREG , QREG , NUM
		['\xFF\x90\xD9\x70','vqrshrn.u32 d13, q8, #0x10'],
		['\xFF\x91\x09\x54','vqrshrn.u32 d0, q2, #0xf'],
		['\xFF\x94\x19\x54','vqrshrn.u32 d1, q2, #0xc'],
		['\xFF\x94\x49\x50','vqrshrn.u32 d4, q0, #0xc'],
		# examples of vqrshrn.u64 DREG , QREG , NUM
		['\xFF\xA2\x29\x50','vqrshrn.u64 d2, q0, #0x1e'],
		['\xFF\xA0\x09\x52','vqrshrn.u64 d0, q1, #0x20'],
		['\xFF\xA0\xB9\x50','vqrshrn.u64 d11, q0, #0x20'],
		['\xFF\xA1\x29\x52','vqrshrn.u64 d2, q1, #0x1f'],
		# examples of vqrshrun.s16 DREG , QREG , NUM
		['\xFF\x88\x08\x70','vqrshrun.s16 d0, q8, #8'],
		['\xFF\x8C\x08\x50','vqrshrun.s16 d0, q0, #4'],
		['\xFF\x89\x18\x50','vqrshrun.s16 d1, q0, #7'],
		['\xFF\x8A\x88\x50','vqrshrun.s16 d8, q0, #6'],
		# examples of vqrshrun.s32 DREG , QREG , NUM
		['\xFF\x91\x48\x50','vqrshrun.s32 d4, q0, #0xf'],
		['\xFF\x91\x08\x72','vqrshrun.s32 d0, q9, #0xf'],
		['\xFF\x92\x48\x54','vqrshrun.s32 d4, q2, #0xe'],
		['\xFF\x91\x08\x56','vqrshrun.s32 d0, q3, #0xf'],
		# examples of vqrshrun.s64 DREG , QREG , NUM
		['\xFF\xB9\x08\x50','vqrshrun.s64 d0, q0, #7'],
		['\xFF\xA0\x08\x54','vqrshrun.s64 d0, q2, #0x20'],
		['\xFF\xA0\x08\x50','vqrshrun.s64 d0, q0, #0x20'],
		['\xFF\xE0\x28\x50','vqrshrun.s64 d18, q0, #0x20'],
		# examples of vqshl.s16 DREG , DREG , DREG
		['\xEF\x50\x04\x10','vqshl.s16 d16, d0, d0'],
		['\xEF\x1A\x04\x10','vqshl.s16 d0, d0, d10'],
		['\xEF\x14\x04\x30','vqshl.s16 d0, d16, d4'],
		['\xEF\x10\x14\x1C','vqshl.s16 d1, d12, d0'],
		# examples of vqshl.s16 DREG , DREG , NUM
		['\xEF\xD0\x07\x18','vqshl.s16 d16, d8, #0'],
		['\xEF\x98\x07\x10','vqshl.s16 d0, d0, #8'],
		['\xEF\x94\x97\x10','vqshl.s16 d9, d0, #4'],
		['\xEF\x90\x07\x10','vqshl.s16 d0, d0, #0'],
		# examples of vqshl.s16 QREG , QREG , NUM
		['\xEF\x90\x47\x52','vqshl.s16 q2, q1, #0'],
		['\xEF\x94\x07\x70','vqshl.s16 q0, q8, #4'],
		['\xEF\x90\x27\x52','vqshl.s16 q1, q1, #0'],
		['\xEF\x90\x87\x70','vqshl.s16 q4, q8, #0'],
		# examples of vqshl.s16 QREG , QREG , QREG
		['\xEF\x12\x04\x50','vqshl.s16 q0, q0, q1'],
		['\xEF\x10\x44\x50','vqshl.s16 q2, q0, q0'],
		['\xEF\x50\x24\x5A','vqshl.s16 q9, q5, q0'],
		['\xEF\x12\x24\x50','vqshl.s16 q1, q0, q1'],
		# examples of vqshl.s32 DREG , DREG , DREG
		['\xEF\x60\x14\x18','vqshl.s32 d17, d8, d0'],
		['\xEF\x21\x14\x10','vqshl.s32 d1, d0, d1'],
		['\xEF\x64\x04\x10','vqshl.s32 d16, d0, d4'],
		['\xEF\x24\x04\x10','vqshl.s32 d0, d0, d4'],
		# examples of vqshl.s32 DREG , DREG , NUM
		['\xEF\xE0\xC7\x30','vqshl.s32 d28, d16, #0'],
		['\xEF\xB1\x47\x10','vqshl.s32 d4, d0, #0x11'],
		['\xEF\xB2\x47\x10','vqshl.s32 d4, d0, #0x12'],
		['\xEF\xA4\x47\x10','vqshl.s32 d4, d0, #4'],
		# examples of vqshl.s32 QREG , QREG , NUM
		['\xEF\xA0\x07\x50','vqshl.s32 q0, q0, #0'],
		['\xEF\xA0\x27\x78','vqshl.s32 q1, q12, #0'],
		['\xEF\xA0\x47\x5E','vqshl.s32 q2, q7, #0'],
		['\xEF\xA4\x47\x50','vqshl.s32 q2, q0, #4'],
		# examples of vqshl.s32 QREG , QREG , QREG
		['\xEF\x20\x24\x50','vqshl.s32 q1, q0, q0'],
		['\xEF\x20\x24\x52','vqshl.s32 q1, q1, q0'],
		['\xEF\x20\x04\x72','vqshl.s32 q0, q9, q0'],
		['\xEF\x20\x24\x54','vqshl.s32 q1, q2, q0'],
		# examples of vqshl.s64 DREG , DREG , DREG
		['\xEF\x31\x04\x31','vqshl.s64 d0, d17, d1'],
		['\xEF\x30\x54\x10','vqshl.s64 d5, d0, d0'],
		['\xEF\x70\x04\x14','vqshl.s64 d16, d4, d0'],
		['\xEF\x34\x04\x1A','vqshl.s64 d0, d10, d4'],
		# examples of vqshl.s64 DREG , DREG , NUM
		['\xEF\xB2\x07\x98','vqshl.s64 d0, d8, #0x32'],
		['\xEF\xB0\x17\x90','vqshl.s64 d1, d0, #0x30'],
		['\xEF\xB0\x27\x9C','vqshl.s64 d2, d12, #0x30'],
		['\xEF\x98\x47\x98','vqshl.s64 d4, d8, #0x18'],
		# examples of vqshl.s64 QREG , QREG , NUM
		['\xEF\xB2\x87\xD0','vqshl.s64 q4, q0, #0x32'],
		['\xEF\xD4\x07\xD0','vqshl.s64 q8, q0, #0x14'],
		['\xEF\x91\x07\xD0','vqshl.s64 q0, q0, #0x11'],
		['\xEF\xBA\x07\xD0','vqshl.s64 q0, q0, #0x3a'],
		# examples of vqshl.s64 QREG , QREG , QREG
		['\xEF\x30\x24\x54','vqshl.s64 q1, q2, q0'],
		['\xEF\x34\x24\x50','vqshl.s64 q1, q0, q2'],
		['\xEF\x38\x04\x50','vqshl.s64 q0, q0, q4'],
		['\xEF\x70\x04\x50','vqshl.s64 q8, q0, q0'],
		# examples of vqshl.s8 DREG , DREG , DREG
		['\xEF\x04\x84\x31','vqshl.s8 d8, d17, d4'],
		['\xEF\x00\x04\x38','vqshl.s8 d0, d24, d0'],
		['\xEF\x09\x24\x30','vqshl.s8 d2, d16, d9'],
		['\xEF\x02\x04\x13','vqshl.s8 d0, d3, d2'],
		# examples of vqshl.s8 DREG , DREG , NUM
		['\xEF\x88\x17\x18','vqshl.s8 d1, d8, #0'],
		['\xEF\xC8\x07\x10','vqshl.s8 d16, d0, #0'],
		['\xEF\x8A\x87\x10','vqshl.s8 d8, d0, #2'],
		['\xEF\x8A\x27\x11','vqshl.s8 d2, d1, #2'],
		# examples of vqshl.s8 QREG , QREG , NUM
		['\xEF\x8A\x07\x50','vqshl.s8 q0, q0, #2'],
		['\xEF\x8A\x27\x54','vqshl.s8 q1, q2, #2'],
		['\xEF\x8A\x07\x52','vqshl.s8 q0, q1, #2'],
		['\xEF\x88\x07\x74','vqshl.s8 q0, q10, #0'],
		# examples of vqshl.s8 QREG , QREG , QREG
		['\xEF\x02\x24\xF8','vqshl.s8 q1, q12, q9'],
		['\xEF\x0A\x04\x50','vqshl.s8 q0, q0, q5'],
		['\xEF\x02\x04\x70','vqshl.s8 q0, q8, q1'],
		['\xEF\x02\x04\x58','vqshl.s8 q0, q4, q1'],
		# examples of vqshl.u16 DREG , DREG , DREG
		['\xFF\x11\x04\x34','vqshl.u16 d0, d20, d1'],
		['\xFF\x14\x84\x10','vqshl.u16 d8, d0, d4'],
		['\xFF\x12\x04\x3B','vqshl.u16 d0, d27, d2'],
		['\xFF\x10\x14\x98','vqshl.u16 d1, d8, d16'],
		# examples of vqshl.u16 DREG , DREG , NUM
		['\xFF\xD0\x07\x10','vqshl.u16 d16, d0, #0'],
		['\xFF\x90\x27\x19','vqshl.u16 d2, d9, #0'],
		['\xFF\x91\x07\x10','vqshl.u16 d0, d0, #1'],
		['\xFF\xD8\x07\x10','vqshl.u16 d16, d0, #8'],
		# examples of vqshl.u16 QREG , QREG , NUM
		['\xFF\x92\x07\x50','vqshl.u16 q0, q0, #2'],
		['\xFF\x90\x07\x50','vqshl.u16 q0, q0, #0'],
		['\xFF\xD2\x07\x56','vqshl.u16 q8, q3, #2'],
		['\xFF\x90\x67\x50','vqshl.u16 q3, q0, #0'],
		# examples of vqshl.u16 QREG , QREG , QREG
		['\xFF\x10\x24\x5A','vqshl.u16 q1, q5, q0'],
		['\xFF\x14\x04\x70','vqshl.u16 q0, q8, q2'],
		['\xFF\x12\x04\x70','vqshl.u16 q0, q8, q1'],
		['\xFF\x10\x24\x54','vqshl.u16 q1, q2, q0'],
		# examples of vqshl.u32 DREG , DREG , DREG
		['\xFF\x28\x04\x38','vqshl.u32 d0, d24, d8'],
		['\xFF\x60\x24\x9C','vqshl.u32 d18, d12, d16'],
		['\xFF\x20\x04\x90','vqshl.u32 d0, d0, d16'],
		['\xFF\x24\x04\x19','vqshl.u32 d0, d9, d4'],
		# examples of vqshl.u32 DREG , DREG , NUM
		['\xFF\xA0\x97\x30','vqshl.u32 d9, d16, #0'],
		['\xFF\xA0\x97\x10','vqshl.u32 d9, d0, #0'],
		['\xFF\xA0\x47\x10','vqshl.u32 d4, d0, #0'],
		['\xFF\xA0\x07\x16','vqshl.u32 d0, d6, #0'],
		# examples of vqshl.u32 QREG , QREG , NUM
		['\xFF\xE0\x67\x50','vqshl.u32 q11, q0, #0'],
		['\xFF\xF0\x07\x74','vqshl.u32 q8, q10, #0x10'],
		['\xFF\xA2\x07\x52','vqshl.u32 q0, q1, #2'],
		['\xFF\xA0\x47\x50','vqshl.u32 q2, q0, #0'],
		# examples of vqshl.u32 QREG , QREG , QREG
		['\xFF\x20\x24\xD4','vqshl.u32 q1, q2, q8'],
		['\xFF\x2C\x04\x58','vqshl.u32 q0, q4, q6'],
		['\xFF\x20\x24\x50','vqshl.u32 q1, q0, q0'],
		['\xFF\x64\x84\x50','vqshl.u32 q12, q0, q2'],
		# examples of vqshl.u64 DREG , DREG , DREG
		['\xFF\x30\x64\x10','vqshl.u64 d6, d0, d0'],
		['\xFF\x30\x54\x32','vqshl.u64 d5, d18, d0'],
		['\xFF\x30\x44\x10','vqshl.u64 d4, d0, d0'],
		['\xFF\x34\x04\x90','vqshl.u64 d0, d0, d20'],
		# examples of vqshl.u64 DREG , DREG , NUM
		['\xFF\xB0\x07\x9B','vqshl.u64 d0, d11, #0x30'],
		['\xFF\xB5\x07\x91','vqshl.u64 d0, d1, #0x35'],
		['\xFF\xB9\x47\x92','vqshl.u64 d4, d2, #0x39'],
		['\xFF\xB0\x07\xB0','vqshl.u64 d0, d16, #0x30'],
		# examples of vqshl.u64 QREG , QREG , NUM
		['\xFF\xB1\x87\xDC','vqshl.u64 q4, q6, #0x31'],
		['\xFF\xB2\x07\xD0','vqshl.u64 q0, q0, #0x32'],
		['\xFF\xF0\x47\xD0','vqshl.u64 q10, q0, #0x30'],
		['\xFF\xBA\x07\xD0','vqshl.u64 q0, q0, #0x3a'],
		# examples of vqshl.u64 QREG , QREG , QREG
		['\xFF\x32\x44\x50','vqshl.u64 q2, q0, q1'],
		['\xFF\x30\x04\x50','vqshl.u64 q0, q0, q0'],
		['\xFF\x32\x24\x50','vqshl.u64 q1, q0, q1'],
		['\xFF\x30\x04\x58','vqshl.u64 q0, q4, q0'],
		# examples of vqshl.u8 DREG , DREG , DREG
		['\xFF\x08\x84\x10','vqshl.u8 d8, d0, d8'],
		['\xFF\x03\x24\x90','vqshl.u8 d2, d0, d19'],
		['\xFF\x42\x14\x10','vqshl.u8 d17, d0, d2'],
		['\xFF\x40\x44\x10','vqshl.u8 d20, d0, d0'],
		# examples of vqshl.u8 DREG , DREG , NUM
		['\xFF\x8C\x17\x30','vqshl.u8 d1, d16, #4'],
		['\xFF\x88\x67\x12','vqshl.u8 d6, d2, #0'],
		['\xFF\x88\x17\x14','vqshl.u8 d1, d4, #0'],
		['\xFF\x88\x87\x15','vqshl.u8 d8, d5, #0'],
		# examples of vqshl.u8 QREG , QREG , NUM
		['\xFF\x88\x47\x54','vqshl.u8 q2, q2, #0'],
		['\xFF\x88\x87\x52','vqshl.u8 q4, q1, #0'],
		['\xFF\x88\x47\x70','vqshl.u8 q2, q8, #0'],
		['\xFF\x89\x47\x52','vqshl.u8 q2, q1, #1'],
		# examples of vqshl.u8 QREG , QREG , QREG
		['\xFF\x02\x24\xD8','vqshl.u8 q1, q4, q9'],
		['\xFF\x02\x04\x54','vqshl.u8 q0, q2, q1'],
		['\xFF\x02\x04\x50','vqshl.u8 q0, q0, q1'],
		['\xFF\x08\x04\xD0','vqshl.u8 q0, q0, q12'],
		# examples of vqshlu.s16 DREG , DREG , NUM
		['\xFF\x90\x06\x15','vqshlu.s16 d0, d5, #0'],
		['\xFF\x90\x16\x12','vqshlu.s16 d1, d2, #0'],
		['\xFF\x90\x16\x13','vqshlu.s16 d1, d3, #0'],
		['\xFF\x9C\x06\x14','vqshlu.s16 d0, d4, #0xc'],
		# examples of vqshlu.s16 QREG , QREG , NUM
		['\xFF\x98\x46\x50','vqshlu.s16 q2, q0, #8'],
		['\xFF\x90\x46\x74','vqshlu.s16 q2, q10, #0'],
		['\xFF\x90\x06\x58','vqshlu.s16 q0, q4, #0'],
		['\xFF\x90\x86\x50','vqshlu.s16 q4, q0, #0'],
		# examples of vqshlu.s32 DREG , DREG , NUM
		['\xFF\xE0\x46\x11','vqshlu.s32 d20, d1, #0'],
		['\xFF\xA0\xA6\x14','vqshlu.s32 d10, d4, #0'],
		['\xFF\xA6\x06\x10','vqshlu.s32 d0, d0, #6'],
		['\xFF\xA0\xE6\x12','vqshlu.s32 d14, d2, #0'],
		# examples of vqshlu.s32 QREG , QREG , NUM
		['\xFF\xA6\x46\x50','vqshlu.s32 q2, q0, #6'],
		['\xFF\xE0\x26\x50','vqshlu.s32 q9, q0, #0'],
		['\xFF\xA1\x26\x52','vqshlu.s32 q1, q1, #1'],
		['\xFF\xA4\x06\x70','vqshlu.s32 q0, q8, #4'],
		# examples of vqshlu.s64 DREG , DREG , NUM
		['\xFF\x98\x06\x90','vqshlu.s64 d0, d0, #0x18'],
		['\xFF\xC8\x06\x9D','vqshlu.s64 d16, d13, #8'],
		['\xFF\x80\x46\x9C','vqshlu.s64 d4, d12, #0'],
		['\xFF\x94\x06\x99','vqshlu.s64 d0, d9, #0x14'],
		# examples of vqshlu.s64 QREG , QREG , NUM
		['\xFF\x82\x06\xD4','vqshlu.s64 q0, q2, #2'],
		['\xFF\x90\x06\xD2','vqshlu.s64 q0, q1, #0x10'],
		['\xFF\x8A\x06\xD0','vqshlu.s64 q0, q0, #0xa'],
		['\xFF\x9A\x86\xD0','vqshlu.s64 q4, q0, #0x1a'],
		# examples of vqshlu.s8 DREG , DREG , NUM
		['\xFF\x88\x96\x31','vqshlu.s8 d9, d17, #0'],
		['\xFF\x8E\x06\x10','vqshlu.s8 d0, d0, #6'],
		['\xFF\x8A\x06\x12','vqshlu.s8 d0, d2, #2'],
		['\xFF\x8B\x06\x12','vqshlu.s8 d0, d2, #3'],
		# examples of vqshlu.s8 QREG , QREG , NUM
		['\xFF\x8A\x06\x70','vqshlu.s8 q0, q8, #2'],
		['\xFF\x88\x26\x50','vqshlu.s8 q1, q0, #0'],
		['\xFF\x8B\x06\x50','vqshlu.s8 q0, q0, #3'],
		['\xFF\x88\xC6\x58','vqshlu.s8 q6, q4, #0'],
		# examples of vqshrn.s16 DREG , QREG , NUM
		['\xEF\xC8\x09\x10','vqshrn.s16 d16, q0, #8'],
		['\xEF\x88\x19\x30','vqshrn.s16 d1, q8, #8'],
		['\xEF\x8A\x89\x30','vqshrn.s16 d8, q8, #6'],
		['\xEF\x88\x09\x30','vqshrn.s16 d0, q8, #8'],
		# examples of vqshrn.s32 DREG , QREG , NUM
		['\xEF\x91\x89\x10','vqshrn.s32 d8, q0, #0xf'],
		['\xEF\x98\x89\x10','vqshrn.s32 d8, q0, #8'],
		['\xEF\x94\x09\x30','vqshrn.s32 d0, q8, #0xc'],
		['\xEF\x90\x09\x10','vqshrn.s32 d0, q0, #0x10'],
		# examples of vqshrn.s64 DREG , QREG , NUM
		['\xEF\xE1\x19\x30','vqshrn.s64 d17, q8, #0x1f'],
		['\xEF\xA0\x29\x10','vqshrn.s64 d2, q0, #0x20'],
		['\xEF\xA0\x09\x12','vqshrn.s64 d0, q1, #0x20'],
		['\xEF\xA0\xC9\x10','vqshrn.s64 d12, q0, #0x20'],
		# examples of vqshrn.u16 DREG , QREG , NUM
		['\xFF\x8A\x09\x10','vqshrn.u16 d0, q0, #6'],
		['\xFF\x88\x69\x18','vqshrn.u16 d6, q4, #8'],
		['\xFF\x8A\x59\x10','vqshrn.u16 d5, q0, #6'],
		['\xFF\x89\x49\x10','vqshrn.u16 d4, q0, #7'],
		# examples of vqshrn.u32 DREG , QREG , NUM
		['\xFF\x9C\x09\x18','vqshrn.u32 d0, q4, #4'],
		['\xFF\x98\x09\x30','vqshrn.u32 d0, q8, #8'],
		['\xFF\x95\xA9\x18','vqshrn.u32 d10, q4, #0xb'],
		['\xFF\x90\x49\x10','vqshrn.u32 d4, q0, #0x10'],
		# examples of vqshrn.u64 DREG , QREG , NUM
		['\xFF\xB8\x99\x30','vqshrn.u64 d9, q8, #8'],
		['\xFF\xE4\x09\x10','vqshrn.u64 d16, q0, #0x1c'],
		['\xFF\xA0\x89\x12','vqshrn.u64 d8, q1, #0x20'],
		['\xFF\xF4\x09\x10','vqshrn.u64 d16, q0, #0xc'],
		# examples of vqshrun.s16 DREG , QREG , NUM
		['\xFF\x8A\x08\x10','vqshrun.s16 d0, q0, #6'],
		['\xFF\x8A\x98\x10','vqshrun.s16 d9, q0, #6'],
		['\xFF\xC8\x28\x10','vqshrun.s16 d18, q0, #8'],
		['\xFF\x88\x08\x18','vqshrun.s16 d0, q4, #8'],
		# examples of vqshrun.s32 DREG , QREG , NUM
		['\xFF\x92\x08\x10','vqshrun.s32 d0, q0, #0xe'],
		['\xFF\x90\x88\x12','vqshrun.s32 d8, q1, #0x10'],
		['\xFF\x98\x88\x12','vqshrun.s32 d8, q1, #8'],
		['\xFF\x98\x08\x18','vqshrun.s32 d0, q4, #8'],
		# examples of vqshrun.s64 DREG , QREG , NUM
		['\xFF\xA9\x08\x10','vqshrun.s64 d0, q0, #0x17'],
		['\xFF\xAC\x08\x10','vqshrun.s64 d0, q0, #0x14'],
		['\xFF\xE1\x08\x12','vqshrun.s64 d16, q1, #0x1f'],
		['\xFF\xA0\x18\x16','vqshrun.s64 d1, q3, #0x20'],
		# examples of vqsub.s16 DREG , DREG , DREG
		['\xEF\x14\x42\x12','vqsub.s16 d4, d4, d2'],
		['\xEF\x10\x42\x12','vqsub.s16 d4, d0, d2'],
		['\xEF\x50\x02\x94','vqsub.s16 d16, d16, d4'],
		['\xEF\x54\x62\x10','vqsub.s16 d22, d4, d0'],
		# examples of vqsub.s16 QREG , QREG , QREG
		['\xEF\x58\x22\x50','vqsub.s16 q9, q4, q0'],
		['\xEF\x18\x02\xD0','vqsub.s16 q0, q12, q0'],
		['\xEF\x50\x02\x58','vqsub.s16 q8, q0, q4'],
		['\xEF\x10\x42\x50','vqsub.s16 q2, q0, q0'],
		# examples of vqsub.s32 DREG , DREG , DREG
		['\xEF\x21\x02\x14','vqsub.s32 d0, d1, d4'],
		['\xEF\x28\x02\x14','vqsub.s32 d0, d8, d4'],
		['\xEF\x21\x22\x12','vqsub.s32 d2, d1, d2'],
		['\xEF\x24\x02\x11','vqsub.s32 d0, d4, d1'],
		# examples of vqsub.s32 QREG , QREG , QREG
		['\xEF\x20\xA2\x50','vqsub.s32 q5, q0, q0'],
		['\xEF\x60\x22\x52','vqsub.s32 q9, q0, q1'],
		['\xEF\x26\x02\xD0','vqsub.s32 q0, q11, q0'],
		['\xEF\x20\x22\xD0','vqsub.s32 q1, q8, q0'],
		# examples of vqsub.s64 DREG , DREG , DREG
		['\xEF\x30\x02\x12','vqsub.s64 d0, d0, d2'],
		['\xEF\x30\x02\x17','vqsub.s64 d0, d0, d7'],
		['\xEF\x30\x02\x32','vqsub.s64 d0, d0, d18'],
		['\xEF\x70\x02\x10','vqsub.s64 d16, d0, d0'],
		# examples of vqsub.s64 QREG , QREG , QREG
		['\xEF\x38\x82\xD0','vqsub.s64 q4, q12, q0'],
		['\xEF\x32\x22\x58','vqsub.s64 q1, q1, q4'],
		['\xEF\x38\x02\x52','vqsub.s64 q0, q4, q1'],
		['\xEF\x3C\x02\x50','vqsub.s64 q0, q6, q0'],
		# examples of vqsub.s8 DREG , DREG , DREG
		['\xEF\x44\x02\x11','vqsub.s8 d16, d4, d1'],
		['\xEF\x09\x02\x1A','vqsub.s8 d0, d9, d10'],
		['\xEF\x08\x12\x10','vqsub.s8 d1, d8, d0'],
		['\xEF\x40\x42\x11','vqsub.s8 d20, d0, d1'],
		# examples of vqsub.s8 QREG , QREG , QREG
		['\xEF\x00\x82\xF0','vqsub.s8 q4, q8, q8'],
		['\xEF\x00\x02\x56','vqsub.s8 q0, q0, q3'],
		['\xEF\x00\x62\x54','vqsub.s8 q3, q0, q2'],
		['\xEF\x02\x82\x50','vqsub.s8 q4, q1, q0'],
		# examples of vqsub.u16 DREG , DREG , DREG
		['\xFF\x54\x82\x10','vqsub.u16 d24, d4, d0'],
		['\xFF\x10\x32\x18','vqsub.u16 d3, d0, d8'],
		['\xFF\x10\x02\x10','vqsub.u16 d0, d0, d0'],
		['\xFF\x1C\x02\x14','vqsub.u16 d0, d12, d4'],
		# examples of vqsub.u16 QREG , QREG , QREG
		['\xFF\x58\x02\x50','vqsub.u16 q8, q4, q0'],
		['\xFF\x10\x42\xD0','vqsub.u16 q2, q8, q0'],
		['\xFF\x10\x82\x50','vqsub.u16 q4, q0, q0'],
		['\xFF\x18\x02\x70','vqsub.u16 q0, q4, q8'],
		# examples of vqsub.u32 DREG , DREG , DREG
		['\xFF\x60\x82\x10','vqsub.u32 d24, d0, d0'],
		['\xFF\x20\x02\x94','vqsub.u32 d0, d16, d4'],
		['\xFF\x20\x82\x1C','vqsub.u32 d8, d0, d12'],
		['\xFF\x22\x02\x11','vqsub.u32 d0, d2, d1'],
		# examples of vqsub.u32 QREG , QREG , QREG
		['\xFF\x68\x82\x50','vqsub.u32 q12, q4, q0'],
		['\xFF\x60\xC2\x50','vqsub.u32 q14, q0, q0'],
		['\xFF\x20\x02\x70','vqsub.u32 q0, q0, q8'],
		['\xFF\x20\x02\x54','vqsub.u32 q0, q0, q2'],
		# examples of vqsub.u64 DREG , DREG , DREG
		['\xFF\x34\x02\x18','vqsub.u64 d0, d4, d8'],
		['\xFF\x3A\x42\x11','vqsub.u64 d4, d10, d1'],
		['\xFF\x30\x42\x30','vqsub.u64 d4, d0, d16'],
		['\xFF\x38\x22\x30','vqsub.u64 d2, d8, d16'],
		# examples of vqsub.u64 QREG , QREG , QREG
		['\xFF\x30\x02\x50','vqsub.u64 q0, q0, q0'],
		['\xFF\x70\x02\xD0','vqsub.u64 q8, q8, q0'],
		['\xFF\x36\x02\x50','vqsub.u64 q0, q3, q0'],
		['\xFF\x30\x02\xF0','vqsub.u64 q0, q8, q8'],
		# examples of vqsub.u8 DREG , DREG , DREG
		['\xFF\x08\x12\x90','vqsub.u8 d1, d24, d0'],
		['\xFF\x48\x12\x90','vqsub.u8 d17, d24, d0'],
		['\xFF\x00\x92\x30','vqsub.u8 d9, d0, d16'],
		['\xFF\x04\x02\x14','vqsub.u8 d0, d4, d4'],
		# examples of vqsub.u8 QREG , QREG , QREG
		['\xFF\x02\x02\x70','vqsub.u8 q0, q1, q8'],
		['\xFF\x00\x02\x54','vqsub.u8 q0, q0, q2'],
		['\xFF\x40\x02\x70','vqsub.u8 q8, q0, q8'],
		['\xFF\x48\x02\x50','vqsub.u8 q8, q4, q0'],
		# examples of vraddhn.i16 DREG , QREG , QREG
		['\xFF\x80\x24\x20','vraddhn.i16 d2, q0, q8'],
		['\xFF\x80\x94\x00','vraddhn.i16 d9, q0, q0'],
		['\xFF\x80\x84\x80','vraddhn.i16 d8, q8, q0'],
		['\xFF\x80\x04\x00','vraddhn.i16 d0, q0, q0'],
		# examples of vraddhn.i32 DREG , QREG , QREG
		['\xFF\x90\x24\x0E','vraddhn.i32 d2, q0, q7'],
		['\xFF\x90\x04\x08','vraddhn.i32 d0, q0, q4'],
		['\xFF\x94\x04\x00','vraddhn.i32 d0, q2, q0'],
		['\xFF\xD4\x04\x20','vraddhn.i32 d16, q2, q8'],
		# examples of vraddhn.i64 DREG , QREG , QREG
		['\xFF\xA0\x24\x00','vraddhn.i64 d2, q0, q0'],
		['\xFF\xA0\x04\x04','vraddhn.i64 d0, q0, q2'],
		['\xFF\xA0\x04\x20','vraddhn.i64 d0, q0, q8'],
		['\xFF\xA0\x94\x04','vraddhn.i64 d9, q0, q2'],
		# examples of vrecpe.f32 DREG , DREG
		['\xFF\xBB\x05\x08','vrecpe.f32 d0, d8'],
		['\xFF\xBB\x05\x0B','vrecpe.f32 d0, d11'],
		['\xFF\xBB\x85\x00','vrecpe.f32 d8, d0'],
		['\xFF\xFB\x45\x04','vrecpe.f32 d20, d4'],
		# examples of vrecpe.f32 QREG , QREG
		['\xFF\xBB\x45\x40','vrecpe.f32 q2, q0'],
		['\xFF\xBB\x25\x48','vrecpe.f32 q1, q4'],
		['\xFF\xBB\x85\x40','vrecpe.f32 q4, q0'],
		['\xFF\xBB\x25\x40','vrecpe.f32 q1, q0'],
		# examples of vrecpe.u32 DREG , DREG
		['\xFF\xBB\x64\x00','vrecpe.u32 d6, d0'],
		['\xFF\xBB\x04\x26','vrecpe.u32 d0, d22'],
		['\xFF\xFB\x04\x05','vrecpe.u32 d16, d5'],
		['\xFF\xBB\x04\x0C','vrecpe.u32 d0, d12'],
		# examples of vrecpe.u32 QREG , QREG
		['\xFF\xBB\x04\x4C','vrecpe.u32 q0, q6'],
		['\xFF\xBB\x04\x40','vrecpe.u32 q0, q0'],
		['\xFF\xBB\x04\x42','vrecpe.u32 q0, q1'],
		['\xFF\xFB\x84\x40','vrecpe.u32 q12, q0'],
		# examples of vrecps.f32 DREG , DREG , DREG
		['\xEF\x40\x1F\x93','vrecps.f32 d17, d16, d3'],
		['\xEF\x01\x0F\x38','vrecps.f32 d0, d1, d24'],
		['\xEF\x08\x2F\x14','vrecps.f32 d2, d8, d4'],
		['\xEF\x01\x0F\x18','vrecps.f32 d0, d1, d8'],
		# examples of vrecps.f32 QREG , QREG , QREG
		['\xEF\x04\x0F\x58','vrecps.f32 q0, q2, q4'],
		['\xEF\x00\xCF\x52','vrecps.f32 q6, q0, q1'],
		['\xEF\x02\x0F\x50','vrecps.f32 q0, q1, q0'],
		['\xEF\x48\x4F\x54','vrecps.f32 q10, q4, q2'],
		# examples of vrev16.8 DREG , DREG
		['\xFF\xB0\x21\x08','vrev16.8 d2, d8'],
		['\xFF\xB0\x61\x22','vrev16.8 d6, d18'],
		['\xFF\xB0\x01\x02','vrev16.8 d0, d2'],
		['\xFF\xB0\x01\x01','vrev16.8 d0, d1'],
		# examples of vrev16.8 QREG , QREG
		['\xFF\xF0\x01\x44','vrev16.8 q8, q2'],
		['\xFF\xF0\x81\x44','vrev16.8 q12, q2'],
		['\xFF\xF0\x01\x40','vrev16.8 q8, q0'],
		['\xFF\xB0\x81\x40','vrev16.8 q4, q0'],
		# examples of vrev32.16 DREG , DREG
		['\xFF\xF4\x00\xA0','vrev32.16 d16, d16'],
		['\xFF\xB4\x00\x82','vrev32.16 d0, d2'],
		['\xFF\xB4\x50\x80','vrev32.16 d5, d0'],
		['\xFF\xB4\x20\x83','vrev32.16 d2, d3'],
		# examples of vrev32.16 QREG , QREG
		['\xFF\xB4\x00\xC0','vrev32.16 q0, q0'],
		['\xFF\xB4\x00\xE0','vrev32.16 q0, q8'],
		['\xFF\xB4\x20\xC4','vrev32.16 q1, q2'],
		['\xFF\xB4\x20\xC0','vrev32.16 q1, q0'],
		# examples of vrev32.8 DREG , DREG
		['\xFF\xF0\x00\x80','vrev32.8 d16, d0'],
		['\xFF\xB0\x20\xA8','vrev32.8 d2, d24'],
		['\xFF\xB0\x40\x81','vrev32.8 d4, d1'],
		['\xFF\xB0\x00\xA1','vrev32.8 d0, d17'],
		# examples of vrev32.8 QREG , QREG
		['\xFF\xB0\x00\xC2','vrev32.8 q0, q1'],
		['\xFF\xB0\x00\xC0','vrev32.8 q0, q0'],
		['\xFF\xF0\x80\xCA','vrev32.8 q12, q5'],
		['\xFF\xB0\x80\xE4','vrev32.8 q4, q10'],
		# examples of vrev64.16 DREG , DREG
		['\xFF\xB4\x30\x00','vrev64.16 d3, d0'],
		['\xFF\xB4\x80\x02','vrev64.16 d8, d2'],
		['\xFF\xB4\x40\x04','vrev64.16 d4, d4'],
		['\xFF\xB4\x00\x02','vrev64.16 d0, d2'],
		# examples of vrev64.16 QREG , QREG
		['\xFF\xB4\x00\x4C','vrev64.16 q0, q6'],
		['\xFF\xB4\x40\x40','vrev64.16 q2, q0'],
		['\xFF\xB4\x00\x4A','vrev64.16 q0, q5'],
		['\xFF\xF4\x00\x40','vrev64.16 q8, q0'],
		# examples of vrev64.32 DREG , DREG
		['\xFF\xB8\x40\x25','vrev64.32 d4, d21'],
		['\xFF\xB8\x40\x00','vrev64.32 d4, d0'],
		['\xFF\xB8\x00\x28','vrev64.32 d0, d24'],
		['\xFF\xB8\xA0\x00','vrev64.32 d10, d0'],
		# examples of vrev64.32 QREG , QREG
		['\xFF\xF8\x00\x40','vrev64.32 q8, q0'],
		['\xFF\xB8\x00\x64','vrev64.32 q0, q10'],
		['\xFF\xB8\x80\x40','vrev64.32 q4, q0'],
		['\xFF\xB8\x00\x44','vrev64.32 q0, q2'],
		# examples of vrev64.8 DREG , DREG
		['\xFF\xF0\x00\x00','vrev64.8 d16, d0'],
		['\xFF\xB0\xC0\x04','vrev64.8 d12, d4'],
		['\xFF\xB0\x00\x02','vrev64.8 d0, d2'],
		['\xFF\xB0\x80\x00','vrev64.8 d8, d0'],
		# examples of vrev64.8 QREG , QREG
		['\xFF\xB0\x00\x44','vrev64.8 q0, q2'],
		['\xFF\xB0\x20\x60','vrev64.8 q1, q8'],
		['\xFF\xB0\x00\x40','vrev64.8 q0, q0'],
		['\xFF\xB0\x00\x42','vrev64.8 q0, q1'],
		# examples of vrhadd.s16 DREG , DREG , DREG
		['\xEF\x11\x01\x20','vrhadd.s16 d0, d1, d16'],
		['\xEF\x11\x01\x0C','vrhadd.s16 d0, d1, d12'],
		['\xEF\x10\xC1\x00','vrhadd.s16 d12, d0, d0'],
		['\xEF\x11\x11\x00','vrhadd.s16 d1, d1, d0'],
		# examples of vrhadd.s16 QREG , QREG , QREG
		['\xEF\x10\x41\x40','vrhadd.s16 q2, q0, q0'],
		['\xEF\x1A\x01\xC2','vrhadd.s16 q0, q13, q1'],
		['\xEF\x10\x21\x40','vrhadd.s16 q1, q0, q0'],
		['\xEF\x10\xA1\xE4','vrhadd.s16 q5, q8, q10'],
		# examples of vrhadd.s32 DREG , DREG , DREG
		['\xEF\x60\x11\x01','vrhadd.s32 d17, d0, d1'],
		['\xEF\x20\x01\x02','vrhadd.s32 d0, d0, d2'],
		['\xEF\x60\x81\x00','vrhadd.s32 d24, d0, d0'],
		['\xEF\x24\xA1\x20','vrhadd.s32 d10, d4, d16'],
		# examples of vrhadd.s32 QREG , QREG , QREG
		['\xEF\x24\x01\x40','vrhadd.s32 q0, q2, q0'],
		['\xEF\x24\x21\x40','vrhadd.s32 q1, q2, q0'],
		['\xEF\x60\x01\x40','vrhadd.s32 q8, q0, q0'],
		['\xEF\x64\x01\x40','vrhadd.s32 q8, q2, q0'],
		# examples of vrhadd.s8 DREG , DREG , DREG
		['\xEF\x06\x81\x00','vrhadd.s8 d8, d6, d0'],
		['\xEF\x41\x21\x00','vrhadd.s8 d18, d1, d0'],
		['\xEF\x02\x01\x00','vrhadd.s8 d0, d2, d0'],
		['\xEF\x00\x01\x29','vrhadd.s8 d0, d0, d25'],
		# examples of vrhadd.s8 QREG , QREG , QREG
		['\xEF\x00\x01\x60','vrhadd.s8 q0, q0, q8'],
		['\xEF\x40\x01\xC0','vrhadd.s8 q8, q8, q0'],
		['\xEF\x00\x21\x42','vrhadd.s8 q1, q0, q1'],
		['\xEF\x00\xA1\xC4','vrhadd.s8 q5, q8, q2'],
		# examples of vrhadd.u16 DREG , DREG , DREG
		['\xFF\x18\x41\x01','vrhadd.u16 d4, d8, d1'],
		['\xFF\x12\x01\x80','vrhadd.u16 d0, d18, d0'],
		['\xFF\x10\x01\xA4','vrhadd.u16 d0, d16, d20'],
		['\xFF\x10\x61\x88','vrhadd.u16 d6, d16, d8'],
		# examples of vrhadd.u16 QREG , QREG , QREG
		['\xFF\x10\x01\x48','vrhadd.u16 q0, q0, q4'],
		['\xFF\x1C\x81\x48','vrhadd.u16 q4, q6, q4'],
		['\xFF\x14\x01\xE0','vrhadd.u16 q0, q10, q8'],
		['\xFF\x54\x01\x40','vrhadd.u16 q8, q2, q0'],
		# examples of vrhadd.u32 DREG , DREG , DREG
		['\xFF\x24\x01\x88','vrhadd.u32 d0, d20, d8'],
		['\xFF\x21\x01\x81','vrhadd.u32 d0, d17, d1'],
		['\xFF\x20\x01\x81','vrhadd.u32 d0, d16, d1'],
		['\xFF\x24\x41\x02','vrhadd.u32 d4, d4, d2'],
		# examples of vrhadd.u32 QREG , QREG , QREG
		['\xFF\x20\x21\x48','vrhadd.u32 q1, q0, q4'],
		['\xFF\x20\x01\x60','vrhadd.u32 q0, q0, q8'],
		['\xFF\x28\x01\x60','vrhadd.u32 q0, q4, q8'],
		['\xFF\x28\xA1\x42','vrhadd.u32 q5, q4, q1'],
		# examples of vrhadd.u8 DREG , DREG , DREG
		['\xFF\x44\x01\x20','vrhadd.u8 d16, d4, d16'],
		['\xFF\x00\x01\x04','vrhadd.u8 d0, d0, d4'],
		['\xFF\x42\x81\x00','vrhadd.u8 d24, d2, d0'],
		['\xFF\x08\x91\x0A','vrhadd.u8 d9, d8, d10'],
		# examples of vrhadd.u8 QREG , QREG , QREG
		['\xFF\x00\x41\x46','vrhadd.u8 q2, q0, q3'],
		['\xFF\x04\x81\x40','vrhadd.u8 q4, q2, q0'],
		['\xFF\x02\xA1\x40','vrhadd.u8 q5, q1, q0'],
		['\xFF\x08\x21\x40','vrhadd.u8 q1, q4, q0'],
		# examples of vrinta.f32 SREG , SREG
		['\xFE\xB8\x1A\x40','vrinta.f32 s2, s0'],
		['\xFE\xB8\x0A\x48','vrinta.f32 s0, s16'],
		['\xFE\xF8\x0A\x6C','vrinta.f32 s1, s25'],
		['\xFE\xB8\x0A\x44','vrinta.f32 s0, s8'],
		# examples of vrinta.f64 DREG , DREG
		['\xFE\xB8\x0B\x40','vrinta.f64 d0, d0'],
		['\xFE\xF8\x0B\x64','vrinta.f64 d16, d20'],
		['\xFE\xB8\xCB\x40','vrinta.f64 d12, d0'],
		['\xFE\xB8\x0B\x48','vrinta.f64 d0, d8'],
		# examples of vrintm.f32 SREG , SREG
		['\xFE\xBB\xCA\x44','vrintm.f32 s24, s8'],
		['\xFE\xBB\x0A\x41','vrintm.f32 s0, s2'],
		['\xFE\xBB\x0A\x43','vrintm.f32 s0, s6'],
		['\xFE\xBB\x1A\x48','vrintm.f32 s2, s16'],
		# examples of vrintm.f64 DREG , DREG
		['\xFE\xFB\xAB\x40','vrintm.f64 d26, d0'],
		['\xFE\xBB\x0B\x41','vrintm.f64 d0, d1'],
		['\xFE\xBB\x0B\x48','vrintm.f64 d0, d8'],
		['\xFE\xBB\x0B\x40','vrintm.f64 d0, d0'],
		# examples of vrintn.f32 SREG , SREG
		['\xFE\xB9\x0A\x41','vrintn.f32 s0, s2'],
		['\xFE\xB9\x4A\x44','vrintn.f32 s8, s8'],
		['\xFE\xB9\x8A\x40','vrintn.f32 s16, s0'],
		['\xFE\xB9\x0A\x62','vrintn.f32 s0, s5'],
		# examples of vrintn.f64 DREG , DREG
		['\xFE\xB9\x9B\x41','vrintn.f64 d9, d1'],
		['\xFE\xB9\x0B\x42','vrintn.f64 d0, d2'],
		['\xFE\xB9\x4B\x60','vrintn.f64 d4, d16'],
		['\xFE\xB9\x1B\x48','vrintn.f64 d1, d8'],
		# examples of vrintp.f32 SREG , SREG
		['\xFE\xBA\x8A\x40','vrintp.f32 s16, s0'],
		['\xFE\xBA\x0A\x42','vrintp.f32 s0, s4'],
		['\xFE\xBA\x1A\x48','vrintp.f32 s2, s16'],
		['\xFE\xBA\x8A\x44','vrintp.f32 s16, s8'],
		# examples of vrintp.f64 DREG , DREG
		['\xFE\xBA\x0B\x40','vrintp.f64 d0, d0'],
		['\xFE\xBA\x1B\x44','vrintp.f64 d1, d4'],
		['\xFE\xFA\x0B\x47','vrintp.f64 d16, d7'],
		['\xFE\xBA\x8B\x42','vrintp.f64 d8, d2'],
		# examples of vrintr.f32 SREG , SREG
		['\xEE\xB6\x8A\x42','vrintr.f32 s16, s4'],
		['\xEE\xB6\x0A\x40','vrintr.f32 s0, s0'],
		['\xEE\xF6\x4A\x40','vrintr.f32 s9, s0'],
		['\xEE\xB6\x3A\x41','vrintr.f32 s6, s2'],
		# examples of vrintr.f64 DREG , DREG
		['\xEE\xB6\x4B\x42','vrintr.f64 d4, d2'],
		['\xEE\xF6\x0B\x62','vrintr.f64 d16, d18'],
		['\xEE\xB6\x0B\x48','vrintr.f64 d0, d8'],
		['\xEE\xB6\x0B\x46','vrintr.f64 d0, d6'],
		# examples of vrintx.f32 SREG , SREG
		['\xEE\xB7\xAA\x42','vrintx.f32 s20, s4'],
		['\xEE\xF7\x0A\x40','vrintx.f32 s1, s0'],
		['\xEE\xB7\x8A\x64','vrintx.f32 s16, s9'],
		['\xEE\xB7\x8A\x42','vrintx.f32 s16, s4'],
		# examples of vrintx.f64 DREG , DREG
		['\xEE\xB7\x4B\x40','vrintx.f64 d4, d0'],
		['\xEE\xF7\x0B\x49','vrintx.f64 d16, d9'],
		['\xEE\xF7\x4B\x60','vrintx.f64 d20, d16'],
		['\xEE\xB7\x8B\x40','vrintx.f64 d8, d0'],
		# examples of vrintz.f32 SREG , SREG
		['\xEE\xB6\x0A\xC0','vrintz.f32 s0, s0'],
		['\xEE\xB6\x8A\xC2','vrintz.f32 s16, s4'],
		['\xEE\xB6\x1A\xC6','vrintz.f32 s2, s12'],
		['\xEE\xF6\x2A\xC0','vrintz.f32 s5, s0'],
		# examples of vrintz.f64 DREG , DREG
		['\xEE\xF6\x1B\xC0','vrintz.f64 d17, d0'],
		['\xEE\xF6\x2B\xC8','vrintz.f64 d18, d8'],
		['\xEE\xB6\x6B\xC2','vrintz.f64 d6, d2'],
		['\xEE\xF6\x0B\xC4','vrintz.f64 d16, d4'],
		# examples of vrshl.s16 DREG , DREG , DREG
		['\xEF\x12\x05\x00','vrshl.s16 d0, d0, d2'],
		['\xEF\x10\x15\x01','vrshl.s16 d1, d1, d0'],
		['\xEF\x50\x15\x00','vrshl.s16 d17, d0, d0'],
		['\xEF\x50\x15\x25','vrshl.s16 d17, d21, d0'],
		# examples of vrshl.s16 QREG , QREG , QREG
		['\xEF\x10\x25\x60','vrshl.s16 q1, q8, q0'],
		['\xEF\x10\x05\x4A','vrshl.s16 q0, q5, q0'],
		['\xEF\x10\x05\x42','vrshl.s16 q0, q1, q0'],
		['\xEF\x10\xA5\x62','vrshl.s16 q5, q9, q0'],
		# examples of vrshl.s32 DREG , DREG , DREG
		['\xEF\x28\x95\x81','vrshl.s32 d9, d1, d24'],
		['\xEF\x20\x05\x80','vrshl.s32 d0, d0, d16'],
		['\xEF\x20\x85\x84','vrshl.s32 d8, d4, d16'],
		['\xEF\x20\x95\x80','vrshl.s32 d9, d0, d16'],
		# examples of vrshl.s32 QREG , QREG , QREG
		['\xEF\x20\x25\x60','vrshl.s32 q1, q8, q0'],
		['\xEF\x20\x45\x42','vrshl.s32 q2, q1, q0'],
		['\xEF\x2C\x05\x40','vrshl.s32 q0, q0, q6'],
		['\xEF\x60\x05\x62','vrshl.s32 q8, q9, q0'],
		# examples of vrshl.s64 DREG , DREG , DREG
		['\xEF\x3C\xC5\x00','vrshl.s64 d12, d0, d12'],
		['\xEF\x72\x05\x02','vrshl.s64 d16, d2, d2'],
		['\xEF\x34\x05\x04','vrshl.s64 d0, d4, d4'],
		['\xEF\x32\x15\x02','vrshl.s64 d1, d2, d2'],
		# examples of vrshl.s64 QREG , QREG , QREG
		['\xEF\x38\x05\x40','vrshl.s64 q0, q0, q4'],
		['\xEF\x30\xC5\xC4','vrshl.s64 q6, q2, q8'],
		['\xEF\x30\xC5\x48','vrshl.s64 q6, q4, q0'],
		['\xEF\x72\x05\x48','vrshl.s64 q8, q4, q1'],
		# examples of vrshl.s8 DREG , DREG , DREG
		['\xEF\x40\x05\x00','vrshl.s8 d16, d0, d0'],
		['\xEF\x41\x85\x00','vrshl.s8 d24, d0, d1'],
		['\xEF\x02\x05\x2A','vrshl.s8 d0, d26, d2'],
		['\xEF\x02\x95\x20','vrshl.s8 d9, d16, d2'],
		# examples of vrshl.s8 QREG , QREG , QREG
		['\xEF\x40\x05\x40','vrshl.s8 q8, q0, q0'],
		['\xEF\x42\x25\x40','vrshl.s8 q9, q0, q1'],
		['\xEF\x00\x45\x4C','vrshl.s8 q2, q6, q0'],
		['\xEF\x00\x05\x40','vrshl.s8 q0, q0, q0'],
		# examples of vrshl.u16 DREG , DREG , DREG
		['\xFF\x18\x05\x00','vrshl.u16 d0, d0, d8'],
		['\xFF\x10\x25\x0C','vrshl.u16 d2, d12, d0'],
		['\xFF\x1E\x65\x08','vrshl.u16 d6, d8, d14'],
		['\xFF\x10\x05\x20','vrshl.u16 d0, d16, d0'],
		# examples of vrshl.u16 QREG , QREG , QREG
		['\xFF\x50\x05\x40','vrshl.u16 q8, q0, q0'],
		['\xFF\x10\x85\x40','vrshl.u16 q4, q0, q0'],
		['\xFF\x54\x05\x44','vrshl.u16 q8, q2, q2'],
		['\xFF\x10\x65\x44','vrshl.u16 q3, q2, q0'],
		# examples of vrshl.u32 DREG , DREG , DREG
		['\xFF\x2E\x15\x00','vrshl.u32 d1, d0, d14'],
		['\xFF\x61\x05\x08','vrshl.u32 d16, d8, d1'],
		['\xFF\x22\x85\x20','vrshl.u32 d8, d16, d2'],
		['\xFF\x25\x05\x00','vrshl.u32 d0, d0, d5'],
		# examples of vrshl.u32 QREG , QREG , QREG
		['\xFF\x24\x45\x44','vrshl.u32 q2, q2, q2'],
		['\xFF\x24\x05\x40','vrshl.u32 q0, q0, q2'],
		['\xFF\x60\x25\x40','vrshl.u32 q9, q0, q0'],
		['\xFF\x60\x45\x40','vrshl.u32 q10, q0, q0'],
		# examples of vrshl.u64 DREG , DREG , DREG
		['\xFF\x31\xE5\x00','vrshl.u64 d14, d0, d1'],
		['\xFF\x34\x25\x80','vrshl.u64 d2, d0, d20'],
		['\xFF\x3A\x85\x00','vrshl.u64 d8, d0, d10'],
		['\xFF\x30\x35\x00','vrshl.u64 d3, d0, d0'],
		# examples of vrshl.u64 QREG , QREG , QREG
		['\xFF\x30\x05\x48','vrshl.u64 q0, q4, q0'],
		['\xFF\x34\x45\x40','vrshl.u64 q2, q0, q2'],
		['\xFF\x74\x05\x40','vrshl.u64 q8, q0, q2'],
		['\xFF\x30\x05\x68','vrshl.u64 q0, q12, q0'],
		# examples of vrshl.u8 DREG , DREG , DREG
		['\xFF\x00\x85\x04','vrshl.u8 d8, d4, d0'],
		['\xFF\x08\x45\x08','vrshl.u8 d4, d8, d8'],
		['\xFF\x04\x15\x00','vrshl.u8 d1, d0, d4'],
		['\xFF\x00\x05\xA0','vrshl.u8 d0, d16, d16'],
		# examples of vrshl.u8 QREG , QREG , QREG
		['\xFF\x00\x85\x40','vrshl.u8 q4, q0, q0'],
		['\xFF\x44\x45\x40','vrshl.u8 q10, q0, q2'],
		['\xFF\x08\x05\x42','vrshl.u8 q0, q1, q4'],
		['\xFF\x02\x85\xE0','vrshl.u8 q4, q8, q9'],
		# examples of vrshr.s16 DREG , DREG , NUM
		['\xEF\x91\x32\x14','vrshr.s16 d3, d4, #0xf'],
		['\xEF\x90\x82\x14','vrshr.s16 d8, d4, #0x10'],
		['\xEF\x90\x02\x10','vrshr.s16 d0, d0, #0x10'],
		['\xEF\xD0\x12\x10','vrshr.s16 d17, d0, #0x10'],
		# examples of vrshr.s16 QREG , QREG , NUM
		['\xEF\x91\x42\x58','vrshr.s16 q2, q4, #0xf'],
		['\xEF\x92\x02\x50','vrshr.s16 q0, q0, #0xe'],
		['\xEF\x90\x02\x5C','vrshr.s16 q0, q6, #0x10'],
		['\xEF\x90\x02\x50','vrshr.s16 q0, q0, #0x10'],
		# examples of vrshr.s32 DREG , DREG , NUM
		['\xEF\xA0\x02\x30','vrshr.s32 d0, d16, #0x20'],
		['\xEF\xB0\x02\x12','vrshr.s32 d0, d2, #0x10'],
		['\xEF\xE8\x22\x10','vrshr.s32 d18, d0, #0x18'],
		['\xEF\xA1\x32\x10','vrshr.s32 d3, d0, #0x1f'],
		# examples of vrshr.s32 QREG , QREG , NUM
		['\xEF\xA0\x42\x70','vrshr.s32 q2, q8, #0x20'],
		['\xEF\xA0\x22\x50','vrshr.s32 q1, q0, #0x20'],
		['\xEF\xB4\x22\x50','vrshr.s32 q1, q0, #0xc'],
		['\xEF\xA0\x82\x52','vrshr.s32 q4, q1, #0x20'],
		# examples of vrshr.s64 DREG , DREG , NUM
		['\xEF\x9C\x42\x92','vrshr.s64 d4, d2, #0x24'],
		['\xEF\x98\x62\x90','vrshr.s64 d6, d0, #0x28'],
		['\xEF\x80\x42\x93','vrshr.s64 d4, d3, #0x40'],
		['\xEF\x81\x02\x98','vrshr.s64 d0, d8, #0x3f'],
		# examples of vrshr.s64 QREG , QREG , NUM
		['\xEF\xC1\x22\xD0','vrshr.s64 q9, q0, #0x3f'],
		['\xEF\xC8\x42\xD2','vrshr.s64 q10, q1, #0x38'],
		['\xEF\xA0\x02\xD0','vrshr.s64 q0, q0, #0x20'],
		['\xEF\xA0\x02\xF0','vrshr.s64 q0, q8, #0x20'],
		# examples of vrshr.s8 DREG , DREG , NUM
		['\xEF\x8A\x22\x11','vrshr.s8 d2, d1, #6'],
		['\xEF\x88\x82\x30','vrshr.s8 d8, d16, #8'],
		['\xEF\x8E\x02\x30','vrshr.s8 d0, d16, #2'],
		['\xEF\x8C\x02\x30','vrshr.s8 d0, d16, #4'],
		# examples of vrshr.s8 QREG , QREG , NUM
		['\xEF\x8C\x22\x50','vrshr.s8 q1, q0, #4'],
		['\xEF\x8C\x62\x54','vrshr.s8 q3, q2, #4'],
		['\xEF\xCC\x02\x52','vrshr.s8 q8, q1, #4'],
		['\xEF\x89\x02\x50','vrshr.s8 q0, q0, #7'],
		# examples of vrshr.u16 DREG , DREG , NUM
		['\xFF\x90\x02\x10','vrshr.u16 d0, d0, #0x10'],
		['\xFF\xD4\x02\x10','vrshr.u16 d16, d0, #0xc'],
		['\xFF\x94\x82\x10','vrshr.u16 d8, d0, #0xc'],
		['\xFF\x90\x42\x3A','vrshr.u16 d4, d26, #0x10'],
		# examples of vrshr.u16 QREG , QREG , NUM
		['\xFF\x99\x02\x50','vrshr.u16 q0, q0, #7'],
		['\xFF\xD0\x42\x50','vrshr.u16 q10, q0, #0x10'],
		['\xFF\xD2\x02\x52','vrshr.u16 q8, q1, #0xe'],
		['\xFF\x92\x02\x72','vrshr.u16 q0, q9, #0xe'],
		# examples of vrshr.u32 DREG , DREG , NUM
		['\xFF\xA4\x02\x14','vrshr.u32 d0, d4, #0x1c'],
		['\xFF\xB0\x82\x10','vrshr.u32 d8, d0, #0x10'],
		['\xFF\xE1\x32\x14','vrshr.u32 d19, d4, #0x1f'],
		['\xFF\xB0\x52\x38','vrshr.u32 d5, d24, #0x10'],
		# examples of vrshr.u32 QREG , QREG , NUM
		['\xFF\xB8\x02\x58','vrshr.u32 q0, q4, #8'],
		['\xFF\xA8\x02\x52','vrshr.u32 q0, q1, #0x18'],
		['\xFF\xA0\x22\x50','vrshr.u32 q1, q0, #0x20'],
		['\xFF\xE4\x82\x50','vrshr.u32 q12, q0, #0x1c'],
		# examples of vrshr.u64 DREG , DREG , NUM
		['\xFF\xE0\x82\xB4','vrshr.u64 d24, d20, #0x20'],
		['\xFF\x80\x02\x92','vrshr.u64 d0, d2, #0x40'],
		['\xFF\x88\x02\x94','vrshr.u64 d0, d4, #0x38'],
		['\xFF\x92\x82\xB1','vrshr.u64 d8, d17, #0x2e'],
		# examples of vrshr.u64 QREG , QREG , NUM
		['\xFF\x98\x02\xD0','vrshr.u64 q0, q0, #0x28'],
		['\xFF\x90\x22\xD0','vrshr.u64 q1, q0, #0x30'],
		['\xFF\x88\x42\xD0','vrshr.u64 q2, q0, #0x38'],
		['\xFF\x82\x82\xDC','vrshr.u64 q4, q6, #0x3e'],
		# examples of vrshr.u8 DREG , DREG , NUM
		['\xFF\x88\x42\x30','vrshr.u8 d4, d16, #8'],
		['\xFF\x8C\x12\x14','vrshr.u8 d1, d4, #4'],
		['\xFF\x88\x82\x18','vrshr.u8 d8, d8, #8'],
		['\xFF\x89\x02\x10','vrshr.u8 d0, d0, #7'],
		# examples of vrshr.u8 QREG , QREG , NUM
		['\xFF\xCA\x02\x50','vrshr.u8 q8, q0, #6'],
		['\xFF\x89\x02\x58','vrshr.u8 q0, q4, #7'],
		['\xFF\x89\x82\x50','vrshr.u8 q4, q0, #7'],
		['\xFF\xC8\x42\x50','vrshr.u8 q10, q0, #8'],
		# examples of vrshrn.i16 DREG , QREG , NUM
		['\xEF\x88\x88\x52','vrshrn.i16 d8, q1, #8'],
		['\xEF\x88\x18\x50','vrshrn.i16 d1, q0, #8'],
		['\xEF\x8C\xC8\x50','vrshrn.i16 d12, q0, #4'],
		['\xEF\xC9\x18\x52','vrshrn.i16 d17, q1, #7'],
		# examples of vrshrn.i32 DREG , QREG , NUM
		['\xEF\x90\x08\x58','vrshrn.i32 d0, q4, #0x10'],
		['\xEF\x91\x18\x56','vrshrn.i32 d1, q3, #0xf'],
		['\xEF\x91\x48\x50','vrshrn.i32 d4, q0, #0xf'],
		['\xEF\x90\x58\x74','vrshrn.i32 d5, q10, #0x10'],
		# examples of vrshrn.i64 DREG , QREG , NUM
		['\xEF\xA5\x48\x54','vrshrn.i64 d4, q2, #0x1b'],
		['\xEF\xA0\x08\x56','vrshrn.i64 d0, q3, #0x20'],
		['\xEF\xA3\x28\x50','vrshrn.i64 d2, q0, #0x1d'],
		['\xEF\xA0\x08\x50','vrshrn.i64 d0, q0, #0x20'],
		# examples of vrsqrte.f32 DREG , DREG
		['\xFF\xBB\x85\x8C','vrsqrte.f32 d8, d12'],
		['\xFF\xBB\x05\x80','vrsqrte.f32 d0, d0'],
		['\xFF\xBB\x85\x85','vrsqrte.f32 d8, d5'],
		['\xFF\xBB\x15\x80','vrsqrte.f32 d1, d0'],
		# examples of vrsqrte.f32 QREG , QREG
		['\xFF\xFB\x05\xC0','vrsqrte.f32 q8, q0'],
		['\xFF\xBB\x05\xC0','vrsqrte.f32 q0, q0'],
		['\xFF\xBB\x05\xE8','vrsqrte.f32 q0, q12'],
		['\xFF\xBB\x05\xC2','vrsqrte.f32 q0, q1'],
		# examples of vrsqrte.u32 DREG , DREG
		['\xFF\xBB\x84\x81','vrsqrte.u32 d8, d1'],
		['\xFF\xBB\x44\xA1','vrsqrte.u32 d4, d17'],
		['\xFF\xBB\x14\xA4','vrsqrte.u32 d1, d20'],
		['\xFF\xBB\x04\x82','vrsqrte.u32 d0, d2'],
		# examples of vrsqrte.u32 QREG , QREG
		['\xFF\xFB\x84\xC0','vrsqrte.u32 q12, q0'],
		['\xFF\xBB\x04\xE2','vrsqrte.u32 q0, q9'],
		['\xFF\xBB\x04\xC0','vrsqrte.u32 q0, q0'],
		['\xFF\xBB\x84\xC0','vrsqrte.u32 q4, q0'],
		# examples of vrsqrts.f32 DREG , DREG , DREG
		['\xEF\x20\x0F\x32','vrsqrts.f32 d0, d0, d18'],
		['\xEF\x24\x1F\x30','vrsqrts.f32 d1, d4, d16'],
		['\xEF\x2C\x8F\x11','vrsqrts.f32 d8, d12, d1'],
		['\xEF\x28\x0F\x10','vrsqrts.f32 d0, d8, d0'],
		# examples of vrsqrts.f32 QREG , QREG , QREG
		['\xEF\x20\x0F\x74','vrsqrts.f32 q0, q0, q10'],
		['\xEF\x6C\x0F\x50','vrsqrts.f32 q8, q6, q0'],
		['\xEF\x20\x8F\x50','vrsqrts.f32 q4, q0, q0'],
		['\xEF\x20\x4F\xD0','vrsqrts.f32 q2, q8, q0'],
		# examples of vrsra.s16 DREG , DREG , NUM
		['\xEF\x91\x03\x11','vrsra.s16 d0, d1, #0xf'],
		['\xEF\x92\x03\x3A','vrsra.s16 d0, d26, #0xe'],
		['\xEF\x92\x03\x18','vrsra.s16 d0, d8, #0xe'],
		['\xEF\x94\x03\x12','vrsra.s16 d0, d2, #0xc'],
		# examples of vrsra.s16 QREG , QREG , NUM
		['\xEF\x90\x43\x54','vrsra.s16 q2, q2, #0x10'],
		['\xEF\xD3\x03\x56','vrsra.s16 q8, q3, #0xd'],
		['\xEF\x91\xA3\x50','vrsra.s16 q5, q0, #0xf'],
		['\xEF\x90\x43\x50','vrsra.s16 q2, q0, #0x10'],
		# examples of vrsra.s32 DREG , DREG , NUM
		['\xEF\xB3\x23\x10','vrsra.s32 d2, d0, #0xd'],
		['\xEF\xA3\x83\x10','vrsra.s32 d8, d0, #0x1d'],
		['\xEF\xA0\x03\x1B','vrsra.s32 d0, d11, #0x20'],
		['\xEF\xB0\x13\x10','vrsra.s32 d1, d0, #0x10'],
		# examples of vrsra.s32 QREG , QREG , NUM
		['\xEF\xA4\xA3\x50','vrsra.s32 q5, q0, #0x1c'],
		['\xEF\xA8\x23\x50','vrsra.s32 q1, q0, #0x18'],
		['\xEF\xE3\x03\x50','vrsra.s32 q8, q0, #0x1d'],
		['\xEF\xA0\x03\x74','vrsra.s32 q0, q10, #0x20'],
		# examples of vrsra.s64 DREG , DREG , NUM
		['\xEF\x81\x63\x90','vrsra.s64 d6, d0, #0x3f'],
		['\xEF\x8C\x03\x90','vrsra.s64 d0, d0, #0x34'],
		['\xEF\xA0\x43\x90','vrsra.s64 d4, d0, #0x20'],
		['\xEF\x90\x03\x98','vrsra.s64 d0, d8, #0x30'],
		# examples of vrsra.s64 QREG , QREG , NUM
		['\xEF\x84\x03\xD2','vrsra.s64 q0, q1, #0x3c'],
		['\xEF\x82\x83\xF0','vrsra.s64 q4, q8, #0x3e'],
		['\xEF\xF2\x03\xD8','vrsra.s64 q8, q4, #0xe'],
		['\xEF\x93\x23\xF0','vrsra.s64 q1, q8, #0x2d'],
		# examples of vrsra.s8 DREG , DREG , NUM
		['\xEF\x89\x23\x10','vrsra.s8 d2, d0, #7'],
		['\xEF\x8C\x03\x14','vrsra.s8 d0, d4, #4'],
		['\xEF\xCA\x83\x10','vrsra.s8 d24, d0, #6'],
		['\xEF\x8E\x03\x10','vrsra.s8 d0, d0, #2'],
		# examples of vrsra.s8 QREG , QREG , NUM
		['\xEF\xC8\x03\x50','vrsra.s8 q8, q0, #8'],
		['\xEF\x88\x03\x70','vrsra.s8 q0, q8, #8'],
		['\xEF\x8C\x03\x50','vrsra.s8 q0, q0, #4'],
		['\xEF\xC8\x83\x58','vrsra.s8 q12, q4, #8'],
		# examples of vrsra.u16 DREG , DREG , NUM
		['\xFF\x90\x03\x11','vrsra.u16 d0, d1, #0x10'],
		['\xFF\x91\x03\x30','vrsra.u16 d0, d16, #0xf'],
		['\xFF\x90\x03\x12','vrsra.u16 d0, d2, #0x10'],
		['\xFF\x90\x43\x10','vrsra.u16 d4, d0, #0x10'],
		# examples of vrsra.u16 QREG , QREG , NUM
		['\xFF\x90\x03\x58','vrsra.u16 q0, q4, #0x10'],
		['\xFF\x90\x03\x52','vrsra.u16 q0, q1, #0x10'],
		['\xFF\x90\x83\x50','vrsra.u16 q4, q0, #0x10'],
		['\xFF\x90\x43\x52','vrsra.u16 q2, q1, #0x10'],
		# examples of vrsra.u32 DREG , DREG , NUM
		['\xFF\xA2\x13\x11','vrsra.u32 d1, d1, #0x1e'],
		['\xFF\xA0\x23\x10','vrsra.u32 d2, d0, #0x20'],
		['\xFF\xA5\x53\x18','vrsra.u32 d5, d8, #0x1b'],
		['\xFF\xA4\x03\x19','vrsra.u32 d0, d9, #0x1c'],
		# examples of vrsra.u32 QREG , QREG , NUM
		['\xFF\xA0\x63\x50','vrsra.u32 q3, q0, #0x20'],
		['\xFF\xA0\x03\x50','vrsra.u32 q0, q0, #0x20'],
		['\xFF\xA9\x63\x70','vrsra.u32 q3, q8, #0x17'],
		['\xFF\xA3\x03\x50','vrsra.u32 q0, q0, #0x1d'],
		# examples of vrsra.u64 DREG , DREG , NUM
		['\xFF\x82\x03\x98','vrsra.u64 d0, d8, #0x3e'],
		['\xFF\xC0\x43\x9A','vrsra.u64 d20, d10, #0x40'],
		['\xFF\x8A\x03\x90','vrsra.u64 d0, d0, #0x36'],
		['\xFF\x80\x43\x90','vrsra.u64 d4, d0, #0x40'],
		# examples of vrsra.u64 QREG , QREG , NUM
		['\xFF\xA3\x03\xD4','vrsra.u64 q0, q2, #0x1d'],
		['\xFF\xC2\x63\xF0','vrsra.u64 q11, q8, #0x3e'],
		['\xFF\xA1\x83\xD2','vrsra.u64 q4, q1, #0x1f'],
		['\xFF\x88\x43\xD0','vrsra.u64 q2, q0, #0x38'],
		# examples of vrsra.u8 DREG , DREG , NUM
		['\xFF\x88\x13\x18','vrsra.u8 d1, d8, #8'],
		['\xFF\x89\x03\x35','vrsra.u8 d0, d21, #7'],
		['\xFF\x8A\x03\x10','vrsra.u8 d0, d0, #6'],
		['\xFF\x8B\x03\x18','vrsra.u8 d0, d8, #5'],
		# examples of vrsra.u8 QREG , QREG , NUM
		['\xFF\x88\x43\x50','vrsra.u8 q2, q0, #8'],
		['\xFF\x8E\x03\x54','vrsra.u8 q0, q2, #2'],
		['\xFF\xC8\xA3\x50','vrsra.u8 q13, q0, #8'],
		['\xFF\xCA\x03\x52','vrsra.u8 q8, q1, #6'],
		# examples of vrsubhn.i16 DREG , QREG , QREG
		['\xFF\x88\x96\x00','vrsubhn.i16 d9, q4, q0'],
		['\xFF\xC8\x06\x00','vrsubhn.i16 d16, q4, q0'],
		['\xFF\x80\x26\x0A','vrsubhn.i16 d2, q0, q5'],
		['\xFF\x80\x06\x00','vrsubhn.i16 d0, q0, q0'],
		# examples of vrsubhn.i32 DREG , QREG , QREG
		['\xFF\x90\x46\x80','vrsubhn.i32 d4, q8, q0'],
		['\xFF\x98\x86\x00','vrsubhn.i32 d8, q4, q0'],
		['\xFF\x98\x06\x00','vrsubhn.i32 d0, q4, q0'],
		['\xFF\xD8\x56\x04','vrsubhn.i32 d21, q4, q2'],
		# examples of vrsubhn.i64 DREG , QREG , QREG
		['\xFF\xA2\x06\x84','vrsubhn.i64 d0, q9, q2'],
		['\xFF\xA2\x06\x88','vrsubhn.i64 d0, q9, q4'],
		['\xFF\xA6\x06\x00','vrsubhn.i64 d0, q3, q0'],
		['\xFF\xE0\x06\x0C','vrsubhn.i64 d16, q0, q6'],
		# examples of vseleq.f32 SREG , SREG , SREG
		['\xFE\x02\xAA\x84','vseleq.f32 s20, s5, s8'],
		['\xFE\x02\x0A\xA0','vseleq.f32 s0, s5, s1'],
		['\xFE\x01\x0A\x0C','vseleq.f32 s0, s2, s24'],
		['\xFE\x06\x0A\x80','vseleq.f32 s0, s13, s0'],
		# examples of vseleq.f64 DREG , DREG , DREG
		['\xFE\x08\x1B\x00','vseleq.f64 d1, d8, d0'],
		['\xFE\x00\x8B\x00','vseleq.f64 d8, d0, d0'],
		['\xFE\x00\x0B\x02','vseleq.f64 d0, d0, d2'],
		['\xFE\x01\x0B\x00','vseleq.f64 d0, d1, d0'],
		# examples of vselge.f32 SREG , SREG , SREG
		['\xFE\x21\x4A\x00','vselge.f32 s8, s2, s0'],
		['\xFE\x20\x2A\x05','vselge.f32 s4, s0, s10'],
		['\xFE\x20\x5A\x04','vselge.f32 s10, s0, s8'],
		['\xFE\x64\x3A\x00','vselge.f32 s7, s8, s0'],
		# examples of vselge.f64 DREG , DREG , DREG
		['\xFE\x22\x0B\x00','vselge.f64 d0, d2, d0'],
		['\xFE\x28\x4B\x84','vselge.f64 d4, d24, d4'],
		['\xFE\x20\x0B\x20','vselge.f64 d0, d0, d16'],
		['\xFE\x2A\x8B\x08','vselge.f64 d8, d10, d8'],
		# examples of vselgt.f32 SREG , SREG , SREG
		['\xFE\x3C\x0A\x04','vselgt.f32 s0, s24, s8'],
		['\xFE\x3C\x0A\x02','vselgt.f32 s0, s24, s4'],
		['\xFE\x30\x0A\x0C','vselgt.f32 s0, s0, s24'],
		['\xFE\x33\x0A\x03','vselgt.f32 s0, s6, s6'],
		# examples of vselgt.f64 DREG , DREG , DREG
		['\xFE\x70\x0B\x08','vselgt.f64 d16, d0, d8'],
		['\xFE\x30\x2B\x80','vselgt.f64 d2, d16, d0'],
		['\xFE\x38\x0B\x05','vselgt.f64 d0, d8, d5'],
		['\xFE\x31\x0B\x04','vselgt.f64 d0, d1, d4'],
		# examples of vselvs.f32 SREG , SREG , SREG
		['\xFE\x11\x5A\x00','vselvs.f32 s10, s2, s0'],
		['\xFE\x14\xCA\x20','vselvs.f32 s24, s8, s1'],
		['\xFE\x18\x2A\x22','vselvs.f32 s4, s16, s5'],
		['\xFE\x14\x4A\x04','vselvs.f32 s8, s8, s8'],
		# examples of vselvs.f64 DREG , DREG , DREG
		['\xFE\x11\x8B\x20','vselvs.f64 d8, d1, d16'],
		['\xFE\x14\x1B\x20','vselvs.f64 d1, d4, d16'],
		['\xFE\x12\x0B\x00','vselvs.f64 d0, d2, d0'],
		['\xFE\x51\x4B\x02','vselvs.f64 d20, d1, d2'],
		# examples of vshl.i16 DREG , DREG , NUM
		['\xEF\xD1\x05\x10','vshl.i16 d16, d0, #1'],
		['\xEF\x92\x05\x18','vshl.i16 d0, d8, #2'],
		['\xEF\x90\x05\x14','vshl.i16 d0, d4, #0'],
		['\xEF\x94\x45\x30','vshl.i16 d4, d16, #4'],
		# examples of vshl.i16 QREG , QREG , NUM
		['\xEF\xD0\x05\x56','vshl.i16 q8, q3, #0'],
		['\xEF\x90\x05\x70','vshl.i16 q0, q8, #0'],
		['\xEF\x90\x05\x50','vshl.i16 q0, q0, #0'],
		['\xEF\x90\x25\x78','vshl.i16 q1, q12, #0'],
		# examples of vshl.i32 DREG , DREG , NUM
		['\xEF\xA0\x45\x10','vshl.i32 d4, d0, #0'],
		['\xEF\xA0\x05\x10','vshl.i32 d0, d0, #0'],
		['\xEF\xB0\x85\x14','vshl.i32 d8, d4, #0x10'],
		['\xEF\xA0\x05\x18','vshl.i32 d0, d8, #0'],
		# examples of vshl.i32 QREG , QREG , NUM
		['\xEF\xB0\x85\x52','vshl.i32 q4, q1, #0x10'],
		['\xEF\xA2\x05\x52','vshl.i32 q0, q1, #2'],
		['\xEF\xA9\x05\x50','vshl.i32 q0, q0, #9'],
		['\xEF\xB0\x45\x70','vshl.i32 q2, q8, #0x10'],
		# examples of vshl.i64 DREG , DREG , NUM
		['\xEF\x86\xA5\xB0','vshl.i64 d10, d16, #6'],
		['\xEF\x80\x05\x9C','vshl.i64 d0, d12, #0'],
		['\xEF\xD2\x15\x91','vshl.i64 d17, d1, #0x12'],
		['\xEF\xA2\x15\x98','vshl.i64 d1, d8, #0x22'],
		# examples of vshl.i64 QREG , QREG , NUM
		['\xEF\xA4\x05\xD8','vshl.i64 q0, q4, #0x24'],
		['\xEF\xA0\x05\xD0','vshl.i64 q0, q0, #0x20'],
		['\xEF\x82\x05\xD8','vshl.i64 q0, q4, #2'],
		['\xEF\xC0\x25\xD0','vshl.i64 q9, q0, #0'],
		# examples of vshl.i8 DREG , DREG , NUM
		['\xEF\x8A\x25\x15','vshl.i8 d2, d5, #2'],
		['\xEF\x88\x15\x14','vshl.i8 d1, d4, #0'],
		['\xEF\xCC\xA5\x10','vshl.i8 d26, d0, #4'],
		['\xEF\x88\x05\x11','vshl.i8 d0, d1, #0'],
		# examples of vshl.i8 QREG , QREG , NUM
		['\xEF\x88\x05\x50','vshl.i8 q0, q0, #0'],
		['\xEF\x88\x05\x70','vshl.i8 q0, q8, #0'],
		['\xEF\x88\x05\x52','vshl.i8 q0, q1, #0'],
		['\xEF\x88\x05\x5A','vshl.i8 q0, q5, #0'],
		# examples of vshl.s16 DREG , DREG , DREG
		['\xEF\x10\x64\x20','vshl.s16 d6, d16, d0'],
		['\xEF\x16\x04\x22','vshl.s16 d0, d18, d6'],
		['\xEF\x10\x34\x00','vshl.s16 d3, d0, d0'],
		['\xEF\x18\x04\x82','vshl.s16 d0, d2, d24'],
		# examples of vshl.s16 QREG , QREG , QREG
		['\xEF\x5C\x04\x40','vshl.s16 q8, q0, q6'],
		['\xEF\x10\x24\x4A','vshl.s16 q1, q5, q0'],
		['\xEF\x10\x84\xE0','vshl.s16 q4, q8, q8'],
		['\xEF\x14\x04\x42','vshl.s16 q0, q1, q2'],
		# examples of vshl.s32 DREG , DREG , DREG
		['\xEF\x20\x64\x00','vshl.s32 d6, d0, d0'],
		['\xEF\x20\x44\x04','vshl.s32 d4, d4, d0'],
		['\xEF\x22\x04\x05','vshl.s32 d0, d5, d2'],
		['\xEF\x20\x34\x0C','vshl.s32 d3, d12, d0'],
		# examples of vshl.s32 QREG , QREG , QREG
		['\xEF\x20\x44\x40','vshl.s32 q2, q0, q0'],
		['\xEF\x28\x44\x62','vshl.s32 q2, q9, q4'],
		['\xEF\x26\x24\x60','vshl.s32 q1, q8, q3'],
		['\xEF\x20\x84\xC8','vshl.s32 q4, q4, q8'],
		# examples of vshl.s64 DREG , DREG , DREG
		['\xEF\x30\x04\x08','vshl.s64 d0, d8, d0'],
		['\xEF\x30\x04\x84','vshl.s64 d0, d4, d16'],
		['\xEF\x31\x04\x08','vshl.s64 d0, d8, d1'],
		['\xEF\x38\x24\xA0','vshl.s64 d2, d16, d24'],
		# examples of vshl.s64 QREG , QREG , QREG
		['\xEF\x30\x04\x40','vshl.s64 q0, q0, q0'],
		['\xEF\x30\x04\xC4','vshl.s64 q0, q2, q8'],
		['\xEF\x34\x04\x60','vshl.s64 q0, q8, q2'],
		['\xEF\x30\x04\x4A','vshl.s64 q0, q5, q0'],
		# examples of vshl.s8 DREG , DREG , DREG
		['\xEF\x00\x14\x84','vshl.s8 d1, d4, d16'],
		['\xEF\x02\x04\x01','vshl.s8 d0, d1, d2'],
		['\xEF\x40\x04\x00','vshl.s8 d16, d0, d0'],
		['\xEF\x09\x44\x20','vshl.s8 d4, d16, d9'],
		# examples of vshl.s8 QREG , QREG , QREG
		['\xEF\x02\x84\x42','vshl.s8 q4, q1, q1'],
		['\xEF\x0C\x44\x48','vshl.s8 q2, q4, q6'],
		['\xEF\x04\x04\x60','vshl.s8 q0, q8, q2'],
		['\xEF\x00\x24\x40','vshl.s8 q1, q0, q0'],
		# examples of vshl.u16 DREG , DREG , DREG
		['\xFF\x15\x04\x00','vshl.u16 d0, d0, d5'],
		['\xFF\x14\x44\x05','vshl.u16 d4, d5, d4'],
		['\xFF\x10\x84\x00','vshl.u16 d8, d0, d0'],
		['\xFF\x10\x14\x80','vshl.u16 d1, d0, d16'],
		# examples of vshl.u16 QREG , QREG , QREG
		['\xFF\x10\xA4\x4C','vshl.u16 q5, q6, q0'],
		['\xFF\x12\x04\x42','vshl.u16 q0, q1, q1'],
		['\xFF\x14\x24\x62','vshl.u16 q1, q9, q2'],
		['\xFF\x10\x04\xC0','vshl.u16 q0, q0, q8'],
		# examples of vshl.u32 DREG , DREG , DREG
		['\xFF\x28\x84\x20','vshl.u32 d8, d16, d8'],
		['\xFF\x28\x04\x0A','vshl.u32 d0, d10, d8'],
		['\xFF\x29\x04\x22','vshl.u32 d0, d18, d9'],
		['\xFF\x24\x04\xA0','vshl.u32 d0, d16, d20'],
		# examples of vshl.u32 QREG , QREG , QREG
		['\xFF\x24\x24\x40','vshl.u32 q1, q0, q2'],
		['\xFF\x20\x04\x40','vshl.u32 q0, q0, q0'],
		['\xFF\x22\x04\x42','vshl.u32 q0, q1, q1'],
		['\xFF\x20\x04\x60','vshl.u32 q0, q8, q0'],
		# examples of vshl.u64 DREG , DREG , DREG
		['\xFF\x34\x64\x01','vshl.u64 d6, d1, d4'],
		['\xFF\x30\x84\x04','vshl.u64 d8, d4, d0'],
		['\xFF\x38\x24\x20','vshl.u64 d2, d16, d8'],
		['\xFF\x3B\xA4\x00','vshl.u64 d10, d0, d11'],
		# examples of vshl.u64 QREG , QREG , QREG
		['\xFF\x30\x24\x40','vshl.u64 q1, q0, q0'],
		['\xFF\x38\xA4\x40','vshl.u64 q5, q0, q4'],
		['\xFF\x30\x04\x42','vshl.u64 q0, q1, q0'],
		['\xFF\x70\x64\x44','vshl.u64 q11, q2, q0'],
		# examples of vshl.u8 DREG , DREG , DREG
		['\xFF\x02\x04\x02','vshl.u8 d0, d2, d2'],
		['\xFF\x02\x84\x20','vshl.u8 d8, d16, d2'],
		['\xFF\x41\x04\x20','vshl.u8 d16, d16, d1'],
		['\xFF\x48\x34\x01','vshl.u8 d19, d1, d8'],
		# examples of vshl.u8 QREG , QREG , QREG
		['\xFF\x08\x44\x40','vshl.u8 q2, q0, q4'],
		['\xFF\x00\x44\xC8','vshl.u8 q2, q4, q8'],
		['\xFF\x02\x04\xC4','vshl.u8 q0, q2, q9'],
		['\xFF\x00\x04\xCC','vshl.u8 q0, q6, q8'],
		# examples of vshll.i16 QREG , DREG , NUM
		['\xFF\xB6\x03\x20','vshll.i16 q0, d16, #0x10'],
		['\xFF\xB6\x03\x21','vshll.i16 q0, d17, #0x10'],
		['\xFF\xB6\x03\x02','vshll.i16 q0, d2, #0x10'],
		['\xFF\xF6\x03\x00','vshll.i16 q8, d0, #0x10'],
		# examples of vshll.i32 QREG , DREG , NUM
		['\xFF\xBA\x43\x21','vshll.i32 q2, d17, #0x20'],
		['\xFF\xBA\x83\x06','vshll.i32 q4, d6, #0x20'],
		['\xFF\xBA\x83\x01','vshll.i32 q4, d1, #0x20'],
		['\xFF\xBA\x83\x08','vshll.i32 q4, d8, #0x20'],
		# examples of vshll.i8 QREG , DREG , NUM
		['\xFF\xB2\x03\x01','vshll.i8 q0, d1, #8'],
		['\xFF\xB2\x83\x00','vshll.i8 q4, d0, #8'],
		['\xFF\xB2\x03\x02','vshll.i8 q0, d2, #8'],
		['\xFF\xB2\x03\x09','vshll.i8 q0, d9, #8'],
		# examples of vshll.s16 QREG , DREG , NUM
		['\xEF\x91\xCA\x12','vshll.s16 q6, d2, #1'],
		['\xEF\x9B\xCA\x10','vshll.s16 q6, d0, #0xb'],
		['\xEF\x95\x2A\x30','vshll.s16 q1, d16, #5'],
		['\xEF\x92\x0A\x30','vshll.s16 q0, d16, #2'],
		# examples of vshll.s32 QREG , DREG , NUM
		['\xEF\xE1\x0A\x14','vshll.s32 q8, d4, #1'],
		['\xEF\xBD\x0A\x14','vshll.s32 q0, d4, #0x1d'],
		['\xEF\xA1\x8A\x31','vshll.s32 q4, d17, #1'],
		['\xEF\xA1\x0A\x34','vshll.s32 q0, d20, #1'],
		# examples of vshll.s8 QREG , DREG , NUM
		['\xEF\x89\x2A\x32','vshll.s8 q1, d18, #1'],
		['\xEF\xC9\x4A\x11','vshll.s8 q10, d1, #1'],
		['\xEF\x89\x0A\x13','vshll.s8 q0, d3, #1'],
		['\xEF\xC9\x0A\x18','vshll.s8 q8, d8, #1'],
		# examples of vshll.u16 QREG , DREG , NUM
		['\xFF\x91\x8A\x14','vshll.u16 q4, d4, #1'],
		['\xFF\x91\x6A\x10','vshll.u16 q3, d0, #1'],
		['\xFF\x91\x2A\x34','vshll.u16 q1, d20, #1'],
		['\xFF\x99\x2A\x10','vshll.u16 q1, d0, #9'],
		# examples of vshll.u32 QREG , DREG , NUM
		['\xFF\xA2\x4A\x30','vshll.u32 q2, d16, #2'],
		['\xFF\xA1\x0A\x34','vshll.u32 q0, d20, #1'],
		['\xFF\xA1\x8A\x10','vshll.u32 q4, d0, #1'],
		['\xFF\xB1\x0A\x18','vshll.u32 q0, d8, #0x11'],
		# examples of vshll.u8 QREG , DREG , NUM
		['\xFF\x89\x0A\x10','vshll.u8 q0, d0, #1'],
		['\xFF\x89\x2A\x14','vshll.u8 q1, d4, #1'],
		['\xFF\x89\xAA\x10','vshll.u8 q5, d0, #1'],
		['\xFF\x8D\x0A\x12','vshll.u8 q0, d2, #5'],
		# examples of vshr.s16 DREG , DREG , NUM
		['\xEF\xD1\x00\x1C','vshr.s16 d16, d12, #0xf'],
		['\xEF\xD0\x00\x10','vshr.s16 d16, d0, #0x10'],
		['\xEF\x90\x20\x32','vshr.s16 d2, d18, #0x10'],
		['\xEF\x92\xC0\x10','vshr.s16 d12, d0, #0xe'],
		# examples of vshr.s16 QREG , QREG , NUM
		['\xEF\x90\x00\x5C','vshr.s16 q0, q6, #0x10'],
		['\xEF\x92\x00\x50','vshr.s16 q0, q0, #0xe'],
		['\xEF\x94\x40\x58','vshr.s16 q2, q4, #0xc'],
		['\xEF\xD1\x80\x50','vshr.s16 q12, q0, #0xf'],
		# examples of vshr.s32 DREG , DREG , NUM
		['\xEF\xB0\x90\x15','vshr.s32 d9, d5, #0x10'],
		['\xEF\xA0\x40\x18','vshr.s32 d4, d8, #0x20'],
		['\xEF\xA0\x00\x11','vshr.s32 d0, d1, #0x20'],
		['\xEF\xB0\x20\x30','vshr.s32 d2, d16, #0x10'],
		# examples of vshr.s32 QREG , QREG , NUM
		['\xEF\xA2\x20\x58','vshr.s32 q1, q4, #0x1e'],
		['\xEF\xA8\x40\x52','vshr.s32 q2, q1, #0x18'],
		['\xEF\xA1\x00\x50','vshr.s32 q0, q0, #0x1f'],
		['\xEF\xA0\x00\x70','vshr.s32 q0, q8, #0x20'],
		# examples of vshr.s64 DREG , DREG , NUM
		['\xEF\x90\x20\x98','vshr.s64 d2, d8, #0x30'],
		['\xEF\xC4\x00\x90','vshr.s64 d16, d0, #0x3c'],
		['\xEF\xC0\x40\x99','vshr.s64 d20, d9, #0x40'],
		['\xEF\x80\x10\x94','vshr.s64 d1, d4, #0x40'],
		# examples of vshr.s64 QREG , QREG , NUM
		['\xEF\x98\x80\xF0','vshr.s64 q4, q8, #0x28'],
		['\xEF\x8A\x80\xD2','vshr.s64 q4, q1, #0x36'],
		['\xEF\xE0\x00\xD0','vshr.s64 q8, q0, #0x20'],
		['\xEF\x90\x00\xD4','vshr.s64 q0, q2, #0x30'],
		# examples of vshr.s8 DREG , DREG , NUM
		['\xEF\x88\x20\x10','vshr.s8 d2, d0, #8'],
		['\xEF\x88\x80\x10','vshr.s8 d8, d0, #8'],
		['\xEF\x88\xA0\x18','vshr.s8 d10, d8, #8'],
		['\xEF\xCA\x10\x19','vshr.s8 d17, d9, #6'],
		# examples of vshr.s8 QREG , QREG , NUM
		['\xEF\x8D\x00\x58','vshr.s8 q0, q4, #3'],
		['\xEF\x8A\x80\x52','vshr.s8 q4, q1, #6'],
		['\xEF\x89\x00\x72','vshr.s8 q0, q9, #7'],
		['\xEF\x8C\x00\x5E','vshr.s8 q0, q7, #4'],
		# examples of vshr.u16 DREG , DREG , NUM
		['\xFF\x90\x50\x1D','vshr.u16 d5, d13, #0x10'],
		['\xFF\x98\x00\x38','vshr.u16 d0, d24, #8'],
		['\xFF\x94\x20\x10','vshr.u16 d2, d0, #0xc'],
		['\xFF\xD0\x00\x11','vshr.u16 d16, d1, #0x10'],
		# examples of vshr.u16 QREG , QREG , NUM
		['\xFF\xD0\x00\x5C','vshr.u16 q8, q6, #0x10'],
		['\xFF\x95\x00\x5C','vshr.u16 q0, q6, #0xb'],
		['\xFF\xD8\xA0\x70','vshr.u16 q13, q8, #8'],
		['\xFF\xD0\x00\x52','vshr.u16 q8, q1, #0x10'],
		# examples of vshr.u32 DREG , DREG , NUM
		['\xFF\xA2\x10\x12','vshr.u32 d1, d2, #0x1e'],
		['\xFF\xA8\x00\x10','vshr.u32 d0, d0, #0x18'],
		['\xFF\xE1\x50\x11','vshr.u32 d21, d1, #0x1f'],
		['\xFF\xE0\x80\x33','vshr.u32 d24, d19, #0x20'],
		# examples of vshr.u32 QREG , QREG , NUM
		['\xFF\xA2\x00\x70','vshr.u32 q0, q8, #0x1e'],
		['\xFF\xA2\x20\x50','vshr.u32 q1, q0, #0x1e'],
		['\xFF\xA0\x00\x54','vshr.u32 q0, q2, #0x20'],
		['\xFF\xA0\x60\x50','vshr.u32 q3, q0, #0x20'],
		# examples of vshr.u64 DREG , DREG , NUM
		['\xFF\xA1\x00\x94','vshr.u64 d0, d4, #0x1f'],
		['\xFF\x90\x20\x90','vshr.u64 d2, d0, #0x30'],
		['\xFF\x82\x10\x90','vshr.u64 d1, d0, #0x3e'],
		['\xFF\x81\x00\x92','vshr.u64 d0, d2, #0x3f'],
		# examples of vshr.u64 QREG , QREG , NUM
		['\xFF\x88\x40\xD0','vshr.u64 q2, q0, #0x38'],
		['\xFF\x84\x60\xD4','vshr.u64 q3, q2, #0x3c'],
		['\xFF\x81\x40\xD4','vshr.u64 q2, q2, #0x3f'],
		['\xFF\xC0\x00\xF8','vshr.u64 q8, q12, #0x40'],
		# examples of vshr.u8 DREG , DREG , NUM
		['\xFF\xC8\xC0\x10','vshr.u8 d28, d0, #8'],
		['\xFF\x88\x10\x14','vshr.u8 d1, d4, #8'],
		['\xFF\x88\x50\x12','vshr.u8 d5, d2, #8'],
		['\xFF\x8C\x10\x14','vshr.u8 d1, d4, #4'],
		# examples of vshr.u8 QREG , QREG , NUM
		['\xFF\x88\x20\x50','vshr.u8 q1, q0, #8'],
		['\xFF\x88\x40\x50','vshr.u8 q2, q0, #8'],
		['\xFF\x89\x40\x50','vshr.u8 q2, q0, #7'],
		['\xFF\xCA\x00\x58','vshr.u8 q8, q4, #6'],
		# examples of vshrn.i16 DREG , QREG , NUM
		['\xEF\x8A\x88\x38','vshrn.i16 d8, q12, #6'],
		['\xEF\x8C\x28\x10','vshrn.i16 d2, q0, #4'],
		['\xEF\x88\x08\x16','vshrn.i16 d0, q3, #8'],
		['\xEF\x8A\x48\x10','vshrn.i16 d4, q0, #6'],
		# examples of vshrn.i32 DREG , QREG , NUM
		['\xEF\x91\x18\x30','vshrn.i32 d1, q8, #0xf'],
		['\xEF\x90\x98\x18','vshrn.i32 d9, q4, #0x10'],
		['\xEF\xD0\x28\x10','vshrn.i32 d18, q0, #0x10'],
		['\xEF\x90\x58\x10','vshrn.i32 d5, q0, #0x10'],
		# examples of vshrn.i64 DREG , QREG , NUM
		['\xEF\xF0\x08\x10','vshrn.i64 d16, q0, #0x10'],
		['\xEF\xE0\x08\x10','vshrn.i64 d16, q0, #0x20'],
		['\xEF\xB8\x08\x30','vshrn.i64 d0, q8, #8'],
		['\xEF\xE0\x08\x32','vshrn.i64 d16, q9, #0x20'],
		# examples of vsli.16 DREG , DREG , NUM
		['\xFF\x90\x15\x11','vsli.16 d1, d1, #0'],
		['\xFF\x98\x85\x10','vsli.16 d8, d0, #8'],
		['\xFF\x99\x05\x1C','vsli.16 d0, d12, #9'],
		['\xFF\x90\x05\x10','vsli.16 d0, d0, #0'],
		# examples of vsli.16 QREG , QREG , NUM
		['\xFF\x90\x05\x50','vsli.16 q0, q0, #0'],
		['\xFF\x94\x25\x54','vsli.16 q1, q2, #4'],
		['\xFF\x96\x05\x50','vsli.16 q0, q0, #6'],
		['\xFF\x9A\x05\x56','vsli.16 q0, q3, #0xa'],
		# examples of vsli.32 DREG , DREG , NUM
		['\xFF\xA4\x05\x11','vsli.32 d0, d1, #4'],
		['\xFF\xA0\x45\x30','vsli.32 d4, d16, #0'],
		['\xFF\xA1\x05\x10','vsli.32 d0, d0, #1'],
		['\xFF\xAA\x45\x10','vsli.32 d4, d0, #0xa'],
		# examples of vsli.32 QREG , QREG , NUM
		['\xFF\xA1\x85\x58','vsli.32 q4, q4, #1'],
		['\xFF\xA0\x05\x52','vsli.32 q0, q1, #0'],
		['\xFF\xE3\x05\x50','vsli.32 q8, q0, #3'],
		['\xFF\xF0\x85\x50','vsli.32 q12, q0, #0x10'],
		# examples of vsli.64 DREG , DREG , NUM
		['\xFF\x82\x05\xB0','vsli.64 d0, d16, #2'],
		['\xFF\x84\x85\x91','vsli.64 d8, d1, #4'],
		['\xFF\x94\x15\x90','vsli.64 d1, d0, #0x14'],
		['\xFF\x80\xF5\x94','vsli.64 d15, d4, #0'],
		# examples of vsli.64 QREG , QREG , NUM
		['\xFF\xC8\x05\xD0','vsli.64 q8, q0, #8'],
		['\xFF\xC2\x05\xF0','vsli.64 q8, q8, #2'],
		['\xFF\x94\x05\xD6','vsli.64 q0, q3, #0x14'],
		['\xFF\x80\x05\xF0','vsli.64 q0, q8, #0'],
		# examples of vsli.8 DREG , DREG , NUM
		['\xFF\x8E\x85\x14','vsli.8 d8, d4, #6'],
		['\xFF\xCA\x85\x18','vsli.8 d24, d8, #2'],
		['\xFF\x8D\x45\x10','vsli.8 d4, d0, #5'],
		['\xFF\x8A\x45\x10','vsli.8 d4, d0, #2'],
		# examples of vsli.8 QREG , QREG , NUM
		['\xFF\x8A\x65\x50','vsli.8 q3, q0, #2'],
		['\xFF\x88\x05\x50','vsli.8 q0, q0, #0'],
		['\xFF\x88\x05\x5A','vsli.8 q0, q5, #0'],
		['\xFF\xC8\x25\x50','vsli.8 q9, q0, #0'],
		# examples of vsqrt.f32 SREG , SREG
		['\xEE\xB1\x0A\xC0','vsqrt.f32 s0, s0'],
		['\xEE\xB1\x2A\xC0','vsqrt.f32 s4, s0'],
		['\xEE\xB1\x0A\xC2','vsqrt.f32 s0, s4'],
		['\xEE\xB1\x0A\xCA','vsqrt.f32 s0, s20'],
		# examples of vsqrt.f64 DREG , DREG
		['\xEE\xB1\x0B\xE4','vsqrt.f64 d0, d20'],
		['\xEE\xB1\x0B\xC0','vsqrt.f64 d0, d0'],
		['\xEE\xB1\x8B\xCC','vsqrt.f64 d8, d12'],
		['\xEE\xF1\x0B\xC4','vsqrt.f64 d16, d4'],
		# examples of vsra.s16 DREG , DREG , NUM
		['\xEF\xD0\x61\x10','vsra.s16 d22, d0, #0x10'],
		['\xEF\x96\x01\x13','vsra.s16 d0, d3, #0xa'],
		['\xEF\xD1\x41\x15','vsra.s16 d20, d5, #0xf'],
		['\xEF\x92\x41\x12','vsra.s16 d4, d2, #0xe'],
		# examples of vsra.s16 QREG , QREG , NUM
		['\xEF\x90\x81\x50','vsra.s16 q4, q0, #0x10'],
		['\xEF\x94\xC1\x54','vsra.s16 q6, q2, #0xc'],
		['\xEF\xD0\x01\x50','vsra.s16 q8, q0, #0x10'],
		['\xEF\x99\x01\x5C','vsra.s16 q0, q6, #7'],
		# examples of vsra.s32 DREG , DREG , NUM
		['\xEF\xA0\x01\x10','vsra.s32 d0, d0, #0x20'],
		['\xEF\xA4\x01\x10','vsra.s32 d0, d0, #0x1c'],
		['\xEF\xA9\x61\x18','vsra.s32 d6, d8, #0x17'],
		['\xEF\xB0\x01\x10','vsra.s32 d0, d0, #0x10'],
		# examples of vsra.s32 QREG , QREG , NUM
		['\xEF\xA0\x21\x50','vsra.s32 q1, q0, #0x20'],
		['\xEF\xA2\x01\x50','vsra.s32 q0, q0, #0x1e'],
		['\xEF\xA0\x01\x5C','vsra.s32 q0, q6, #0x20'],
		['\xEF\xE1\x01\x70','vsra.s32 q8, q8, #0x1f'],
		# examples of vsra.s64 DREG , DREG , NUM
		['\xEF\x94\x11\x91','vsra.s64 d1, d1, #0x2c'],
		['\xEF\xE4\x01\x94','vsra.s64 d16, d4, #0x1c'],
		['\xEF\x82\x91\x94','vsra.s64 d9, d4, #0x3e'],
		['\xEF\x80\x01\x9A','vsra.s64 d0, d10, #0x40'],
		# examples of vsra.s64 QREG , QREG , NUM
		['\xEF\x80\x01\xD0','vsra.s64 q0, q0, #0x40'],
		['\xEF\x8C\x81\xD0','vsra.s64 q4, q0, #0x34'],
		['\xEF\x81\x01\xD2','vsra.s64 q0, q1, #0x3f'],
		['\xEF\x84\x01\xD6','vsra.s64 q0, q3, #0x3c'],
		# examples of vsra.s8 DREG , DREG , NUM
		['\xEF\x89\x41\x18','vsra.s8 d4, d8, #7'],
		['\xEF\xC9\x41\x30','vsra.s8 d20, d16, #7'],
		['\xEF\x88\x81\x10','vsra.s8 d8, d0, #8'],
		['\xEF\x88\x01\x10','vsra.s8 d0, d0, #8'],
		# examples of vsra.s8 QREG , QREG , NUM
		['\xEF\xC8\x01\x5C','vsra.s8 q8, q6, #8'],
		['\xEF\x88\x21\x50','vsra.s8 q1, q0, #8'],
		['\xEF\x88\x81\x50','vsra.s8 q4, q0, #8'],
		['\xEF\x88\x01\x50','vsra.s8 q0, q0, #8'],
		# examples of vsra.u16 DREG , DREG , NUM
		['\xFF\x90\x01\x10','vsra.u16 d0, d0, #0x10'],
		['\xFF\xD0\x01\x10','vsra.u16 d16, d0, #0x10'],
		['\xFF\xD0\x01\x18','vsra.u16 d16, d8, #0x10'],
		['\xFF\x91\xA1\x10','vsra.u16 d10, d0, #0xf'],
		# examples of vsra.u16 QREG , QREG , NUM
		['\xFF\xD2\x41\x50','vsra.u16 q10, q0, #0xe'],
		['\xFF\xD0\xA1\x50','vsra.u16 q13, q0, #0x10'],
		['\xFF\x98\xC1\x54','vsra.u16 q6, q2, #8'],
		['\xFF\x90\x01\x72','vsra.u16 q0, q9, #0x10'],
		# examples of vsra.u32 DREG , DREG , NUM
		['\xFF\xA4\x11\x10','vsra.u32 d1, d0, #0x1c'],
		['\xFF\xA0\x11\x10','vsra.u32 d1, d0, #0x20'],
		['\xFF\xAA\x41\x11','vsra.u32 d4, d1, #0x16'],
		['\xFF\xA8\xA1\x39','vsra.u32 d10, d25, #0x18'],
		# examples of vsra.u32 QREG , QREG , NUM
		['\xFF\xA8\x01\x52','vsra.u32 q0, q1, #0x18'],
		['\xFF\xE2\x61\x50','vsra.u32 q11, q0, #0x1e'],
		['\xFF\xA0\x21\x50','vsra.u32 q1, q0, #0x20'],
		['\xFF\xAA\x01\x5A','vsra.u32 q0, q5, #0x16'],
		# examples of vsra.u64 DREG , DREG , NUM
		['\xFF\x80\x21\x92','vsra.u64 d2, d2, #0x40'],
		['\xFF\xC2\x01\x98','vsra.u64 d16, d8, #0x3e'],
		['\xFF\xC0\x81\xB2','vsra.u64 d24, d18, #0x40'],
		['\xFF\x80\x81\x90','vsra.u64 d8, d0, #0x40'],
		# examples of vsra.u64 QREG , QREG , NUM
		['\xFF\x85\x01\xD0','vsra.u64 q0, q0, #0x3b'],
		['\xFF\x88\x01\xD0','vsra.u64 q0, q0, #0x38'],
		['\xFF\x80\x21\xD8','vsra.u64 q1, q4, #0x40'],
		['\xFF\xC8\x01\xD0','vsra.u64 q8, q0, #0x38'],
		# examples of vsra.u8 DREG , DREG , NUM
		['\xFF\x8C\x01\x10','vsra.u8 d0, d0, #4'],
		['\xFF\x88\x91\x18','vsra.u8 d9, d8, #8'],
		['\xFF\x89\x01\x18','vsra.u8 d0, d8, #7'],
		['\xFF\x88\x01\x35','vsra.u8 d0, d21, #8'],
		# examples of vsra.u8 QREG , QREG , NUM
		['\xFF\xC8\x21\x50','vsra.u8 q9, q0, #8'],
		['\xFF\x8B\x01\x50','vsra.u8 q0, q0, #5'],
		['\xFF\x88\x41\x70','vsra.u8 q2, q8, #8'],
		['\xFF\x88\x81\x54','vsra.u8 q4, q2, #8'],
		# examples of vsri.16 DREG , DREG , NUM
		['\xFF\x98\x04\x14','vsri.16 d0, d4, #8'],
		['\xFF\x90\x24\x12','vsri.16 d2, d2, #0x10'],
		['\xFF\x98\x24\x3A','vsri.16 d2, d26, #8'],
		['\xFF\x92\x04\x14','vsri.16 d0, d4, #0xe'],
		# examples of vsri.16 QREG , QREG , NUM
		['\xFF\x99\x04\x50','vsri.16 q0, q0, #7'],
		['\xFF\x9A\x04\x50','vsri.16 q0, q0, #6'],
		['\xFF\xD0\x24\x58','vsri.16 q9, q4, #0x10'],
		['\xFF\x91\x24\x52','vsri.16 q1, q1, #0xf'],
		# examples of vsri.32 DREG , DREG , NUM
		['\xFF\xA4\x04\x31','vsri.32 d0, d17, #0x1c'],
		['\xFF\xA0\x44\x10','vsri.32 d4, d0, #0x20'],
		['\xFF\xE0\x04\x11','vsri.32 d16, d1, #0x20'],
		['\xFF\xE2\x04\x10','vsri.32 d16, d0, #0x1e'],
		# examples of vsri.32 QREG , QREG , NUM
		['\xFF\xB2\x04\x54','vsri.32 q0, q2, #0xe'],
		['\xFF\xE4\x04\x50','vsri.32 q8, q0, #0x1c'],
		['\xFF\xBA\x04\x70','vsri.32 q0, q8, #6'],
		['\xFF\xAA\x24\x54','vsri.32 q1, q2, #0x16'],
		# examples of vsri.64 DREG , DREG , NUM
		['\xFF\x94\x04\x91','vsri.64 d0, d1, #0x2c'],
		['\xFF\xA8\x24\x90','vsri.64 d2, d0, #0x18'],
		['\xFF\xC4\x84\x91','vsri.64 d24, d1, #0x3c'],
		['\xFF\xE0\x04\xB1','vsri.64 d16, d17, #0x20'],
		# examples of vsri.64 QREG , QREG , NUM
		['\xFF\x80\x04\xF2','vsri.64 q0, q9, #0x40'],
		['\xFF\x94\x44\xD0','vsri.64 q2, q0, #0x2c'],
		['\xFF\xC8\x04\xF0','vsri.64 q8, q8, #0x38'],
		['\xFF\x80\x84\xF4','vsri.64 q4, q10, #0x40'],
		# examples of vsri.8 DREG , DREG , NUM
		['\xFF\xC8\x34\x11','vsri.8 d19, d1, #8'],
		['\xFF\x89\x04\x11','vsri.8 d0, d1, #7'],
		['\xFF\x88\x14\x11','vsri.8 d1, d1, #8'],
		['\xFF\xC8\x04\x10','vsri.8 d16, d0, #8'],
		# examples of vsri.8 QREG , QREG , NUM
		['\xFF\x88\x04\x50','vsri.8 q0, q0, #8'],
		['\xFF\xCA\x44\x50','vsri.8 q10, q0, #6'],
		['\xFF\x88\x84\x50','vsri.8 q4, q0, #8'],
		['\xFF\xCB\x04\x50','vsri.8 q8, q0, #5'],
		# examples of vst1.16 RLIST , [ GPR : NUM ]
		['\xF9\x8D\x24\x9F','vst1.16 {d2[2]}, [sp:0x10]'],
		['\xF9\x8E\x84\x1F','vst1.16 {d8[0]}, [lr:0x10]'],
		['\xF9\x88\xE4\x1F','vst1.16 {d14[0]}, [r8:0x10]'],
		['\xF9\x81\x04\x5F','vst1.16 {d0[1]}, [r1:0x10]'],
		# examples of vst1.16 RLIST , [ GPR : NUM ] !
		['\xF9\xC2\x24\x1D','vst1.16 {d18[0]}, [r2:0x10]!'],
		['\xF9\x8C\x04\xDD','vst1.16 {d0[3]}, [ip:0x10]!'],
		['\xF9\xC4\x44\x1D','vst1.16 {d20[0]}, [r4:0x10]!'],
		['\xF9\x80\x04\x1D','vst1.16 {d0[0]}, [r0:0x10]!'],
		# examples of vst1.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x84\x94\x10','vst1.16 {d9[0]}, [r4:0x10], r0'],
		['\xF9\x84\x04\x1E','vst1.16 {d0[0]}, [r4:0x10], lr'],
		['\xF9\x8E\x04\x91','vst1.16 {d0[2]}, [lr:0x10], r1'],
		['\xF9\x8C\x14\x14','vst1.16 {d1[0]}, [ip:0x10], r4'],
		# examples of vst1.16 RLIST , [ GPR ]
		['\xF9\x82\x04\x0F','vst1.16 {d0[0]}, [r2]'],
		['\xF9\x8C\x84\x4F','vst1.16 {d8[1]}, [ip]'],
		['\xF9\x89\x04\x8F','vst1.16 {d0[2]}, [sb]'],
		['\xF9\x81\x84\x0F','vst1.16 {d8[0]}, [r1]'],
		# examples of vst1.16 RLIST , [ GPR ] !
		['\xF9\xC0\x04\x0D','vst1.16 {d16[0]}, [r0]!'],
		['\xF9\x88\x04\x8D','vst1.16 {d0[2]}, [r8]!'],
		['\xF9\x84\x44\x0D','vst1.16 {d4[0]}, [r4]!'],
		['\xF9\x84\x04\x0D','vst1.16 {d0[0]}, [r4]!'],
		# examples of vst1.16 RLIST , [ GPR ] , GPR
		['\xF9\x80\x64\x08','vst1.16 {d6[0]}, [r0], r8'],
		['\xF9\x82\x04\x89','vst1.16 {d0[2]}, [r2], sb'],
		['\xF9\x89\x34\x02','vst1.16 {d3[0]}, [sb], r2'],
		['\xF9\xC0\x24\x02','vst1.16 {d18[0]}, [r0], r2'],
		# examples of vst1.32 RLIST , [ GPR : NUM ] !
		['\xF9\x83\x08\xBD','vst1.32 {d0[1]}, [r3:0x20]!'],
		['\xF9\xC8\x58\x3D','vst1.32 {d21[0]}, [r8:0x20]!'],
		['\xF9\x88\x98\x3D','vst1.32 {d9[0]}, [r8:0x20]!'],
		['\xF9\xC4\x08\x3D','vst1.32 {d16[0]}, [r4:0x20]!'],
		# examples of vst1.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xC0\x58\x31','vst1.32 {d21[0]}, [r0:0x20], r1'],
		['\xF9\x84\x08\x34','vst1.32 {d0[0]}, [r4:0x20], r4'],
		['\xF9\x83\x08\xB8','vst1.32 {d0[1]}, [r3:0x20], r8'],
		['\xF9\x82\x88\xB1','vst1.32 {d8[1]}, [r2:0x20], r1'],
		# examples of vst1.32 RLIST , [ GPR ]
		['\xF9\x88\xE8\x0F','vst1.32 {d14[0]}, [r8]'],
		['\xF9\xC0\x48\x0F','vst1.32 {d20[0]}, [r0]'],
		['\xF9\x80\x08\x0F','vst1.32 {d0[0]}, [r0]'],
		['\xF9\x80\xC8\x0F','vst1.32 {d12[0]}, [r0]'],
		# examples of vst1.32 RLIST , [ GPR ] !
		['\xF9\x80\x08\x8D','vst1.32 {d0[1]}, [r0]!'],
		['\xF9\xC1\x08\x0D','vst1.32 {d16[0]}, [r1]!'],
		['\xF9\x80\x38\x0D','vst1.32 {d3[0]}, [r0]!'],
		['\xF9\x81\x08\x0D','vst1.32 {d0[0]}, [r1]!'],
		# examples of vst1.32 RLIST , [ GPR ] , GPR
		['\xF9\x80\x28\x00','vst1.32 {d2[0]}, [r0], r0'],
		['\xF9\x88\x08\x00','vst1.32 {d0[0]}, [r8], r0'],
		['\xF9\x80\x08\x82','vst1.32 {d0[1]}, [r0], r2'],
		['\xF9\xC2\xC8\x08','vst1.32 {d28[0]}, [r2], r8'],
		# examples of vst1.64 RLIST , [ GPR : NUM ]
		['\xF9\x0C\x06\xDF','vst1.64 {d0, d1, d2}, [ip:0x40]'],
		['\xF9\x08\x02\xDF','vst1.64 {d0, d1, d2, d3}, [r8:0x40]'],
		['\xF9\x00\x02\xDF','vst1.64 {d0, d1, d2, d3}, [r0:0x40]'],
		['\xF9\x0A\x02\xDF','vst1.64 {d0, d1, d2, d3}, [sl:0x40]'],
		# examples of vst1.64 RLIST , [ GPR : NUM ] !
		['\xF9\x09\x06\xDD','vst1.64 {d0, d1, d2}, [sb:0x40]!'],
		['\xF9\x08\x46\xDD','vst1.64 {d4, d5, d6}, [r8:0x40]!'],
		['\xF9\x08\x82\xDD','vst1.64 {d8, d9, d10, d11}, [r8:0x40]!'],
		['\xF9\x40\x22\xDD','vst1.64 {d18, d19, d20, d21}, [r0:0x40]!'],
		# examples of vst1.64 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x0A\x0A\xD8','vst1.64 {d0, d1}, [sl:0x40], r8'],
		['\xF9\x03\x02\xD2','vst1.64 {d0, d1, d2, d3}, [r3:0x40], r2'],
		['\xF9\x04\xC2\xD0','vst1.64 {d12, d13, d14, d15}, [r4:0x40], r0'],
		['\xF9\x08\x12\xD0','vst1.64 {d1, d2, d3, d4}, [r8:0x40], r0'],
		# examples of vst1.64 RLIST , [ GPR ]
		['\xF9\x00\x46\xCF','vst1.64 {d4, d5, d6}, [r0]'],
		['\xF9\x00\x16\xCF','vst1.64 {d1, d2, d3}, [r0]'],
		['\xF9\x0C\x12\xCF','vst1.64 {d1, d2, d3, d4}, [ip]'],
		['\xF9\x40\x02\xCF','vst1.64 {d16, d17, d18, d19}, [r0]'],
		# examples of vst1.64 RLIST , [ GPR ] !
		['\xF9\x04\x12\xCD','vst1.64 {d1, d2, d3, d4}, [r4]!'],
		['\xF9\x00\x92\xCD','vst1.64 {d9, d10, d11, d12}, [r0]!'],
		['\xF9\x02\x02\xCD','vst1.64 {d0, d1, d2, d3}, [r2]!'],
		['\xF9\x04\x16\xCD','vst1.64 {d1, d2, d3}, [r4]!'],
		# examples of vst1.64 RLIST , [ GPR ] , GPR
		['\xF9\x00\x12\xC0','vst1.64 {d1, d2, d3, d4}, [r0], r0'],
		['\xF9\x06\x02\xC0','vst1.64 {d0, d1, d2, d3}, [r6], r0'],
		['\xF9\x00\xB2\xC4','vst1.64 {d11, d12, d13, d14}, [r0], r4'],
		['\xF9\x40\x2A\xC0','vst1.64 {d18, d19}, [r0], r0'],
		# examples of vst1.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x40\x42\x11','vst1.8 {d20, d21, d22, d23}, [r0:0x40], r1'],
		['\xF9\x00\x02\x24','vst1.8 {d0, d1, d2, d3}, [r0:0x80], r4'],
		['\xF9\x01\x26\x10','vst1.8 {d2, d3, d4}, [r1:0x40], r0'],
		['\xF9\x05\x26\x10','vst1.8 {d2, d3, d4}, [r5:0x40], r0'],
		# examples of vst1.8 RLIST , [ GPR ]
		['\xF9\x84\x80\x4F','vst1.8 {d8[2]}, [r4]'],
		['\xF9\xC1\x00\x2F','vst1.8 {d16[1]}, [r1]'],
		['\xF9\x80\x00\x8F','vst1.8 {d0[4]}, [r0]'],
		['\xF9\x82\x80\x2F','vst1.8 {d8[1]}, [r2]'],
		# examples of vst1.8 RLIST , [ GPR ] !
		['\xF9\x88\x00\x8D','vst1.8 {d0[4]}, [r8]!'],
		['\xF9\x88\x20\x8D','vst1.8 {d2[4]}, [r8]!'],
		['\xF9\xC8\x00\x0D','vst1.8 {d16[0]}, [r8]!'],
		['\xF9\xCB\x80\x0D','vst1.8 {d24[0]}, [fp]!'],
		# examples of vst1.8 RLIST , [ GPR ] , GPR
		['\xF9\xC0\x50\x24','vst1.8 {d21[1]}, [r0], r4'],
		['\xF9\x00\x02\x00','vst1.8 {d0, d1, d2, d3}, [r0], r0'],
		['\xF9\x80\x80\x23','vst1.8 {d8[1]}, [r0], r3'],
		['\xF9\x42\x42\x01','vst1.8 {d20, d21, d22, d23}, [r2], r1'],
		# examples of vst2.16 RLIST , [ GPR : NUM ]
		['\xF9\x80\x85\x1F','vst2.16 {d8[0], d9[0]}, [r0:0x20]'],
		['\xF9\x82\x05\x3F','vst2.16 {d0[0], d2[0]}, [r2:0x20]'],
		['\xF9\x88\x45\x1F','vst2.16 {d4[0], d5[0]}, [r8:0x20]'],
		['\xF9\xC8\x05\x3F','vst2.16 {d16[0], d18[0]}, [r8:0x20]'],
		# examples of vst2.16 RLIST , [ GPR : NUM ] !
		['\xF9\x88\x45\x3D','vst2.16 {d4[0], d6[0]}, [r8:0x20]!'],
		['\xF9\xC0\x05\x1D','vst2.16 {d16[0], d17[0]}, [r0:0x20]!'],
		['\xF9\x83\x05\x1D','vst2.16 {d0[0], d1[0]}, [r3:0x20]!'],
		['\xF9\x86\x65\x1D','vst2.16 {d6[0], d7[0]}, [r6:0x20]!'],
		# examples of vst2.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\xC4\x65\x18','vst2.16 {d22[0], d23[0]}, [r4:0x20], r8'],
		['\xF9\x88\x85\x10','vst2.16 {d8[0], d9[0]}, [r8:0x20], r0'],
		['\xF9\xC0\x05\x91','vst2.16 {d16[2], d17[2]}, [r0:0x20], r1'],
		['\xF9\x83\x55\x10','vst2.16 {d5[0], d6[0]}, [r3:0x20], r0'],
		# examples of vst2.16 RLIST , [ GPR ]
		['\xF9\x80\x35\x0F','vst2.16 {d3[0], d4[0]}, [r0]'],
		['\xF9\x83\x25\x0F','vst2.16 {d2[0], d3[0]}, [r3]'],
		['\xF9\x88\x15\x8F','vst2.16 {d1[2], d2[2]}, [r8]'],
		['\xF9\x80\x25\x4F','vst2.16 {d2[1], d3[1]}, [r0]'],
		# examples of vst2.16 RLIST , [ GPR ] !
		['\xF9\xC8\x15\x0D','vst2.16 {d17[0], d18[0]}, [r8]!'],
		['\xF9\x81\xE5\x8D','vst2.16 {d14[2], d15[2]}, [r1]!'],
		['\xF9\x84\x05\x4D','vst2.16 {d0[1], d1[1]}, [r4]!'],
		['\xF9\x89\x05\x0D','vst2.16 {d0[0], d1[0]}, [sb]!'],
		# examples of vst2.16 RLIST , [ GPR ] , GPR
		['\xF9\x82\x05\x00','vst2.16 {d0[0], d1[0]}, [r2], r0'],
		['\xF9\x81\x05\x2C','vst2.16 {d0[0], d2[0]}, [r1], ip'],
		['\xF9\xC2\x05\xE0','vst2.16 {d16[3], d18[3]}, [r2], r0'],
		['\xF9\xC0\x25\x28','vst2.16 {d18[0], d20[0]}, [r0], r8'],
		# examples of vst2.32 RLIST , [ GPR : NUM ]
		['\xF9\xC6\x09\x1F','vst2.32 {d16[0], d17[0]}, [r6:0x40]'],
		['\xF9\xC0\x39\x1F','vst2.32 {d19[0], d20[0]}, [r0:0x40]'],
		['\xF9\x81\x99\x5F','vst2.32 {d9[0], d11[0]}, [r1:0x40]'],
		['\xF9\x80\xA9\x1F','vst2.32 {d10[0], d11[0]}, [r0:0x40]'],
		# examples of vst2.32 RLIST , [ GPR : NUM ] !
		['\xF9\x80\x49\x5D','vst2.32 {d4[0], d6[0]}, [r0:0x40]!'],
		['\xF9\xC2\x19\x1D','vst2.32 {d17[0], d18[0]}, [r2:0x40]!'],
		['\xF9\xC8\x89\x5D','vst2.32 {d24[0], d26[0]}, [r8:0x40]!'],
		['\xF9\x81\x09\x1D','vst2.32 {d0[0], d1[0]}, [r1:0x40]!'],
		# examples of vst2.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x84\x89\x10','vst2.32 {d8[0], d9[0]}, [r4:0x40], r0'],
		['\xF9\x82\x19\x51','vst2.32 {d1[0], d3[0]}, [r2:0x40], r1'],
		['\xF9\x84\x59\x11','vst2.32 {d5[0], d6[0]}, [r4:0x40], r1'],
		['\xF9\x89\x09\x18','vst2.32 {d0[0], d1[0]}, [sb:0x40], r8'],
		# examples of vst2.32 RLIST , [ GPR ]
		['\xF9\x86\x29\x8F','vst2.32 {d2[1], d3[1]}, [r6]'],
		['\xF9\x82\x09\x0F','vst2.32 {d0[0], d1[0]}, [r2]'],
		['\xF9\xC0\x19\x8F','vst2.32 {d17[1], d18[1]}, [r0]'],
		['\xF9\x85\x49\x0F','vst2.32 {d4[0], d5[0]}, [r5]'],
		# examples of vst2.32 RLIST , [ GPR ] !
		['\xF9\x80\x09\x0D','vst2.32 {d0[0], d1[0]}, [r0]!'],
		['\xF9\x84\x09\x8D','vst2.32 {d0[1], d1[1]}, [r4]!'],
		['\xF9\x88\x09\x0D','vst2.32 {d0[0], d1[0]}, [r8]!'],
		['\xF9\x84\x09\x0D','vst2.32 {d0[0], d1[0]}, [r4]!'],
		# examples of vst2.32 RLIST , [ GPR ] , GPR
		['\xF9\x84\x29\x00','vst2.32 {d2[0], d3[0]}, [r4], r0'],
		['\xF9\x82\x09\x02','vst2.32 {d0[0], d1[0]}, [r2], r2'],
		['\xF9\x82\x19\x00','vst2.32 {d1[0], d2[0]}, [r2], r0'],
		['\xF9\x80\x09\x03','vst2.32 {d0[0], d1[0]}, [r0], r3'],
		# examples of vst2.8 RLIST , [ GPR : NUM ]
		['\xF9\x83\x01\x1F','vst2.8 {d0[0], d1[0]}, [r3:0x10]'],
		['\xF9\x80\x81\x1F','vst2.8 {d8[0], d9[0]}, [r0:0x10]'],
		['\xF9\x04\x08\x1F','vst2.8 {d0, d1}, [r4:0x40]'],
		['\xF9\x88\x41\x3F','vst2.8 {d4[1], d5[1]}, [r8:0x10]'],
		# examples of vst2.8 RLIST , [ GPR : NUM ] !
		['\xF9\x84\x01\x1D','vst2.8 {d0[0], d1[0]}, [r4:0x10]!'],
		['\xF9\x01\x29\x1D','vst2.8 {d2, d4}, [r1:0x40]!'],
		['\xF9\x82\x01\x1D','vst2.8 {d0[0], d1[0]}, [r2:0x10]!'],
		['\xF9\x80\x01\x3D','vst2.8 {d0[1], d1[1]}, [r0:0x10]!'],
		# examples of vst2.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x88\x41\x10','vst2.8 {d4[0], d5[0]}, [r8:0x10], r0'],
		['\xF9\x80\x01\x3C','vst2.8 {d0[1], d1[1]}, [r0:0x10], ip'],
		['\xF9\x82\x01\x12','vst2.8 {d0[0], d1[0]}, [r2:0x10], r2'],
		['\xF9\x81\x01\x12','vst2.8 {d0[0], d1[0]}, [r1:0x10], r2'],
		# examples of vst2.8 RLIST , [ GPR ]
		['\xF9\x80\x01\x0F','vst2.8 {d0[0], d1[0]}, [r0]'],
		['\xF9\x89\x11\x0F','vst2.8 {d1[0], d2[0]}, [sb]'],
		['\xF9\x84\x01\xCF','vst2.8 {d0[6], d1[6]}, [r4]'],
		['\xF9\xC4\x01\x2F','vst2.8 {d16[1], d17[1]}, [r4]'],
		# examples of vst2.8 RLIST , [ GPR ] !
		['\xF9\x80\x01\x2D','vst2.8 {d0[1], d1[1]}, [r0]!'],
		['\xF9\x8C\x21\x0D','vst2.8 {d2[0], d3[0]}, [ip]!'],
		['\xF9\x82\x41\xAD','vst2.8 {d4[5], d5[5]}, [r2]!'],
		['\xF9\xC0\x11\x0D','vst2.8 {d17[0], d18[0]}, [r0]!'],
		# examples of vst2.8 RLIST , [ GPR ] , GPR
		['\xF9\xC2\x01\x00','vst2.8 {d16[0], d17[0]}, [r2], r0'],
		['\xF9\x84\x41\x84','vst2.8 {d4[4], d5[4]}, [r4], r4'],
		['\xF9\x80\x11\x84','vst2.8 {d1[4], d2[4]}, [r0], r4'],
		['\xF9\xC0\x11\xC2','vst2.8 {d17[6], d18[6]}, [r0], r2'],
		# examples of vst3.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x0A\x04\x50','vst3.16 {d0, d1, d2}, [sl:0x40], r0'],
		['\xF9\x01\x14\x50','vst3.16 {d1, d2, d3}, [r1:0x40], r0'],
		['\xF9\x06\x84\x50','vst3.16 {d8, d9, d10}, [r6:0x40], r0'],
		['\xF9\x00\x84\x50','vst3.16 {d8, d9, d10}, [r0:0x40], r0'],
		# examples of vst3.16 RLIST , [ GPR ]
		['\xF9\x81\x16\x0F','vst3.16 {d1[0], d2[0], d3[0]}, [r1]'],
		['\xF9\xC0\x46\x2F','vst3.16 {d20[0], d22[0], d24[0]}, [r0]'],
		['\xF9\x80\x66\x0F','vst3.16 {d6[0], d7[0], d8[0]}, [r0]'],
		['\xF9\x8B\x86\x0F','vst3.16 {d8[0], d9[0], d10[0]}, [fp]'],
		# examples of vst3.16 RLIST , [ GPR ] !
		['\xF9\x81\x96\x0D','vst3.16 {d9[0], d10[0], d11[0]}, [r1]!'],
		['\xF9\x81\x46\x8D','vst3.16 {d4[2], d5[2], d6[2]}, [r1]!'],
		['\xF9\x82\x06\x0D','vst3.16 {d0[0], d1[0], d2[0]}, [r2]!'],
		['\xF9\xC4\xC6\x8D','vst3.16 {d28[2], d29[2], d30[2]}, [r4]!'],
		# examples of vst3.16 RLIST , [ GPR ] , GPR
		['\xF9\x80\x26\x20','vst3.16 {d2[0], d4[0], d6[0]}, [r0], r0'],
		['\xF9\x86\x06\x03','vst3.16 {d0[0], d1[0], d2[0]}, [r6], r3'],
		['\xF9\xC8\x86\x00','vst3.16 {d24[0], d25[0], d26[0]}, [r8], r0'],
		['\xF9\x89\x06\x09','vst3.16 {d0[0], d1[0], d2[0]}, [sb], sb'],
		# examples of vst3.32 RLIST , [ GPR ]
		['\xF9\xC9\x0A\x0F','vst3.32 {d16[0], d17[0], d18[0]}, [sb]'],
		['\xF9\xC0\x0A\x0F','vst3.32 {d16[0], d17[0], d18[0]}, [r0]'],
		['\xF9\x8B\x2A\x0F','vst3.32 {d2[0], d3[0], d4[0]}, [fp]'],
		['\xF9\xC4\x2A\x8F','vst3.32 {d18[1], d19[1], d20[1]}, [r4]'],
		# examples of vst3.32 RLIST , [ GPR ] !
		['\xF9\x80\x0A\x8D','vst3.32 {d0[1], d1[1], d2[1]}, [r0]!'],
		['\xF9\x80\x4A\x0D','vst3.32 {d4[0], d5[0], d6[0]}, [r0]!'],
		['\xF9\x82\x1A\x0D','vst3.32 {d1[0], d2[0], d3[0]}, [r2]!'],
		['\xF9\x82\x0A\x0D','vst3.32 {d0[0], d1[0], d2[0]}, [r2]!'],
		# examples of vst3.32 RLIST , [ GPR ] , GPR
		['\xF9\xC5\x1A\x00','vst3.32 {d17[0], d18[0], d19[0]}, [r5], r0'],
		['\xF9\xCC\x0A\x01','vst3.32 {d16[0], d17[0], d18[0]}, [ip], r1'],
		['\xF9\x80\x8A\x04','vst3.32 {d8[0], d9[0], d10[0]}, [r0], r4'],
		['\xF9\x80\x4A\x8A','vst3.32 {d4[1], d5[1], d6[1]}, [r0], sl'],
		# examples of vst3.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x40\x04\x12','vst3.8 {d16, d17, d18}, [r0:0x40], r2'],
		['\xF9\x0B\x04\x10','vst3.8 {d0, d1, d2}, [fp:0x40], r0'],
		['\xF9\x02\x05\x14','vst3.8 {d0, d2, d4}, [r2:0x40], r4'],
		['\xF9\x00\xC4\x11','vst3.8 {d12, d13, d14}, [r0:0x40], r1'],
		# examples of vst3.8 RLIST , [ GPR ]
		['\xF9\xC0\x02\x6F','vst3.8 {d16[3], d17[3], d18[3]}, [r0]'],
		['\xF9\x80\x02\x0F','vst3.8 {d0[0], d1[0], d2[0]}, [r0]'],
		['\xF9\x80\x42\x0F','vst3.8 {d4[0], d5[0], d6[0]}, [r0]'],
		['\xF9\x80\x12\x0F','vst3.8 {d1[0], d2[0], d3[0]}, [r0]'],
		# examples of vst3.8 RLIST , [ GPR ] !
		['\xF9\x89\x02\x2D','vst3.8 {d0[1], d1[1], d2[1]}, [sb]!'],
		['\xF9\xC0\xA2\x0D','vst3.8 {d26[0], d27[0], d28[0]}, [r0]!'],
		['\xF9\xC0\x62\x4D','vst3.8 {d22[2], d23[2], d24[2]}, [r0]!'],
		['\xF9\xC0\x02\x0D','vst3.8 {d16[0], d17[0], d18[0]}, [r0]!'],
		# examples of vst3.8 RLIST , [ GPR ] , GPR
		['\xF9\x80\x02\x0C','vst3.8 {d0[0], d1[0], d2[0]}, [r0], ip'],
		['\xF9\x81\x22\x80','vst3.8 {d2[4], d3[4], d4[4]}, [r1], r0'],
		['\xF9\x81\x02\x06','vst3.8 {d0[0], d1[0], d2[0]}, [r1], r6'],
		['\xF9\x80\x22\x02','vst3.8 {d2[0], d3[0], d4[0]}, [r0], r2'],
		# examples of vst4.16 RLIST , [ GPR : NUM ]
		['\xF9\x81\x07\xDF','vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r1:0x40]'],
		['\xF9\x80\x07\x3F','vst4.16 {d0[0], d2[0], d4[0], d6[0]}, [r0:0x40]'],
		['\xF9\xC0\x07\x1F','vst4.16 {d16[0], d17[0], d18[0], d19[0]}, [r0:0x40]'],
		['\xF9\x80\xC7\x1F','vst4.16 {d12[0], d13[0], d14[0], d15[0]}, [r0:0x40]'],
		# examples of vst4.16 RLIST , [ GPR : NUM ] !
		['\xF9\x80\x07\x1D','vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0:0x40]!'],
		['\xF9\x82\x47\x9D','vst4.16 {d4[2], d5[2], d6[2], d7[2]}, [r2:0x40]!'],
		['\xF9\x80\x67\x3D','vst4.16 {d6[0], d8[0], d10[0], d12[0]}, [r0:0x40]!'],
		['\xF9\x81\x07\x5D','vst4.16 {d0[1], d1[1], d2[1], d3[1]}, [r1:0x40]!'],
		# examples of vst4.16 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x84\x27\x50','vst4.16 {d2[1], d3[1], d4[1], d5[1]}, [r4:0x40], r0'],
		['\xF9\x80\x07\xD0','vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0:0x40], r0'],
		['\xF9\x89\x27\x12','vst4.16 {d2[0], d3[0], d4[0], d5[0]}, [sb:0x40], r2'],
		['\xF9\x81\xA7\x10','vst4.16 {d10[0], d11[0], d12[0], d13[0]}, [r1:0x40], r0'],
		# examples of vst4.16 RLIST , [ GPR ]
		['\xF9\x80\x37\x2F','vst4.16 {d3[0], d5[0], d7[0], d9[0]}, [r0]'],
		['\xF9\x84\x47\x8F','vst4.16 {d4[2], d5[2], d6[2], d7[2]}, [r4]'],
		['\xF9\x82\x07\x8F','vst4.16 {d0[2], d1[2], d2[2], d3[2]}, [r2]'],
		['\xF9\x80\x67\x8F','vst4.16 {d6[2], d7[2], d8[2], d9[2]}, [r0]'],
		# examples of vst4.16 RLIST , [ GPR ] !
		['\xF9\x80\x07\xCD','vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0]!'],
		['\xF9\x82\xA7\x4D','vst4.16 {d10[1], d11[1], d12[1], d13[1]}, [r2]!'],
		['\xF9\x81\x47\x2D','vst4.16 {d4[0], d6[0], d8[0], d10[0]}, [r1]!'],
		['\xF9\x81\x87\x0D','vst4.16 {d8[0], d9[0], d10[0], d11[0]}, [r1]!'],
		# examples of vst4.16 RLIST , [ GPR ] , GPR
		['\xF9\x84\x47\x60','vst4.16 {d4[1], d6[1], d8[1], d10[1]}, [r4], r0'],
		['\xF9\x80\x07\x4A','vst4.16 {d0[1], d1[1], d2[1], d3[1]}, [r0], sl'],
		['\xF9\x85\x47\x09','vst4.16 {d4[0], d5[0], d6[0], d7[0]}, [r5], sb'],
		['\xF9\xC0\x07\x20','vst4.16 {d16[0], d18[0], d20[0], d22[0]}, [r0], r0'],
		# examples of vst4.32 RLIST , [ GPR : NUM ]
		['\xF9\xC4\x0B\x1F','vst4.32 {d16[0], d17[0], d18[0], d19[0]}, [r4:0x40]'],
		['\xF9\x88\x8B\x1F','vst4.32 {d8[0], d9[0], d10[0], d11[0]}, [r8:0x40]'],
		['\xF9\x80\x0B\x1F','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0:0x40]'],
		['\xF9\x84\x8B\x1F','vst4.32 {d8[0], d9[0], d10[0], d11[0]}, [r4:0x40]'],
		# examples of vst4.32 RLIST , [ GPR : NUM ] !
		['\xF9\xC0\x2B\x5D','vst4.32 {d18[0], d20[0], d22[0], d24[0]}, [r0:0x40]!'],
		['\xF9\x82\x2B\x1D','vst4.32 {d2[0], d3[0], d4[0], d5[0]}, [r2:0x40]!'],
		['\xF9\x88\x0B\x1D','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8:0x40]!'],
		['\xF9\x81\x4B\x1D','vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r1:0x40]!'],
		# examples of vst4.32 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x88\x0B\x13','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8:0x40], r3'],
		['\xF9\x80\x4B\xD2','vst4.32 {d4[1], d6[1], d8[1], d10[1]}, [r0:0x40], r2'],
		['\xF9\xC1\x2B\x18','vst4.32 {d18[0], d19[0], d20[0], d21[0]}, [r1:0x40], r8'],
		['\xF9\x80\x4B\x1C','vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0:0x40], ip'],
		# examples of vst4.32 RLIST , [ GPR ]
		['\xF9\x80\x4B\x0F','vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0]'],
		['\xF9\x81\x0B\x8F','vst4.32 {d0[1], d1[1], d2[1], d3[1]}, [r1]'],
		['\xF9\x80\x1B\x8F','vst4.32 {d1[1], d2[1], d3[1], d4[1]}, [r0]'],
		['\xF9\xC0\x4B\x4F','vst4.32 {d20[0], d22[0], d24[0], d26[0]}, [r0]'],
		# examples of vst4.32 RLIST , [ GPR ] !
		['\xF9\x84\x0B\x0D','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r4]!'],
		['\xF9\x80\x6B\x8D','vst4.32 {d6[1], d7[1], d8[1], d9[1]}, [r0]!'],
		['\xF9\x81\xAB\x0D','vst4.32 {d10[0], d11[0], d12[0], d13[0]}, [r1]!'],
		['\xF9\x89\x0B\x0D','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [sb]!'],
		# examples of vst4.32 RLIST , [ GPR ] , GPR
		['\xF9\x8C\x2B\x84','vst4.32 {d2[1], d3[1], d4[1], d5[1]}, [ip], r4'],
		['\xF9\xC1\x0B\x00','vst4.32 {d16[0], d17[0], d18[0], d19[0]}, [r1], r0'],
		['\xF9\x80\x9B\x00','vst4.32 {d9[0], d10[0], d11[0], d12[0]}, [r0], r0'],
		['\xF9\x84\x0B\x04','vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r4], r4'],
		# examples of vst4.8 RLIST , [ GPR : NUM ]
		['\xF9\x40\x01\x1F','vst4.8 {d16, d18, d20, d22}, [r0:0x40]'],
		['\xF9\x08\x00\x1F','vst4.8 {d0, d1, d2, d3}, [r8:0x40]'],
		['\xF9\x4D\x00\x1F','vst4.8 {d16, d17, d18, d19}, [sp:0x40]'],
		['\xF9\x40\x00\x2F','vst4.8 {d16, d17, d18, d19}, [r0:0x80]'],
		# examples of vst4.8 RLIST , [ GPR : NUM ] !
		['\xF9\x44\x00\x2D','vst4.8 {d16, d17, d18, d19}, [r4:0x80]!'],
		['\xF9\x01\x80\x3D','vst4.8 {d8, d9, d10, d11}, [r1:0x100]!'],
		['\xF9\x08\x90\x3D','vst4.8 {d9, d10, d11, d12}, [r8:0x100]!'],
		['\xF9\x42\x00\x1D','vst4.8 {d16, d17, d18, d19}, [r2:0x40]!'],
		# examples of vst4.8 RLIST , [ GPR : NUM ] , GPR
		['\xF9\x42\x00\x11','vst4.8 {d16, d17, d18, d19}, [r2:0x40], r1'],
		['\xF9\x00\x00\x18','vst4.8 {d0, d1, d2, d3}, [r0:0x40], r8'],
		['\xF9\x00\x10\x10','vst4.8 {d1, d2, d3, d4}, [r0:0x40], r0'],
		['\xF9\x41\x80\x12','vst4.8 {d24, d25, d26, d27}, [r1:0x40], r2'],
		# examples of vst4.8 RLIST , [ GPR ]
		['\xF9\x03\x01\x0F','vst4.8 {d0, d2, d4, d6}, [r3]'],
		['\xF9\x06\x91\x0F','vst4.8 {d9, d11, d13, d15}, [r6]'],
		['\xF9\x80\x43\x0F','vst4.8 {d4[0], d5[0], d6[0], d7[0]}, [r0]'],
		['\xF9\x41\x00\x0F','vst4.8 {d16, d17, d18, d19}, [r1]'],
		# examples of vst4.8 RLIST , [ GPR ] !
		['\xF9\x00\xE0\x0D','vst4.8 {d14, d15, d16, d17}, [r0]!'],
		['\xF9\x08\x20\x0D','vst4.8 {d2, d3, d4, d5}, [r8]!'],
		['\xF9\x40\x20\x0D','vst4.8 {d18, d19, d20, d21}, [r0]!'],
		['\xF9\x0E\x00\x0D','vst4.8 {d0, d1, d2, d3}, [lr]!'],
		# examples of vst4.8 RLIST , [ GPR ] , GPR
		['\xF9\x09\x30\x00','vst4.8 {d3, d4, d5, d6}, [sb], r0'],
		['\xF9\x01\x40\x05','vst4.8 {d4, d5, d6, d7}, [r1], r5'],
		['\xF9\x44\x00\x00','vst4.8 {d16, d17, d18, d19}, [r4], r0'],
		['\xF9\x02\x20\x00','vst4.8 {d2, d3, d4, d5}, [r2], r0'],
		# examples of vstmdb GPR ! , RLIST
		['\xED\x20\x2A\x31','vstmdb r0!, {s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xED\x20\x8A\x10','vstmdb r0!, {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xED\x62\x2A\x00','vstmdb r2!, {s5}'],
		['\xED\x20\x0A\x16','vstmdb r0!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21}'],
		# examples of vstmia GPR ! , RLIST
		['\xEC\xA1\x1A\x06','vstmia r1!, {s2, s3, s4, s5, s6, s7}'],
		['\xEC\xA4\x0A\x11','vstmia r4!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16}'],
		['\xEC\xA0\x0A\x07','vstmia r0!, {s0, s1, s2, s3, s4, s5, s6}'],
		['\xEC\xA1\x4A\x46','vstmia r1!, {s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		# examples of vstmia GPR , RLIST
		['\xEC\x81\x4A\x18','vstmia r1, {s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}'],
		['\xEC\xC4\x0A\x10','vstmia r4, {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16}'],
		['\xEC\x85\x3A\x00','vstmia r5, {s6}'],
		['\xEC\x88\x0B\x80','vstmia r8, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}'],
		# examples of vstr DREG , [ GPR , NUM ]
		['\xED\x00\x1B\x11','vstr d1, [r0, #-0x44]'],
		['\xCD\x00\x1B\x00','vstr d1, [r0, #-0]'],
		['\xCD\x00\x4B\x80','vstr d4, [r0, #-0x200]'],
		['\xED\x00\x8B\x0A','vstr d8, [r0, #-0x28]'],
		# examples of vstr DREG , [ GPR ]
		['\xED\x82\x2B\x00','vstr d2, [r2]'],
		['\xED\x80\xCB\x00','vstr d12, [r0]'],
		['\xED\xC1\x4B\x00','vstr d20, [r1]'],
		['\xED\x80\xBB\x00','vstr d11, [r0]'],
		# examples of vstr SREG , [ GPR , NUM ]
		['\xED\x00\x4A\x04','vstr s8, [r0, #-0x10]'],
		['\xCD\x00\x0A\x21','vstr s0, [r0, #-0x84]'],
		['\xCD\x00\x8A\x08','vstr s16, [r0, #-0x20]'],
		['\xCD\x00\x0A\x44','vstr s0, [r0, #-0x110]'],
		# examples of vstr SREG , [ GPR ]
		['\xED\x82\x8A\x00','vstr s16, [r2]'],
		['\xED\x82\x4A\x00','vstr s8, [r2]'],
		['\xED\x89\x8A\x00','vstr s16, [sb]'],
		['\xED\x80\x4A\x00','vstr s8, [r0]'],
		# examples of vsub.f32 DREG , DREG , DREG
		['\xEF\x22\x1D\x08','vsub.f32 d1, d2, d8'],
		['\xEF\x21\x3D\x01','vsub.f32 d3, d1, d1'],
		['\xEF\x22\x0D\x8C','vsub.f32 d0, d18, d12'],
		['\xEF\x24\x0D\xA0','vsub.f32 d0, d20, d16'],
		# examples of vsub.f32 QREG , QREG , QREG
		['\xEF\x20\x4D\x48','vsub.f32 q2, q0, q4'],
		['\xEF\x60\x0D\x48','vsub.f32 q8, q0, q4'],
		['\xEF\x20\x2D\x40','vsub.f32 q1, q0, q0'],
		['\xEF\x28\x0D\x4C','vsub.f32 q0, q4, q6'],
		# examples of vsub.f64 DREG , DREG , DREG
		['\xEE\x34\x0B\x4C','vsub.f64 d0, d4, d12'],
		['\xEE\x36\x4B\x41','vsub.f64 d4, d6, d1'],
		['\xEE\x32\x4B\x66','vsub.f64 d4, d2, d22'],
		['\xEE\x34\x0B\xC0','vsub.f64 d0, d20, d0'],
		# examples of vsub.i16 DREG , DREG , DREG
		['\xFF\x11\x08\x02','vsub.i16 d0, d1, d2'],
		['\xFF\x50\x88\x80','vsub.i16 d24, d16, d0'],
		['\xFF\x12\x48\x2A','vsub.i16 d4, d2, d26'],
		['\xFF\x14\x18\x20','vsub.i16 d1, d4, d16'],
		# examples of vsub.i16 QREG , QREG , QREG
		['\xFF\x12\x08\x40','vsub.i16 q0, q1, q0'],
		['\xFF\x12\x88\x40','vsub.i16 q4, q1, q0'],
		['\xFF\x18\x08\xC0','vsub.i16 q0, q12, q0'],
		['\xFF\x18\xC8\x40','vsub.i16 q6, q4, q0'],
		# examples of vsub.i32 DREG , DREG , DREG
		['\xFF\x21\x08\xA0','vsub.i32 d0, d17, d16'],
		['\xFF\x24\x08\x82','vsub.i32 d0, d20, d2'],
		['\xFF\x28\x08\x03','vsub.i32 d0, d8, d3'],
		['\xFF\x20\x08\x04','vsub.i32 d0, d0, d4'],
		# examples of vsub.i32 QREG , QREG , QREG
		['\xFF\x20\x28\x40','vsub.i32 q1, q0, q0'],
		['\xFF\x2C\x08\x40','vsub.i32 q0, q6, q0'],
		['\xFF\x20\x48\x40','vsub.i32 q2, q0, q0'],
		['\xFF\x20\x08\x44','vsub.i32 q0, q0, q2'],
		# examples of vsub.i64 DREG , DREG , DREG
		['\xFF\x38\x08\x80','vsub.i64 d0, d24, d0'],
		['\xFF\x30\x48\x01','vsub.i64 d4, d0, d1'],
		['\xFF\x71\x08\x08','vsub.i64 d16, d1, d8'],
		['\xFF\x30\x08\xA1','vsub.i64 d0, d16, d17'],
		# examples of vsub.i64 QREG , QREG , QREG
		['\xFF\x30\x08\x40','vsub.i64 q0, q0, q0'],
		['\xFF\x78\x08\x60','vsub.i64 q8, q4, q8'],
		['\xFF\x74\x08\x42','vsub.i64 q8, q2, q1'],
		['\xFF\x70\x28\x60','vsub.i64 q9, q0, q8'],
		# examples of vsub.i8 DREG , DREG , DREG
		['\xFF\x00\x98\x04','vsub.i8 d9, d0, d4'],
		['\xFF\x40\x98\x01','vsub.i8 d25, d0, d1'],
		['\xFF\x00\x48\x28','vsub.i8 d4, d0, d24'],
		['\xFF\x0A\x08\x03','vsub.i8 d0, d10, d3'],
		# examples of vsub.i8 QREG , QREG , QREG
		['\xFF\x02\x08\x60','vsub.i8 q0, q1, q8'],
		['\xFF\x40\x08\x42','vsub.i8 q8, q0, q1'],
		['\xFF\x00\x88\x48','vsub.i8 q4, q0, q4'],
		['\xFF\x04\x28\xC0','vsub.i8 q1, q10, q0'],
		# examples of vsubhn.i16 DREG , QREG , QREG
		['\xEF\x80\xD6\x00','vsubhn.i16 d13, q0, q0'],
		['\xEF\x86\x06\x00','vsubhn.i16 d0, q3, q0'],
		['\xEF\xC0\x16\x20','vsubhn.i16 d17, q0, q8'],
		['\xEF\x84\x56\xA0','vsubhn.i16 d5, q10, q8'],
		# examples of vsubhn.i32 DREG , QREG , QREG
		['\xEF\x94\x26\x04','vsubhn.i32 d2, q2, q2'],
		['\xEF\x96\x06\x00','vsubhn.i32 d0, q3, q0'],
		['\xEF\x90\x16\x0C','vsubhn.i32 d1, q0, q6'],
		['\xEF\x94\x46\x80','vsubhn.i32 d4, q10, q0'],
		# examples of vsubhn.i64 DREG , QREG , QREG
		['\xEF\xA0\x26\x22','vsubhn.i64 d2, q0, q9'],
		['\xEF\xA2\x06\x02','vsubhn.i64 d0, q1, q1'],
		['\xEF\xA4\x26\x20','vsubhn.i64 d2, q2, q8'],
		['\xEF\xA0\x06\x06','vsubhn.i64 d0, q0, q3'],
		# examples of vsubl.s16 QREG , DREG , DREG
		['\xEF\x90\x22\x08','vsubl.s16 q1, d0, d8'],
		['\xEF\xD0\x02\x21','vsubl.s16 q8, d0, d17'],
		['\xEF\x90\x22\x04','vsubl.s16 q1, d0, d4'],
		['\xEF\x90\x42\x02','vsubl.s16 q2, d0, d2'],
		# examples of vsubl.s32 QREG , DREG , DREG
		['\xEF\xA0\xA2\x00','vsubl.s32 q5, d0, d0'],
		['\xEF\xAA\x02\x08','vsubl.s32 q0, d10, d8'],
		['\xEF\xA2\x22\x00','vsubl.s32 q1, d2, d0'],
		['\xEF\xA2\x22\x08','vsubl.s32 q1, d2, d8'],
		# examples of vsubl.s8 QREG , DREG , DREG
		['\xEF\x82\x02\x20','vsubl.s8 q0, d2, d16'],
		['\xEF\xC0\x02\x8C','vsubl.s8 q8, d16, d12'],
		['\xEF\x81\x02\x06','vsubl.s8 q0, d1, d6'],
		['\xEF\xC0\x42\x20','vsubl.s8 q10, d0, d16'],
		# examples of vsubl.u16 QREG , DREG , DREG
		['\xFF\x90\x02\x00','vsubl.u16 q0, d0, d0'],
		['\xFF\xD0\x02\x02','vsubl.u16 q8, d0, d2'],
		['\xFF\xD3\x02\x04','vsubl.u16 q8, d3, d4'],
		['\xFF\x90\x02\x08','vsubl.u16 q0, d0, d8'],
		# examples of vsubl.u32 QREG , DREG , DREG
		['\xFF\xA1\x02\x2C','vsubl.u32 q0, d1, d28'],
		['\xFF\xE9\x02\x00','vsubl.u32 q8, d9, d0'],
		['\xFF\xA2\x02\x04','vsubl.u32 q0, d2, d4'],
		['\xFF\xA0\x22\x00','vsubl.u32 q1, d0, d0'],
		# examples of vsubl.u8 QREG , DREG , DREG
		['\xFF\x80\x22\x00','vsubl.u8 q1, d0, d0'],
		['\xFF\x82\x02\x88','vsubl.u8 q0, d18, d8'],
		['\xFF\x81\x02\x00','vsubl.u8 q0, d1, d0'],
		['\xFF\xC4\x42\xA0','vsubl.u8 q10, d20, d16'],
		# examples of vsubw.s16 QREG , QREG , DREG
		['\xEF\x90\x43\x01','vsubw.s16 q2, q0, d1'],
		['\xEF\x90\x23\x20','vsubw.s16 q1, q0, d16'],
		['\xEF\x90\x03\x22','vsubw.s16 q0, q0, d18'],
		['\xEF\xD0\x03\x20','vsubw.s16 q8, q0, d16'],
		# examples of vsubw.s32 QREG , QREG , DREG
		['\xEF\xA0\x03\x02','vsubw.s32 q0, q0, d2'],
		['\xEF\xE0\x03\x28','vsubw.s32 q8, q0, d24'],
		['\xEF\xA8\x03\x28','vsubw.s32 q0, q4, d24'],
		['\xEF\xA4\x03\x02','vsubw.s32 q0, q2, d2'],
		# examples of vsubw.s8 QREG , QREG , DREG
		['\xEF\x82\x03\x01','vsubw.s8 q0, q1, d1'],
		['\xEF\x80\x03\x09','vsubw.s8 q0, q0, d9'],
		['\xEF\x80\x03\x81','vsubw.s8 q0, q8, d1'],
		['\xEF\x88\x83\x88','vsubw.s8 q4, q12, d8'],
		# examples of vsubw.u16 QREG , QREG , DREG
		['\xFF\x90\xA3\x00','vsubw.u16 q5, q0, d0'],
		['\xFF\x90\x03\x81','vsubw.u16 q0, q8, d1'],
		['\xFF\xD4\x03\x02','vsubw.u16 q8, q2, d2'],
		['\xFF\x90\x03\x06','vsubw.u16 q0, q0, d6'],
		# examples of vsubw.u32 QREG , QREG , DREG
		['\xFF\xA0\x03\x08','vsubw.u32 q0, q0, d8'],
		['\xFF\xA2\x83\x20','vsubw.u32 q4, q1, d16'],
		['\xFF\xA2\x03\x20','vsubw.u32 q0, q1, d16'],
		['\xFF\xA2\x03\x00','vsubw.u32 q0, q1, d0'],
		# examples of vsubw.u8 QREG , QREG , DREG
		['\xFF\x84\x03\x00','vsubw.u8 q0, q2, d0'],
		['\xFF\x88\x83\x01','vsubw.u8 q4, q4, d1'],
		['\xFF\x82\x03\x00','vsubw.u8 q0, q1, d0'],
		['\xFF\x82\x83\x01','vsubw.u8 q4, q1, d1'],
		# examples of vswp DREG , DREG
		['\xFF\xB2\x10\x04','vswp d1, d4'],
		['\xFF\xB2\x00\x01','vswp d0, d1'],
		['\xFF\xB2\x00\x02','vswp d0, d2'],
		['\xFF\xB2\x00\x00','vswp d0, d0'],
		# examples of vswp QREG , QREG
		['\xFF\xB2\x80\x40','vswp q4, q0'],
		['\xFF\xB2\x00\x40','vswp q0, q0'],
		['\xFF\xB2\x20\x40','vswp q1, q0'],
		['\xFF\xB2\x00\x44','vswp q0, q2'],
		# examples of vtbl.8 DREG , RLIST , DREG
		['\xFF\xF1\x08\x04','vtbl.8 d16, {d1}, d4'],
		['\xFF\xF0\x08\x0B','vtbl.8 d16, {d0}, d11'],
		['\xFF\xB8\x08\x84','vtbl.8 d0, {d24}, d4'],
		['\xFF\xB2\x18\x00','vtbl.8 d1, {d2}, d0'],
		# examples of vtbx.8 DREG , RLIST , DREG
		['\xFF\xFC\x88\x4A','vtbx.8 d24, {d12}, d10'],
		['\xFF\xB2\x0A\x44','vtbx.8 d0, {d2, d3, d4}, d4'],
		['\xFF\xF4\x08\x4A','vtbx.8 d16, {d4}, d10'],
		['\xFF\xB8\x18\x44','vtbx.8 d1, {d8}, d4'],
		# examples of vtrn.16 DREG , DREG
		['\xFF\xB6\x00\x82','vtrn.16 d0, d2'],
		['\xFF\xB6\x00\xA2','vtrn.16 d0, d18'],
		['\xFF\xF6\x00\x82','vtrn.16 d16, d2'],
		['\xFF\xF6\x00\x80','vtrn.16 d16, d0'],
		# examples of vtrn.16 QREG , QREG
		['\xFF\xB6\x00\xC0','vtrn.16 q0, q0'],
		['\xFF\xF6\x00\xCC','vtrn.16 q8, q6'],
		['\xFF\xB6\x00\xC2','vtrn.16 q0, q1'],
		['\xFF\xB6\x40\xC0','vtrn.16 q2, q0'],
		# examples of vtrn.32 DREG , DREG
		['\xFF\xFA\x00\x80','vtrn.32 d16, d0'],
		['\xFF\xBA\x80\x80','vtrn.32 d8, d0'],
		['\xFF\xBA\x80\x81','vtrn.32 d8, d1'],
		['\xFF\xBA\x00\x80','vtrn.32 d0, d0'],
		# examples of vtrn.32 QREG , QREG
		['\xFF\xBA\x00\xE8','vtrn.32 q0, q12'],
		['\xFF\xBA\x40\xE4','vtrn.32 q2, q10'],
		['\xFF\xBA\x00\xC0','vtrn.32 q0, q0'],
		['\xFF\xBA\x40\xC0','vtrn.32 q2, q0'],
		# examples of vtrn.8 DREG , DREG
		['\xFF\xB2\x40\x88','vtrn.8 d4, d8'],
		['\xFF\xB2\x00\x86','vtrn.8 d0, d6'],
		['\xFF\xB2\x00\x88','vtrn.8 d0, d8'],
		['\xFF\xB2\x20\x84','vtrn.8 d2, d4'],
		# examples of vtrn.8 QREG , QREG
		['\xFF\xB2\x00\xC2','vtrn.8 q0, q1'],
		['\xFF\xF2\x40\xC2','vtrn.8 q10, q1'],
		['\xFF\xB2\xC0\xC0','vtrn.8 q6, q0'],
		['\xFF\xB2\x40\xC4','vtrn.8 q2, q2'],
		# examples of vtst.16 DREG , DREG , DREG
		['\xEF\x10\x28\x1D','vtst.16 d2, d0, d13'],
		['\xEF\x14\x48\x30','vtst.16 d4, d4, d16'],
		['\xEF\x14\x18\x30','vtst.16 d1, d4, d16'],
		['\xEF\x10\x08\x14','vtst.16 d0, d0, d4'],
		# examples of vtst.16 QREG , QREG , QREG
		['\xEF\x10\x08\x58','vtst.16 q0, q0, q4'],
		['\xEF\x10\x08\x50','vtst.16 q0, q0, q0'],
		['\xEF\x10\x88\x70','vtst.16 q4, q0, q8'],
		['\xEF\x10\x88\x58','vtst.16 q4, q0, q4'],
		# examples of vtst.32 DREG , DREG , DREG
		['\xEF\x20\xA8\x1A','vtst.32 d10, d0, d10'],
		['\xEF\x28\x38\x11','vtst.32 d3, d8, d1'],
		['\xEF\x2C\x08\x14','vtst.32 d0, d12, d4'],
		['\xEF\x26\x08\x11','vtst.32 d0, d6, d1'],
		# examples of vtst.32 QREG , QREG , QREG
		['\xEF\x22\x08\x58','vtst.32 q0, q1, q4'],
		['\xEF\x22\x08\x54','vtst.32 q0, q1, q2'],
		['\xEF\x28\x08\xD0','vtst.32 q0, q12, q0'],
		['\xEF\x20\x48\x50','vtst.32 q2, q0, q0'],
		# examples of vtst.8 DREG , DREG , DREG
		['\xEF\x08\x08\x90','vtst.8 d0, d24, d0'],
		['\xEF\x00\x48\x30','vtst.8 d4, d0, d16'],
		['\xEF\x00\x38\x18','vtst.8 d3, d0, d8'],
		['\xEF\x00\x88\x10','vtst.8 d8, d0, d0'],
		# examples of vtst.8 QREG , QREG , QREG
		['\xEF\x00\x08\xD8','vtst.8 q0, q8, q4'],
		['\xEF\x40\x08\x56','vtst.8 q8, q0, q3'],
		['\xEF\x04\x08\xD4','vtst.8 q0, q10, q2'],
		['\xEF\x02\x08\xD4','vtst.8 q0, q9, q2'],
		# examples of vuzp.16 DREG , DREG
		['\xFF\xB6\x81\x00','vuzp.16 d8, d0'],
		['\xFF\xB6\x01\x00','vuzp.16 d0, d0'],
		['\xFF\xB6\x01\x04','vuzp.16 d0, d4'],
		['\xFF\xB6\x01\x20','vuzp.16 d0, d16'],
		# examples of vuzp.16 QREG , QREG
		['\xFF\xF6\x81\x40','vuzp.16 q12, q0'],
		['\xFF\xB6\x01\x60','vuzp.16 q0, q8'],
		['\xFF\xB6\x81\x44','vuzp.16 q4, q2'],
		['\xFF\xB6\x81\x48','vuzp.16 q4, q4'],
		# examples of vuzp.32 QREG , QREG
		['\xFF\xBA\x01\x48','vuzp.32 q0, q4'],
		['\xFF\xBA\x41\x60','vuzp.32 q2, q8'],
		['\xFF\xBA\x81\x44','vuzp.32 q4, q2'],
		['\xFF\xBA\x81\x40','vuzp.32 q4, q0'],
		# examples of vuzp.8 DREG , DREG
		['\xFF\xB2\x01\x08','vuzp.8 d0, d8'],
		['\xFF\xF2\x21\x00','vuzp.8 d18, d0'],
		['\xFF\xB2\x01\x20','vuzp.8 d0, d16'],
		['\xFF\xB2\x01\x0A','vuzp.8 d0, d10'],
		# examples of vuzp.8 QREG , QREG
		['\xFF\xB2\x01\x44','vuzp.8 q0, q2'],
		['\xFF\xB2\xC1\x48','vuzp.8 q6, q4'],
		['\xFF\xF2\x41\x40','vuzp.8 q10, q0'],
		['\xFF\xB2\x01\x40','vuzp.8 q0, q0'],
		# examples of vzip.16 DREG , DREG
		['\xFF\xB6\x01\x81','vzip.16 d0, d1'],
		['\xFF\xB6\x01\xA1','vzip.16 d0, d17'],
		['\xFF\xB6\x01\x83','vzip.16 d0, d3'],
		['\xFF\xF6\x01\x88','vzip.16 d16, d8'],
		# examples of vzip.16 QREG , QREG
		['\xFF\xF6\x01\xC0','vzip.16 q8, q0'],
		['\xFF\xB6\xA1\xC4','vzip.16 q5, q2'],
		['\xFF\xB6\x81\xC8','vzip.16 q4, q4'],
		['\xFF\xB6\x01\xC0','vzip.16 q0, q0'],
		# examples of vzip.32 QREG , QREG
		['\xFF\xFA\x01\xC8','vzip.32 q8, q4'],
		['\xFF\xBA\x01\xC0','vzip.32 q0, q0'],
		['\xFF\xBA\x41\xC8','vzip.32 q2, q4'],
		['\xFF\xFA\x01\xC0','vzip.32 q8, q0'],
		# examples of vzip.8 DREG , DREG
		['\xFF\xF2\x21\x80','vzip.8 d18, d0'],
		['\xFF\xB2\x01\x88','vzip.8 d0, d8'],
		['\xFF\xB2\x21\x80','vzip.8 d2, d0'],
		['\xFF\xB2\x01\xA4','vzip.8 d0, d20'],
		# examples of vzip.8 QREG , QREG
		['\xFF\xB2\x21\xC0','vzip.8 q1, q0'],
		['\xFF\xB2\x01\xC0','vzip.8 q0, q0'],
		['\xFF\xB2\x41\xC0','vzip.8 q2, q0'],
		['\xFF\xB2\x41\xC4','vzip.8 q2, q2'],
		# examples of wfe.w
		['\xF3\xAF\x80\x02','wfe.w'],
		# examples of wfi.w
		['\xF3\xAF\x80\x03','wfi.w'],
		# examples of yield.w
		['\xF3\xAF\x80\x01','yield.w'],
