[2025-09-17 01:05:01] START suite=qualcomm_srv trace=srv316_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv316_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2580106 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4994875 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4994875 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4994876 heartbeat IPC: 4.141 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13320181 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 21596050 heartbeat IPC: 1.208 cumulative IPC: 1.205 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29863052 heartbeat IPC: 1.21 cumulative IPC: 1.206 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38104576 heartbeat IPC: 1.213 cumulative IPC: 1.208 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46348919 heartbeat IPC: 1.213 cumulative IPC: 1.209 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54578237 heartbeat IPC: 1.215 cumulative IPC: 1.21 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv316_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 62922493 heartbeat IPC: 1.198 cumulative IPC: 1.208 (Simulation time: 00 hr 08 min 48 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71239754 heartbeat IPC: 1.202 cumulative IPC: 1.208 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 79545356 heartbeat IPC: 1.204 cumulative IPC: 1.207 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82854703 cumulative IPC: 1.207 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82854703 cumulative IPC: 1.207 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv316_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.207 instructions: 100000001 cycles: 82854703
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.21 Average ROB Occupancy at Mispredict: 29.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08488
BRANCH_INDIRECT: 0.3683
BRANCH_CONDITIONAL: 11.4
BRANCH_DIRECT_CALL: 0.4185
BRANCH_INDIRECT_CALL: 0.5419
BRANCH_RETURN: 0.4039


====Backend Stall Breakdown====
ROB_STALL: 959
LQ_STALL: 0
SQ_STALL: 44762


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.1376038

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 959

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 843

cpu0->cpu0_STLB TOTAL        ACCESS:    2109692 HIT:    2108993 MISS:        699 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109692 HIT:    2108993 MISS:        699 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 118.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9402734 HIT:    8695124 MISS:     707610 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7684399 HIT:    7042313 MISS:     642086 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579087 HIT:     523947 MISS:      55140 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137994 HIT:    1128360 MISS:       9634 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1254 HIT:        504 MISS:        750 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853339 HIT:    7786560 MISS:    8066779 MSHR_MERGE:    2000988
cpu0->cpu0_L1I LOAD         ACCESS:   15853339 HIT:    7786560 MISS:    8066779 MSHR_MERGE:    2000988
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30542715 HIT:   26686773 MISS:    3855942 MSHR_MERGE:    1656992
cpu0->cpu0_L1D LOAD         ACCESS:   16685573 HIT:   14584774 MISS:    2100799 MSHR_MERGE:     482191
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13855736 HIT:   12101879 MISS:    1753857 MSHR_MERGE:    1174769
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1406 HIT:        120 MISS:       1286 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13002274 HIT:   10716778 MISS:    2285496 MSHR_MERGE:    1160751
cpu0->cpu0_ITLB LOAD         ACCESS:   13002274 HIT:   10716778 MISS:    2285496 MSHR_MERGE:    1160751
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29056785 HIT:   27744780 MISS:    1312005 MSHR_MERGE:     327058
cpu0->cpu0_DTLB LOAD         ACCESS:   29056785 HIT:   27744780 MISS:    1312005 MSHR_MERGE:     327058
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->LLC TOTAL        ACCESS:     803089 HIT:     793389 MISS:       9700 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     642086 HIT:     632611 MISS:       9475 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55140 HIT:      55133 MISS:          7 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     105113 HIT:     105113 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        750 HIT:        532 MISS:        218 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         17
  ROW_BUFFER_MISS:       9683
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         17
  FULL:          0
Channel 0 REFRESHES ISSUED:       6904

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545977       521025        68058          632
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           60           60           15
  STLB miss resolved @ L2C                0           49          263          283           26
  STLB miss resolved @ LLC                0           20          226          348           36
  STLB miss resolved @ MEM                0            0           64          105          109

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196078        48008      1550584       110434           22
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            6            6
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            4            7           16            1
  STLB miss resolved @ MEM                0            0            5           15           17
[2025-09-17 01:17:10] END   suite=qualcomm_srv trace=srv316_ap (rc=0)
