Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 20 15:41:16 2025
| Host         : nankokit running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file synchronous_counter_control_sets_placed.rpt
| Design       : synchronous_counter
| Device       : xc7vx485t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            8 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+--------------------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+--------------------------------+------------------+----------------+
|  Q_A/D/state_C_i_2__2_n_0       |               | Q_A/D/state_reg_LDC_i_1__2_n_0 |                1 |              2 |
|  Q_A/D/state_C_i_2__2_n_0       |               | Q_A/D/state_reg_LDC_i_2__2_n_0 |                1 |              2 |
|  Q_A/D/state_reg_C_1            |               | Q_D/D/state_reg_LDC_i_1_n_0    |                1 |              2 |
|  Q_A/D/state_reg_C_1            |               | Q_D/D/state_reg_LDC_i_2_n_0    |                1 |              2 |
|  Q_B/D/state_reg_LDC_i_1__1_n_0 |               | Q_B/D/state_reg_LDC_i_2__1_n_0 |                1 |              2 |
|  Q_B/D/state_C_i_2_n_0          |               | Q_B/D/state_reg_LDC_i_1__1_n_0 |                1 |              2 |
|  Q_B/D/state_C_i_2_n_0          |               | Q_B/D/state_reg_LDC_i_2__1_n_0 |                1 |              2 |
|  Q_A/D/state_reg_LDC_i_1__2_n_0 |               | Q_A/D/state_reg_LDC_i_2__2_n_0 |                1 |              2 |
|  Q_A/D/state_reg_C_2            |               | Q_C/D/state_reg_LDC_i_2__0_n_0 |                1 |              2 |
|  Q_A/D/state_reg_C_2            |               | Q_C/D/state_reg_LDC_i_1__0_n_0 |                1 |              2 |
|  Q_D/D/state_reg_LDC_i_1_n_0    |               | Q_D/D/state_reg_LDC_i_2_n_0    |                1 |              2 |
|  Q_C/D/state_reg_LDC_i_1__0_n_0 |               | Q_C/D/state_reg_LDC_i_2__0_n_0 |                1 |              2 |
+---------------------------------+---------------+--------------------------------+------------------+----------------+


