#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 17:53:18 2019
# Process ID: 9384
# Current directory: D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.runs/synth_2
# Command line: vivado.exe -log manager.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source manager.tcl
# Log file: D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.runs/synth_2/manager.vds
# Journal file: D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source manager.tcl -notrace
Command: synth_design -top manager -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.484 ; gain = 95.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'manager' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd:23]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/clk_div.vhd:4' bound to instance 'clk_div_map' of component 'clk_div' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd:64]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/clk_div.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/clk_div.vhd:12]
INFO: [Synth 8-3491] module 'loadingBelt' declared at 'D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:6' bound to instance 'loadingBelt_map' of component 'loadingBelt' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd:71]
INFO: [Synth 8-638] synthesizing module 'loadingBelt' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'loadingBelt' (2#1) [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:22]
INFO: [Synth 8-3491] module 'PWM' declared at 'D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/PWM.vhd:5' bound to instance 'PWM_map' of component 'PWM' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd:84]
INFO: [Synth 8-638] synthesizing module 'PWM' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/PWM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PWM' (3#1) [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/PWM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'manager' (4#1) [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/manager.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 479.992 ; gain = 151.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.992 ; gain = 151.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.992 ; gain = 151.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/CONSTRAINT/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/CONSTRAINT/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/CONSTRAINT/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/manager_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/manager_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 823.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "temporal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'bit_robot_reg' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.srcs/sources_1/new/loadingBelt.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module loadingBelt 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clk_div_map/temporal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 823.070 ; gain = 494.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |    12|
|5     |LUT3   |     8|
|6     |LUT4   |     8|
|7     |LUT5   |    18|
|8     |LUT6   |    16|
|9     |FDCE   |    21|
|10    |FDRE   |    18|
|11    |LD     |     5|
|12    |IBUF   |     7|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            |   126|
|2     |  PWM_map         |PWM         |    31|
|3     |  clk_div_map     |clk_div     |    29|
|4     |  loadingBelt_map |loadingBelt |    55|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 839.184 ; gain = 167.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 839.184 ; gain = 510.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 839.184 ; gain = 523.336
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Usuario/Desktop/Loading-Belt-VHDL-structure/loading_belt/loading_belt.runs/synth_2/manager.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file manager_utilization_synth.rpt -pb manager_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 839.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 17:53:59 2019...
