
Microphone_record_play_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc10  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  0800bde0  0800bde0  0000cde0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c338  0800c338  0000e218  2**0
                  CONTENTS
  4 .ARM          00000008  0800c338  0800c338  0000d338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c340  0800c340  0000e218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c340  0800c340  0000d340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c344  0800c344  0000d344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800c348  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00020908  20000220  0800c560  0000e220  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  20020b28  0800c560  0000eb28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017879  00000000  00000000  0000e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000397b  00000000  00000000  00025ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00029440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e94  00000000  00000000  0002a748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000289a2  00000000  00000000  0002b5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c05  00000000  00000000  00053f7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2e11  00000000  00000000  0006cb83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f994  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d3c  00000000  00000000  0015f9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00165714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bdc8 	.word	0x0800bdc8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800bdc8 	.word	0x0800bdc8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ede:	4b10      	ldr	r3, [pc, #64]	@ (8000f20 <MX_DMA_Init+0x48>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f20 <MX_DMA_Init+0x48>)
 8000ee4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b0d      	ldr	r3, [pc, #52]	@ (8000f20 <MX_DMA_Init+0x48>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2039      	movs	r0, #57	@ 0x39
 8000efc:	f003 fe61 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f00:	2039      	movs	r0, #57	@ 0x39
 8000f02:	f003 fe7a 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2100      	movs	r1, #0
 8000f0a:	203c      	movs	r0, #60	@ 0x3c
 8000f0c:	f003 fe59 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000f10:	203c      	movs	r0, #60	@ 0x3c
 8000f12:	f003 fe72 	bl	8004bfa <HAL_NVIC_EnableIRQ>

}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023800 	.word	0x40023800

08000f24 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
 8000f38:	615a      	str	r2, [r3, #20]
 8000f3a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000f3c:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f3e:	4a21      	ldr	r2, [pc, #132]	@ (8000fc4 <MX_FMC_Init+0xa0>)
 8000f40:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000f42:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8000f48:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f50:	2208      	movs	r2, #8
 8000f52:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8000f54:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f56:	2220      	movs	r2, #32
 8000f58:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f5c:	2240      	movs	r2, #64	@ 0x40
 8000f5e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f62:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000f66:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000f68:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f74:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000f76:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000f7e:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f84:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000f86:	2302      	movs	r3, #2
 8000f88:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8000f8a:	2306      	movs	r3, #6
 8000f8c:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000f8e:	2304      	movs	r3, #4
 8000f90:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 8000f92:	2306      	movs	r3, #6
 8000f94:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
 8000f96:	2302      	movs	r3, #2
 8000f98:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4806      	ldr	r0, [pc, #24]	@ (8000fc0 <MX_FMC_Init+0x9c>)
 8000fa8:	f007 fb85 	bl	80086b6 <HAL_SDRAM_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8000fb2:	f000 fcf8 	bl	80019a6 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000fb6:	bf00      	nop
 8000fb8:	3720      	adds	r7, #32
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000023c 	.word	0x2000023c
 8000fc4:	a0000140 	.word	0xa0000140

08000fc8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80010cc <HAL_FMC_MspInit+0x104>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d16f      	bne.n	80010c4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8000fe4:	4b39      	ldr	r3, [pc, #228]	@ (80010cc <HAL_FMC_MspInit+0x104>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000fea:	4b39      	ldr	r3, [pc, #228]	@ (80010d0 <HAL_FMC_MspInit+0x108>)
 8000fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fee:	4a38      	ldr	r2, [pc, #224]	@ (80010d0 <HAL_FMC_MspInit+0x108>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6393      	str	r3, [r2, #56]	@ 0x38
 8000ff6:	4b36      	ldr	r3, [pc, #216]	@ (80010d0 <HAL_FMC_MspInit+0x108>)
 8000ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2
 8001002:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001006:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001014:	230c      	movs	r3, #12
 8001016:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	4619      	mov	r1, r3
 800101c:	482d      	ldr	r0, [pc, #180]	@ (80010d4 <HAL_FMC_MspInit+0x10c>)
 800101e:	f004 fadf 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8001022:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001026:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001030:	2303      	movs	r3, #3
 8001032:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001034:	230c      	movs	r3, #12
 8001036:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	4619      	mov	r1, r3
 800103c:	4826      	ldr	r0, [pc, #152]	@ (80010d8 <HAL_FMC_MspInit+0x110>)
 800103e:	f004 facf 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_10
 8001042:	f240 63cf 	movw	r3, #1743	@ 0x6cf
 8001046:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001054:	230c      	movs	r3, #12
 8001056:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	4619      	mov	r1, r3
 800105c:	481f      	ldr	r0, [pc, #124]	@ (80010dc <HAL_FMC_MspInit+0x114>)
 800105e:	f004 fabf 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001062:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001066:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	2302      	movs	r3, #2
 800106a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001070:	2303      	movs	r3, #3
 8001072:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001074:	230c      	movs	r3, #12
 8001076:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	4619      	mov	r1, r3
 800107c:	4818      	ldr	r0, [pc, #96]	@ (80010e0 <HAL_FMC_MspInit+0x118>)
 800107e:	f004 faaf 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5
 8001082:	f64f 732c 	movw	r3, #65324	@ 0xff2c
 8001086:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_9
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001094:	230c      	movs	r3, #12
 8001096:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	4619      	mov	r1, r3
 800109c:	4811      	ldr	r0, [pc, #68]	@ (80010e4 <HAL_FMC_MspInit+0x11c>)
 800109e:	f004 fa9f 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
 80010a2:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80010a6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010b4:	230c      	movs	r3, #12
 80010b6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	4619      	mov	r1, r3
 80010bc:	480a      	ldr	r0, [pc, #40]	@ (80010e8 <HAL_FMC_MspInit+0x120>)
 80010be:	f004 fa8f 	bl	80055e0 <HAL_GPIO_Init>
 80010c2:	e000      	b.n	80010c6 <HAL_FMC_MspInit+0xfe>
    return;
 80010c4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000270 	.word	0x20000270
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40021800 	.word	0x40021800
 80010d8:	40020c00 	.word	0x40020c00
 80010dc:	40022000 	.word	0x40022000
 80010e0:	40021400 	.word	0x40021400
 80010e4:	40021c00 	.word	0x40021c00
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80010f4:	f7ff ff68 	bl	8000fc8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b090      	sub	sp, #64	@ 0x40
 8001104:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	4b95      	ldr	r3, [pc, #596]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a94      	ldr	r2, [pc, #592]	@ (800136c <MX_GPIO_Init+0x26c>)
 800111c:	f043 0310 	orr.w	r3, r3, #16
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b92      	ldr	r3, [pc, #584]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0310 	and.w	r3, r3, #16
 800112a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800112c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800112e:	4b8f      	ldr	r3, [pc, #572]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a8e      	ldr	r2, [pc, #568]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001134:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b8c      	ldr	r3, [pc, #560]	@ (800136c <MX_GPIO_Init+0x26c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001142:	627b      	str	r3, [r7, #36]	@ 0x24
 8001144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	4b89      	ldr	r3, [pc, #548]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a88      	ldr	r2, [pc, #544]	@ (800136c <MX_GPIO_Init+0x26c>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b86      	ldr	r3, [pc, #536]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	623b      	str	r3, [r7, #32]
 800115c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800115e:	4b83      	ldr	r3, [pc, #524]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a82      	ldr	r2, [pc, #520]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001164:	f043 0308 	orr.w	r3, r3, #8
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b80      	ldr	r3, [pc, #512]	@ (800136c <MX_GPIO_Init+0x26c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	61fb      	str	r3, [r7, #28]
 8001174:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001176:	4b7d      	ldr	r3, [pc, #500]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a7c      	ldr	r2, [pc, #496]	@ (800136c <MX_GPIO_Init+0x26c>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b7a      	ldr	r3, [pc, #488]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	61bb      	str	r3, [r7, #24]
 800118c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b77      	ldr	r3, [pc, #476]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a76      	ldr	r2, [pc, #472]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b74      	ldr	r3, [pc, #464]	@ (800136c <MX_GPIO_Init+0x26c>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80011a6:	4b71      	ldr	r3, [pc, #452]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a70      	ldr	r2, [pc, #448]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b6e      	ldr	r3, [pc, #440]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80011be:	4b6b      	ldr	r3, [pc, #428]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a6a      	ldr	r2, [pc, #424]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b68      	ldr	r3, [pc, #416]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80011d6:	4b65      	ldr	r3, [pc, #404]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	4a64      	ldr	r2, [pc, #400]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e2:	4b62      	ldr	r3, [pc, #392]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ee:	4b5f      	ldr	r3, [pc, #380]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a5e      	ldr	r2, [pc, #376]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011f4:	f043 0320 	orr.w	r3, r3, #32
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	4b5c      	ldr	r3, [pc, #368]	@ (800136c <MX_GPIO_Init+0x26c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	f003 0320 	and.w	r3, r3, #32
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001206:	4b59      	ldr	r3, [pc, #356]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a58      	ldr	r2, [pc, #352]	@ (800136c <MX_GPIO_Init+0x26c>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b56      	ldr	r3, [pc, #344]	@ (800136c <MX_GPIO_Init+0x26c>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800121a:	603b      	str	r3, [r7, #0]
 800121c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE2 PE1 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 800121e:	2307      	movs	r3, #7
 8001220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001222:	2303      	movs	r3, #3
 8001224:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800122a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800122e:	4619      	mov	r1, r3
 8001230:	484f      	ldr	r0, [pc, #316]	@ (8001370 <MX_GPIO_Init+0x270>)
 8001232:	f004 f9d5 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG11 PG12
                           PG10 PG9 PG7 PG6
                           PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11|GPIO_PIN_12
 8001236:	f647 63c8 	movw	r3, #32456	@ 0x7ec8
 800123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001244:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001248:	4619      	mov	r1, r3
 800124a:	484a      	ldr	r0, [pc, #296]	@ (8001374 <MX_GPIO_Init+0x274>)
 800124c:	f004 f9c8 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 8001250:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001256:	2303      	movs	r3, #3
 8001258:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001262:	4619      	mov	r1, r3
 8001264:	4844      	ldr	r0, [pc, #272]	@ (8001378 <MX_GPIO_Init+0x278>)
 8001266:	f004 f9bb 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD5 PD3
                           PD4 PD2 PD12 PD13
                           PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
 800126a:	f643 03fc 	movw	r3, #14588	@ 0x38fc
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001270:	2303      	movs	r3, #3
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001278:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800127c:	4619      	mov	r1, r3
 800127e:	483f      	ldr	r0, [pc, #252]	@ (800137c <MX_GPIO_Init+0x27c>)
 8001280:	f004 f9ae 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 8001284:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800128a:	2303      	movs	r3, #3
 800128c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001292:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001296:	4619      	mov	r1, r3
 8001298:	4839      	ldr	r0, [pc, #228]	@ (8001380 <MX_GPIO_Init+0x280>)
 800129a:	f004 f9a1 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 800129e:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a4:	2303      	movs	r3, #3
 80012a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012b0:	4619      	mov	r1, r3
 80012b2:	4834      	ldr	r0, [pc, #208]	@ (8001384 <MX_GPIO_Init+0x284>)
 80012b4:	f004 f994 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80012b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012be:	2303      	movs	r3, #3
 80012c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80012c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012ca:	4619      	mov	r1, r3
 80012cc:	482e      	ldr	r0, [pc, #184]	@ (8001388 <MX_GPIO_Init+0x288>)
 80012ce:	f004 f987 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI5 PI12
                           PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12
 80012d2:	f24f 1330 	movw	r3, #61744	@ 0xf130
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d8:	2303      	movs	r3, #3
 80012da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012e4:	4619      	mov	r1, r3
 80012e6:	4829      	ldr	r0, [pc, #164]	@ (800138c <MX_GPIO_Init+0x28c>)
 80012e8:	f004 f97a 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 80012ec:	23ff      	movs	r3, #255	@ 0xff
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f0:	2303      	movs	r3, #3
 80012f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80012f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012fc:	4619      	mov	r1, r3
 80012fe:	4824      	ldr	r0, [pc, #144]	@ (8001390 <MX_GPIO_Init+0x290>)
 8001300:	f004 f96e 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_user_Pin;
 8001304:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001308:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800130a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800130e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Button_user_GPIO_Port, &GPIO_InitStruct);
 8001314:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001318:	4619      	mov	r1, r3
 800131a:	481c      	ldr	r0, [pc, #112]	@ (800138c <MX_GPIO_Init+0x28c>)
 800131c:	f004 f960 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH4 PH7 PH6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6;
 8001320:	23d0      	movs	r3, #208	@ 0xd0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001324:	2303      	movs	r3, #3
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800132c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001330:	4619      	mov	r1, r3
 8001332:	4818      	ldr	r0, [pc, #96]	@ (8001394 <MX_GPIO_Init+0x294>)
 8001334:	f004 f954 	bl	80055e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF6 PF10 PF9
                           PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_9
 8001338:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133e:	2303      	movs	r3, #3
 8001340:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001346:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800134a:	4619      	mov	r1, r3
 800134c:	4812      	ldr	r0, [pc, #72]	@ (8001398 <MX_GPIO_Init+0x298>)
 800134e:	f004 f947 	bl	80055e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	2028      	movs	r0, #40	@ 0x28
 8001358:	f003 fc33 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800135c:	2028      	movs	r0, #40	@ 0x28
 800135e:	f003 fc4c 	bl	8004bfa <HAL_NVIC_EnableIRQ>

}
 8001362:	bf00      	nop
 8001364:	3740      	adds	r7, #64	@ 0x40
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800
 8001370:	40021000 	.word	0x40021000
 8001374:	40021800 	.word	0x40021800
 8001378:	40020400 	.word	0x40020400
 800137c:	40020c00 	.word	0x40020c00
 8001380:	40020800 	.word	0x40020800
 8001384:	40020000 	.word	0x40020000
 8001388:	40022400 	.word	0x40022400
 800138c:	40022000 	.word	0x40022000
 8001390:	40022800 	.word	0x40022800
 8001394:	40021c00 	.word	0x40021c00
 8001398:	40021400 	.word	0x40021400

0800139c <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80013ae:	2320      	movs	r3, #32
 80013b0:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80013b2:	f3bf 8f4f 	dsb	sy
}
 80013b6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80013b8:	e00b      	b.n	80013d2 <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80013ba:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <SCB_CleanDCache_by_Addr+0x54>)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	693a      	ldr	r2, [r7, #16]
 80013c6:	4413      	add	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	dcf0      	bgt.n	80013ba <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80013d8:	f3bf 8f4f 	dsb	sy
}
 80013dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013de:	f3bf 8f6f 	isb	sy
}
 80013e2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80013e4:	bf00      	nop
 80013e6:	371c      	adds	r7, #28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80013fa:	f000 faa7 	bl	800194c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013fe:	f003 fa83 	bl	8004908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001402:	f000 f8f7 	bl	80015f4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001406:	f000 f963 	bl	80016d0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140a:	f7ff fe79 	bl	8001100 <MX_GPIO_Init>
  MX_DMA_Init();
 800140e:	f7ff fd63 	bl	8000ed8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001412:	f000 fdf9 	bl	8002008 <MX_USART1_UART_Init>
  MX_SAI1_Init();
 8001416:	f000 facd 	bl	80019b4 <MX_SAI1_Init>
  MX_FMC_Init();
 800141a:	f7ff fd83 	bl	8000f24 <MX_FMC_Init>

  /* USER CODE BEGIN 2 */

  /* Initialize SDRAM */
  BSP_SDRAM_Init();
 800141e:	f003 f8bd 	bl	800459c <BSP_SDRAM_Init>

  /* Initialize Audio Recorder */
	if (BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) == AUDIO_OK)
 8001422:	2202      	movs	r2, #2
 8001424:	2110      	movs	r1, #16
 8001426:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800142a:	f002 fe6d 	bl	8004108 <BSP_AUDIO_IN_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <main+0x46>
	{
		printf("Audio input setup OK\r\n");
 8001434:	485e      	ldr	r0, [pc, #376]	@ (80015b0 <main+0x1bc>)
 8001436:	f008 fd59 	bl	8009eec <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  check_button_release();
 800143a:	f000 fa73 	bl	8001924 <check_button_release>
	  printf("Waiting for input to record...\r\n");
 800143e:	485d      	ldr	r0, [pc, #372]	@ (80015b4 <main+0x1c0>)
 8001440:	f008 fd54 	bl	8009eec <puts>
	  HAL_Delay(1000);
 8001444:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001448:	f003 fabc 	bl	80049c4 <HAL_Delay>
	  if (button_pressed == 1)
 800144c:	4b5a      	ldr	r3, [pc, #360]	@ (80015b8 <main+0x1c4>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b01      	cmp	r3, #1
 8001454:	d1f1      	bne.n	800143a <main+0x46>
	  {
		  check_button_release();
 8001456:	f000 fa65 	bl	8001924 <check_button_release>
		  printf("recording...\r\n");
 800145a:	4858      	ldr	r0, [pc, #352]	@ (80015bc <main+0x1c8>)
 800145c:	f008 fd46 	bl	8009eec <puts>
		  /* Start Recording */
		  BSP_AUDIO_IN_Record(internal_buffer, AUDIO_BLOCK_SIZE);
 8001460:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
 8001464:	4856      	ldr	r0, [pc, #344]	@ (80015c0 <main+0x1cc>)
 8001466:	f002 fecd 	bl	8004204 <BSP_AUDIO_IN_Record>
		  for (block_number = 0; block_number < AUDIO_NB_BLOCKS; block_number++)
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	e069      	b.n	8001544 <main+0x150>
		    /* Wait end of half block recording */
		    while(audio_rec_buffer_state != BUFFER_OFFSET_HALF)
		    {
		      //printf("Waiting for BUFFER_OFFSET_HALF...\r\n");
		      //HAL_Delay(1000);
		      if (button_pressed == 1)
 8001470:	4b51      	ldr	r3, [pc, #324]	@ (80015b8 <main+0x1c4>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d105      	bne.n	8001486 <main+0x92>
		      {
		    	check_button_release();
 800147a:	f000 fa53 	bl	8001924 <check_button_release>
		        /* Stop Player before close Test */
		        BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800147e:	2002      	movs	r0, #2
 8001480:	f002 fc30 	bl	8003ce4 <BSP_AUDIO_OUT_Stop>
		        return;
 8001484:	e08f      	b.n	80015a6 <main+0x1b2>
		    while(audio_rec_buffer_state != BUFFER_OFFSET_HALF)
 8001486:	4b4f      	ldr	r3, [pc, #316]	@ (80015c4 <main+0x1d0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d1f0      	bne.n	8001470 <main+0x7c>
		      }
		    }

		    audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 800148e:	4b4d      	ldr	r3, [pc, #308]	@ (80015c4 <main+0x1d0>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]

		    /* Copy recorded 1st half block in SDRAM */

		    printf("DMA State: %d\r\n", HAL_DMA_GetState(&hdma_sai1_a));
 8001494:	484c      	ldr	r0, [pc, #304]	@ (80015c8 <main+0x1d4>)
 8001496:	f003 ffa9 	bl	80053ec <HAL_DMA_GetState>
 800149a:	4603      	mov	r3, r0
 800149c:	4619      	mov	r1, r3
 800149e:	484b      	ldr	r0, [pc, #300]	@ (80015cc <main+0x1d8>)
 80014a0:	f008 fcbc 	bl	8009e1c <iprintf>

		    printf("DMA Error: %lu\r\n", HAL_DMA_GetError(&hdma_sai1_a));
 80014a4:	4848      	ldr	r0, [pc, #288]	@ (80015c8 <main+0x1d4>)
 80014a6:	f003 ffaf 	bl	8005408 <HAL_DMA_GetError>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4619      	mov	r1, r3
 80014ae:	4848      	ldr	r0, [pc, #288]	@ (80015d0 <main+0x1dc>)
 80014b0:	f008 fcb4 	bl	8009e1c <iprintf>

		    if (HAL_DMA_GetState(&haudio_in_sai) == HAL_DMA_STATE_READY) {
 80014b4:	4847      	ldr	r0, [pc, #284]	@ (80015d4 <main+0x1e0>)
 80014b6:	f003 ff99 	bl	80053ec <HAL_DMA_GetState>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d11e      	bne.n	80014fe <main+0x10a>
		        // DMA is ready, it's safe to use memcpy
			    printf("Copying data to memory...\r\n");
 80014c0:	4845      	ldr	r0, [pc, #276]	@ (80015d8 <main+0x1e4>)
 80014c2:	f008 fd13 	bl	8009eec <puts>
			    memcpy((uint32_t *)(AUDIO_REC_START_ADDR + (block_number * AUDIO_BLOCK_SIZE * 2)),
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4613      	mov	r3, r2
 80014ca:	03db      	lsls	r3, r3, #15
 80014cc:	1a9b      	subs	r3, r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80014d4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80014d8:	4939      	ldr	r1, [pc, #228]	@ (80015c0 <main+0x1cc>)
 80014da:	4618      	mov	r0, r3
 80014dc:	f008 fe65 	bl	800a1aa <memcpy>
			           internal_buffer,
			           AUDIO_BLOCK_SIZE);
			    printf("Copy complete.\r\n");
 80014e0:	483e      	ldr	r0, [pc, #248]	@ (80015dc <main+0x1e8>)
 80014e2:	f008 fd03 	bl	8009eec <puts>
		    }


		    /* Wait end of one block recording */
		    while(audio_rec_buffer_state != BUFFER_OFFSET_FULL)
 80014e6:	e00a      	b.n	80014fe <main+0x10a>
		    {
		      if (button_pressed == 1)
 80014e8:	4b33      	ldr	r3, [pc, #204]	@ (80015b8 <main+0x1c4>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d105      	bne.n	80014fe <main+0x10a>
		      {
			    check_button_release();
 80014f2:	f000 fa17 	bl	8001924 <check_button_release>
		        /* Stop Player before close Test */
		        BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80014f6:	2002      	movs	r0, #2
 80014f8:	f002 fbf4 	bl	8003ce4 <BSP_AUDIO_OUT_Stop>
		        return;
 80014fc:	e053      	b.n	80015a6 <main+0x1b2>
		    while(audio_rec_buffer_state != BUFFER_OFFSET_FULL)
 80014fe:	4b31      	ldr	r3, [pc, #196]	@ (80015c4 <main+0x1d0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b02      	cmp	r3, #2
 8001504:	d1f0      	bne.n	80014e8 <main+0xf4>
		      }
		    }
		    audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 8001506:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <main+0x1d0>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
		    /* Copy recorded 2nd half block in SDRAM */



		    if (HAL_DMA_GetState(&hdma_sai1_a) == HAL_DMA_STATE_READY) {
 800150c:	482e      	ldr	r0, [pc, #184]	@ (80015c8 <main+0x1d4>)
 800150e:	f003 ff6d 	bl	80053ec <HAL_DMA_GetState>
 8001512:	4603      	mov	r3, r0
 8001514:	2b01      	cmp	r3, #1
 8001516:	d112      	bne.n	800153e <main+0x14a>
		        // DMA is ready, it's safe to use memcpy
		    	printf("Copying data to memory...\r\n");
 8001518:	482f      	ldr	r0, [pc, #188]	@ (80015d8 <main+0x1e4>)
 800151a:	f008 fce7 	bl	8009eec <puts>
			    memcpy((uint32_t *)(AUDIO_REC_START_ADDR + (block_number * AUDIO_BLOCK_SIZE * 2)),
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	4613      	mov	r3, r2
 8001522:	03db      	lsls	r3, r3, #15
 8001524:	1a9b      	subs	r3, r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 800152c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001530:	4923      	ldr	r1, [pc, #140]	@ (80015c0 <main+0x1cc>)
 8001532:	4618      	mov	r0, r3
 8001534:	f008 fe39 	bl	800a1aa <memcpy>
			           internal_buffer,
			           AUDIO_BLOCK_SIZE);
			    printf("Copy complete.\r\n");
 8001538:	4828      	ldr	r0, [pc, #160]	@ (80015dc <main+0x1e8>)
 800153a:	f008 fcd7 	bl	8009eec <puts>
		  for (block_number = 0; block_number < AUDIO_NB_BLOCKS; block_number++)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3301      	adds	r3, #1
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d99d      	bls.n	8001486 <main+0x92>
		    }


		  }
		  printf("stopped recording\r\n");
 800154a:	4825      	ldr	r0, [pc, #148]	@ (80015e0 <main+0x1ec>)
 800154c:	f008 fcce 	bl	8009eec <puts>
		  BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 8001550:	2002      	movs	r0, #2
 8001552:	f002 fe6f 	bl	8004234 <BSP_AUDIO_IN_Stop>

		  for (int i = 0; i < 512; i++) {
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	e00b      	b.n	8001574 <main+0x180>
		      printf("SDRAM Data[%d]: %02X\r\n", i, ((uint8_t *)AUDIO_REC_START_ADDR)[i]);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	6839      	ldr	r1, [r7, #0]
 8001568:	481e      	ldr	r0, [pc, #120]	@ (80015e4 <main+0x1f0>)
 800156a:	f008 fc57 	bl	8009e1c <iprintf>
		  for (int i = 0; i < 512; i++) {
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800157a:	dbef      	blt.n	800155c <main+0x168>
		  }

		  printf("playing recording...\r\n");
 800157c:	481a      	ldr	r0, [pc, #104]	@ (80015e8 <main+0x1f4>)
 800157e:	f008 fcb5 	bl	8009eec <puts>
		  /* -----------Start Playback -------------- */
		  /* Initialize audio IN at REC_FREQ*/
		  BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, DEFAULT_AUDIO_IN_FREQ);
 8001582:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001586:	2146      	movs	r1, #70	@ 0x46
 8001588:	2002      	movs	r0, #2
 800158a:	f002 fb2f 	bl	8003bec <BSP_AUDIO_OUT_Init>
		  BSP_AUDIO_OUT_SetAudioFrameSlot(CODEC_AUDIOFRAME_SLOT_02);
 800158e:	2005      	movs	r0, #5
 8001590:	f002 fbca 	bl	8003d28 <BSP_AUDIO_OUT_SetAudioFrameSlot>

		  /* Play the recorded buffer*/
		  AUDIO_Start(AUDIO_REC_START_ADDR, AUDIO_BLOCK_SIZE * AUDIO_NB_BLOCKS * 2);  /* Use Audio play demo to playback sound */
 8001594:	4915      	ldr	r1, [pc, #84]	@ (80015ec <main+0x1f8>)
 8001596:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 800159a:	f000 f8d3 	bl	8001744 <AUDIO_Start>
		  printf("playback end...\r\n");
 800159e:	4814      	ldr	r0, [pc, #80]	@ (80015f0 <main+0x1fc>)
 80015a0:	f008 fca4 	bl	8009eec <puts>
  {
 80015a4:	e749      	b.n	800143a <main+0x46>
		  */

	  }
  }
  /* USER CODE END 3 */
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	0800bde0 	.word	0x0800bde0
 80015b4:	0800bdf8 	.word	0x0800bdf8
 80015b8:	20020494 	.word	0x20020494
 80015bc:	0800be18 	.word	0x0800be18
 80015c0:	20000494 	.word	0x20000494
 80015c4:	20020490 	.word	0x20020490
 80015c8:	200205a0 	.word	0x200205a0
 80015cc:	0800be28 	.word	0x0800be28
 80015d0:	0800be38 	.word	0x0800be38
 80015d4:	200207d4 	.word	0x200207d4
 80015d8:	0800be4c 	.word	0x0800be4c
 80015dc:	0800be68 	.word	0x0800be68
 80015e0:	0800be78 	.word	0x0800be78
 80015e4:	0800be8c 	.word	0x0800be8c
 80015e8:	0800bea4 	.word	0x0800bea4
 80015ec:	0007fff0 	.word	0x0007fff0
 80015f0:	0800bebc 	.word	0x0800bebc

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b094      	sub	sp, #80	@ 0x50
 80015f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fa:	f107 0320 	add.w	r3, r7, #32
 80015fe:	2230      	movs	r2, #48	@ 0x30
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f008 fd52 	bl	800a0ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001608:	f107 030c 	add.w	r3, r7, #12
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001618:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <SystemClock_Config+0xd4>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	4a2a      	ldr	r2, [pc, #168]	@ (80016c8 <SystemClock_Config+0xd4>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	@ 0x40
 8001624:	4b28      	ldr	r3, [pc, #160]	@ (80016c8 <SystemClock_Config+0xd4>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001630:	4b26      	ldr	r3, [pc, #152]	@ (80016cc <SystemClock_Config+0xd8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a25      	ldr	r2, [pc, #148]	@ (80016cc <SystemClock_Config+0xd8>)
 8001636:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800163a:	6013      	str	r3, [r2, #0]
 800163c:	4b23      	ldr	r3, [pc, #140]	@ (80016cc <SystemClock_Config+0xd8>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001648:	2301      	movs	r3, #1
 800164a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800164c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001650:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001652:	2302      	movs	r3, #2
 8001654:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001656:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800165a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800165c:	2319      	movs	r3, #25
 800165e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001660:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001664:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001666:	2302      	movs	r3, #2
 8001668:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800166a:	2309      	movs	r3, #9
 800166c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800166e:	f107 0320 	add.w	r3, r7, #32
 8001672:	4618      	mov	r0, r3
 8001674:	f005 f8ca 	bl	800680c <HAL_RCC_OscConfig>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800167e:	f000 f992 	bl	80019a6 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001682:	f005 f873 	bl	800676c <HAL_PWREx_EnableOverDrive>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800168c:	f000 f98b 	bl	80019a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001690:	230f      	movs	r3, #15
 8001692:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001694:	2302      	movs	r3, #2
 8001696:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800169c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	2107      	movs	r1, #7
 80016ae:	4618      	mov	r0, r3
 80016b0:	f005 fb50 	bl	8006d54 <HAL_RCC_ClockConfig>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <SystemClock_Config+0xca>
  {
    Error_Handler();
 80016ba:	f000 f974 	bl	80019a6 <Error_Handler>
  }
}
 80016be:	bf00      	nop
 80016c0:	3750      	adds	r7, #80	@ 0x50
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40007000 	.word	0x40007000

080016d0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b0a2      	sub	sp, #136	@ 0x88
 80016d4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2284      	movs	r2, #132	@ 0x84
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f008 fce5 	bl	800a0ac <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80016e2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80016e6:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 80016e8:	2364      	movs	r3, #100	@ 0x64
 80016ea:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80016ec:	2305      	movs	r3, #5
 80016ee:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80016f0:	2302      	movs	r3, #2
 80016f2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80016f4:	2303      	movs	r3, #3
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80016fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001700:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8001702:	2300      	movs	r3, #0
 8001704:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4618      	mov	r0, r3
 800170a:	f005 fd09 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <PeriphCommonClock_Config+0x48>
  {
    Error_Handler();
 8001714:	f000 f947 	bl	80019a6 <Error_Handler>
  }
}
 8001718:	bf00      	nop
 800171a:	3788      	adds	r7, #136	@ 0x88
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8001728:	1d39      	adds	r1, r7, #4
 800172a:	2364      	movs	r3, #100	@ 0x64
 800172c:	2201      	movs	r2, #1
 800172e:	4804      	ldr	r0, [pc, #16]	@ (8001740 <__io_putchar+0x20>)
 8001730:	f007 f8a0 	bl	8008874 <HAL_UART_Transmit>
return ch;
 8001734:	687b      	ldr	r3, [r7, #4]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20020668 	.word	0x20020668

08001744 <AUDIO_Start>:


AUDIO_ErrorTypeDef AUDIO_Start(uint32_t audio_start_address, uint32_t audio_file_size)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t bytesread;

  buffer_ctl.state = BUFFER_OFFSET_NONE;
 800174e:	4b17      	ldr	r3, [pc, #92]	@ (80017ac <AUDIO_Start+0x68>)
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  AudioStartAddress = audio_start_address;
 8001756:	4a16      	ldr	r2, [pc, #88]	@ (80017b0 <AUDIO_Start+0x6c>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6013      	str	r3, [r2, #0]
  AudioFileSize = audio_file_size;
 800175c:	4a15      	ldr	r2, [pc, #84]	@ (80017b4 <AUDIO_Start+0x70>)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	6013      	str	r3, [r2, #0]
  bytesread = GetData( (void *)AudioStartAddress,
 8001762:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <AUDIO_Start+0x6c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800176c:	4a0f      	ldr	r2, [pc, #60]	@ (80017ac <AUDIO_Start+0x68>)
 800176e:	2100      	movs	r1, #0
 8001770:	f000 f824 	bl	80017bc <GetData>
 8001774:	60f8      	str	r0, [r7, #12]
                      0,
                      &buffer_ctl.buff[0],
                      AUDIO_BUFFER_SIZE);
  if(bytesread > 0)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d012      	beq.n	80017a2 <AUDIO_Start+0x5e>
  {
    /* Clean Data Cache to update the content of the SRAM */
    SCB_CleanDCache_by_Addr((uint32_t*)&buffer_ctl.buff[0], AUDIO_BUFFER_SIZE/2);
 800177c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001780:	480a      	ldr	r0, [pc, #40]	@ (80017ac <AUDIO_Start+0x68>)
 8001782:	f7ff fe0b 	bl	800139c <SCB_CleanDCache_by_Addr>

    BSP_AUDIO_OUT_Play((uint16_t*)&buffer_ctl.buff[0], AUDIO_BUFFER_SIZE);
 8001786:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800178a:	4808      	ldr	r0, [pc, #32]	@ (80017ac <AUDIO_Start+0x68>)
 800178c:	f002 fa80 	bl	8003c90 <BSP_AUDIO_OUT_Play>
    audio_state = AUDIO_STATE_PLAYING;
 8001790:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <AUDIO_Start+0x74>)
 8001792:	2202      	movs	r2, #2
 8001794:	701a      	strb	r2, [r3, #0]
    buffer_ctl.fptr = bytesread;
 8001796:	4a05      	ldr	r2, [pc, #20]	@ (80017ac <AUDIO_Start+0x68>)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return AUDIO_ERROR_NONE;
 800179e:	2300      	movs	r3, #0
 80017a0:	e000      	b.n	80017a4 <AUDIO_Start+0x60>
  }
  return AUDIO_ERROR_IO;
 80017a2:	2302      	movs	r3, #2
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000280 	.word	0x20000280
 80017b0:	2000048c 	.word	0x2000048c
 80017b4:	20000490 	.word	0x20000490
 80017b8:	20000488 	.word	0x20000488

080017bc <GetData>:

static uint32_t GetData(void *pdata, uint32_t offset, uint8_t *pbuf, uint32_t NbrOfData)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
 80017c8:	603b      	str	r3, [r7, #0]
  uint8_t *lptr = pdata;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	613b      	str	r3, [r7, #16]
  uint32_t ReadDataNbr;

  ReadDataNbr = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  printf("offset: %lu, AudioFileSize: %lu, NbrOfData: %lu\r\n", offset, AudioFileSize, NbrOfData);
 80017d2:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <GetData+0x74>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	68b9      	ldr	r1, [r7, #8]
 80017da:	4816      	ldr	r0, [pc, #88]	@ (8001834 <GetData+0x78>)
 80017dc:	f008 fb1e 	bl	8009e1c <iprintf>

  printf("pdata: %p, pbuf: %p\r\n", pdata, pbuf);
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	68f9      	ldr	r1, [r7, #12]
 80017e4:	4814      	ldr	r0, [pc, #80]	@ (8001838 <GetData+0x7c>)
 80017e6:	f008 fb19 	bl	8009e1c <iprintf>
  printf("buffer ctl.buff : %p\r\n", buffer_ctl.buff);
 80017ea:	4914      	ldr	r1, [pc, #80]	@ (800183c <GetData+0x80>)
 80017ec:	4814      	ldr	r0, [pc, #80]	@ (8001840 <GetData+0x84>)
 80017ee:	f008 fb15 	bl	8009e1c <iprintf>

  while(((offset + ReadDataNbr) < AudioFileSize) && (ReadDataNbr < NbrOfData))
 80017f2:	e00c      	b.n	800180e <GetData+0x52>
  {
    pbuf[ReadDataNbr]= lptr [offset + ReadDataNbr];
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	4413      	add	r3, r2
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	441a      	add	r2, r3
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	440b      	add	r3, r1
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	701a      	strb	r2, [r3, #0]
    ReadDataNbr++;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	3301      	adds	r3, #1
 800180c:	617b      	str	r3, [r7, #20]
  while(((offset + ReadDataNbr) < AudioFileSize) && (ReadDataNbr < NbrOfData))
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	441a      	add	r2, r3
 8001814:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <GetData+0x74>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d203      	bcs.n	8001824 <GetData+0x68>
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d3e7      	bcc.n	80017f4 <GetData+0x38>
  }
  return ReadDataNbr;
 8001824:	697b      	ldr	r3, [r7, #20]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000490 	.word	0x20000490
 8001834:	0800bed0 	.word	0x0800bed0
 8001838:	0800bf04 	.word	0x0800bf04
 800183c:	20000280 	.word	0x20000280
 8001840:	0800bf1c 	.word	0x0800bf1c

08001844 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);

  if (GPIO_Pin == Button_user_Pin && button_pressed == 0)
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001854:	d10a      	bne.n	800186c <HAL_GPIO_EXTI_Callback+0x28>
 8001856:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <HAL_GPIO_EXTI_Callback+0x30>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d105      	bne.n	800186c <HAL_GPIO_EXTI_Callback+0x28>
      {
	  	  button_pressed = 1;
 8001860:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <HAL_GPIO_EXTI_Callback+0x30>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
	  	  printf("Button pressed...\r\n");
 8001866:	4804      	ldr	r0, [pc, #16]	@ (8001878 <HAL_GPIO_EXTI_Callback+0x34>)
 8001868:	f008 fb40 	bl	8009eec <puts>
      }

}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20020494 	.word	0x20020494
 8001878:	0800bf34 	.word	0x0800bf34

0800187c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  if(audio_state == AUDIO_STATE_PLAYING)
 8001880:	4b06      	ldr	r3, [pc, #24]	@ (800189c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b02      	cmp	r3, #2
 8001886:	d103      	bne.n	8001890 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x14>
  {
    /* allows AUDIO_Process() to refill 2nd part of the buffer  */
    buffer_ctl.state = BUFFER_OFFSET_FULL;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800188a:	2202      	movs	r2, #2
 800188c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  }
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000488 	.word	0x20000488
 80018a0:	20000280 	.word	0x20000280

080018a4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  if(audio_state == AUDIO_STATE_PLAYING)
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d103      	bne.n	80018b8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x14>
  {
    /* allows AUDIO_Process() to refill 1st part of the buffer  */
    buffer_ctl.state = BUFFER_OFFSET_HALF;
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  }
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000488 	.word	0x20000488
 80018c8:	20000280 	.word	0x20000280

080018cc <BSP_AUDIO_IN_TransferComplete_CallBack>:

void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  printf("Full Transfer Callback triggered.\r\n");
 80018d0:	4803      	ldr	r0, [pc, #12]	@ (80018e0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x14>)
 80018d2:	f008 fb0b 	bl	8009eec <puts>
  audio_rec_buffer_state = BUFFER_OFFSET_FULL;
 80018d6:	4b03      	ldr	r3, [pc, #12]	@ (80018e4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x18>)
 80018d8:	2202      	movs	r2, #2
 80018da:	601a      	str	r2, [r3, #0]
  return;
 80018dc:	bf00      	nop
}
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	0800bf48 	.word	0x0800bf48
 80018e4:	20020490 	.word	0x20020490

080018e8 <BSP_AUDIO_IN_HalfTransfer_CallBack>:

void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  printf("Half Transfer Callback triggered.\r\n");
 80018ec:	4803      	ldr	r0, [pc, #12]	@ (80018fc <BSP_AUDIO_IN_HalfTransfer_CallBack+0x14>)
 80018ee:	f008 fafd 	bl	8009eec <puts>
  audio_rec_buffer_state = BUFFER_OFFSET_HALF;
 80018f2:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x18>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
  return;
 80018f8:	bf00      	nop
}
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	0800bf6c 	.word	0x0800bf6c
 8001900:	20020490 	.word	0x20020490

08001904 <BSP_AUDIO_IN_Error_CallBack>:

void BSP_AUDIO_IN_Error_CallBack(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
  /* Display message on the LCD screen */
  printf("DMA ERROR\r\n");
 8001908:	4805      	ldr	r0, [pc, #20]	@ (8001920 <BSP_AUDIO_IN_Error_CallBack+0x1c>)
 800190a:	f008 faef 	bl	8009eec <puts>

  /* Stop the program with an infinite loop */
  while (BSP_PB_GetState(BUTTON_KEY) != RESET)
 800190e:	bf00      	nop
 8001910:	2002      	movs	r0, #2
 8001912:	f001 ff87 	bl	8003824 <BSP_PB_GetState>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
  {
    return;
 800191a:	bf00      	nop
  }
  /* could also generate a system reset to recover from the error */
  /* .... */
}
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	0800bf90 	.word	0x0800bf90

08001924 <check_button_release>:

void check_button_release()
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOI, Button_user_Pin) == GPIO_PIN_RESET) button_pressed = 0;
 8001928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800192c:	4805      	ldr	r0, [pc, #20]	@ (8001944 <check_button_release+0x20>)
 800192e:	f004 f90f 	bl	8005b50 <HAL_GPIO_ReadPin>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d102      	bne.n	800193e <check_button_release+0x1a>
 8001938:	4b03      	ldr	r3, [pc, #12]	@ (8001948 <check_button_release+0x24>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40022000 	.word	0x40022000
 8001948:	20020494 	.word	0x20020494

0800194c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800195e:	f003 f967 	bl	8004c30 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001962:	2301      	movs	r3, #1
 8001964:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001966:	2300      	movs	r3, #0
 8001968:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 800196a:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800196e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8001970:	2316      	movs	r3, #22
 8001972:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001974:	2300      	movs	r3, #0
 8001976:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001978:	2300      	movs	r3, #0
 800197a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800197c:	2303      	movs	r3, #3
 800197e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001984:	2300      	movs	r3, #0
 8001986:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001990:	463b      	mov	r3, r7
 8001992:	4618      	mov	r0, r3
 8001994:	f003 f984 	bl	8004ca0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001998:	2004      	movs	r0, #4
 800199a:	f003 f961 	bl	8004c60 <HAL_MPU_Enable>

}
 800199e:	bf00      	nop
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80019aa:	b672      	cpsid	i
}
 80019ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ae:	bf00      	nop
 80019b0:	e7fd      	b.n	80019ae <Error_Handler+0x8>
	...

080019b4 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80019b8:	4b4c      	ldr	r3, [pc, #304]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019ba:	4a4d      	ldr	r2, [pc, #308]	@ (8001af0 <MX_SAI1_Init+0x13c>)
 80019bc:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80019be:	4b4b      	ldr	r3, [pc, #300]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80019c4:	4b49      	ldr	r3, [pc, #292]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80019ca:	4b48      	ldr	r3, [pc, #288]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019cc:	2280      	movs	r2, #128	@ 0x80
 80019ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80019d0:	4b46      	ldr	r3, [pc, #280]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80019d6:	4b45      	ldr	r3, [pc, #276]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019d8:	2200      	movs	r2, #0
 80019da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80019dc:	4b43      	ldr	r3, [pc, #268]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80019e2:	4b42      	ldr	r3, [pc, #264]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80019e8:	4b40      	ldr	r3, [pc, #256]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80019ee:	4b3f      	ldr	r3, [pc, #252]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 80019f4:	4b3d      	ldr	r3, [pc, #244]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019f6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80019fa:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80019fc:	4b3b      	ldr	r3, [pc, #236]	@ (8001aec <MX_SAI1_Init+0x138>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001a02:	4b3a      	ldr	r3, [pc, #232]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001a08:	4b38      	ldr	r3, [pc, #224]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8001a0e:	4b37      	ldr	r3, [pc, #220]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a10:	2210      	movs	r2, #16
 8001a12:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001a14:	4b35      	ldr	r3, [pc, #212]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001a1a:	4b34      	ldr	r3, [pc, #208]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001a20:	4b32      	ldr	r3, [pc, #200]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001a26:	4b31      	ldr	r3, [pc, #196]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001a32:	4b2e      	ldr	r3, [pc, #184]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001a44:	4829      	ldr	r0, [pc, #164]	@ (8001aec <MX_SAI1_Init+0x138>)
 8001a46:	f006 f9a7 	bl	8007d98 <HAL_SAI_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_SAI1_Init+0xa0>
  {
    Error_Handler();
 8001a50:	f7ff ffa9 	bl	80019a6 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001a54:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a56:	4a28      	ldr	r2, [pc, #160]	@ (8001af8 <MX_SAI1_Init+0x144>)
 8001a58:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001a5a:	4b26      	ldr	r3, [pc, #152]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 8001a60:	4b24      	ldr	r3, [pc, #144]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a62:	2202      	movs	r2, #2
 8001a64:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_16;
 8001a66:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a68:	2280      	movs	r2, #128	@ 0x80
 8001a6a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001a6c:	4b21      	ldr	r3, [pc, #132]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001a72:	4b20      	ldr	r3, [pc, #128]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001a78:	4b1e      	ldr	r3, [pc, #120]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001a90:	4b18      	ldr	r3, [pc, #96]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001a96:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001a9c:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 16;
 8001aa2:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001aa4:	2210      	movs	r2, #16
 8001aa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001aae:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001acc:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001ad2:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001ad8:	4806      	ldr	r0, [pc, #24]	@ (8001af4 <MX_SAI1_Init+0x140>)
 8001ada:	f006 f95d 	bl	8007d98 <HAL_SAI_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_SAI1_Init+0x134>
  {
    Error_Handler();
 8001ae4:	f7ff ff5f 	bl	80019a6 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20020498 	.word	0x20020498
 8001af0:	40015804 	.word	0x40015804
 8001af4:	2002051c 	.word	0x2002051c
 8001af8:	40015824 	.word	0x40015824

08001afc <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	@ 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a61      	ldr	r2, [pc, #388]	@ (8001c90 <HAL_SAI_MspInit+0x194>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d15b      	bne.n	8001bc6 <HAL_SAI_MspInit+0xca>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8001b0e:	4b61      	ldr	r3, [pc, #388]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10b      	bne.n	8001b2e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001b16:	4b60      	ldr	r3, [pc, #384]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1a:	4a5f      	ldr	r2, [pc, #380]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001b1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b22:	4b5d      	ldr	r3, [pc, #372]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001b2e:	4b59      	ldr	r3, [pc, #356]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	3301      	adds	r3, #1
 8001b34:	4a57      	ldr	r2, [pc, #348]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001b36:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001b38:	2370      	movs	r3, #112	@ 0x70
 8001b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001b48:	2306      	movs	r3, #6
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	4619      	mov	r1, r3
 8001b52:	4852      	ldr	r0, [pc, #328]	@ (8001c9c <HAL_SAI_MspInit+0x1a0>)
 8001b54:	f003 fd44 	bl	80055e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8001b58:	4b51      	ldr	r3, [pc, #324]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b5a:	4a52      	ldr	r2, [pc, #328]	@ (8001ca4 <HAL_SAI_MspInit+0x1a8>)
 8001b5c:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8001b5e:	4b50      	ldr	r3, [pc, #320]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b64:	4b4e      	ldr	r3, [pc, #312]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b6a:	4b4d      	ldr	r3, [pc, #308]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001b70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b76:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b78:	4b49      	ldr	r3, [pc, #292]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b7e:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b80:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b86:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001b88:	4b45      	ldr	r3, [pc, #276]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b8e:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8001b90:	4b43      	ldr	r3, [pc, #268]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b96:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b98:	4b41      	ldr	r3, [pc, #260]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001b9e:	4840      	ldr	r0, [pc, #256]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001ba0:	f003 f8be 	bl	8004d20 <HAL_DMA_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 8001baa:	f7ff fefc 	bl	80019a6 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001bb2:	671a      	str	r2, [r3, #112]	@ 0x70
 8001bb4:	4a3a      	ldr	r2, [pc, #232]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a38      	ldr	r2, [pc, #224]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001bbe:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001bc0:	4a37      	ldr	r2, [pc, #220]	@ (8001ca0 <HAL_SAI_MspInit+0x1a4>)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a37      	ldr	r2, [pc, #220]	@ (8001ca8 <HAL_SAI_MspInit+0x1ac>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d15b      	bne.n	8001c88 <HAL_SAI_MspInit+0x18c>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8001bd0:	4b30      	ldr	r3, [pc, #192]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d10b      	bne.n	8001bf0 <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001bde:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001be2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001be4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c98 <HAL_SAI_MspInit+0x19c>)
 8001be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001bf0:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	4a27      	ldr	r2, [pc, #156]	@ (8001c94 <HAL_SAI_MspInit+0x198>)
 8001bf8:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001c0a:	2306      	movs	r3, #6
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	4821      	ldr	r0, [pc, #132]	@ (8001c9c <HAL_SAI_MspInit+0x1a0>)
 8001c16:	f003 fce3 	bl	80055e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 8001c1a:	4b24      	ldr	r3, [pc, #144]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c1c:	4a24      	ldr	r2, [pc, #144]	@ (8001cb0 <HAL_SAI_MspInit+0x1b4>)
 8001c1e:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 8001c20:	4b22      	ldr	r3, [pc, #136]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c26:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c28:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c2a:	2240      	movs	r2, #64	@ 0x40
 8001c2c:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8001c34:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c3a:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c3e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c42:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c44:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c4a:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8001c4c:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c52:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8001c54:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c5a:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8001c60:	4812      	ldr	r0, [pc, #72]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c62:	f003 f85d 	bl	8004d20 <HAL_DMA_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_SAI_MspInit+0x174>
    {
      Error_Handler();
 8001c6c:	f7ff fe9b 	bl	80019a6 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a0e      	ldr	r2, [pc, #56]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c74:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c76:	4a0d      	ldr	r2, [pc, #52]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a0b      	ldr	r2, [pc, #44]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c80:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <HAL_SAI_MspInit+0x1b0>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8001c88:	bf00      	nop
 8001c8a:	3728      	adds	r7, #40	@ 0x28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40015804 	.word	0x40015804
 8001c94:	20020660 	.word	0x20020660
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	200205a0 	.word	0x200205a0
 8001ca4:	40026428 	.word	0x40026428
 8001ca8:	40015824 	.word	0x40015824
 8001cac:	20020600 	.word	0x20020600
 8001cb0:	40026470 	.word	0x40026470

08001cb4 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* saiHandle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a22      	ldr	r2, [pc, #136]	@ (8001d4c <HAL_SAI_MspDeInit+0x98>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d11c      	bne.n	8001d00 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI1_client --;
 8001cc6:	4b22      	ldr	r3, [pc, #136]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	4a20      	ldr	r2, [pc, #128]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001cce:	6013      	str	r3, [r2, #0]
    if (SAI1_client == 0)
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d105      	bne.n	8001ce4 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI1_CLK_DISABLE();
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <HAL_SAI_MspDeInit+0xa0>)
 8001cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8001d54 <HAL_SAI_MspDeInit+0xa0>)
 8001cde:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001ce2:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8001ce4:	2170      	movs	r1, #112	@ 0x70
 8001ce6:	481c      	ldr	r0, [pc, #112]	@ (8001d58 <HAL_SAI_MspDeInit+0xa4>)
 8001ce8:	f003 fe26 	bl	8005938 <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f003 f8c3 	bl	8004e7c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 f8be 	bl	8004e7c <HAL_DMA_DeInit>
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a15      	ldr	r2, [pc, #84]	@ (8001d5c <HAL_SAI_MspDeInit+0xa8>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d11c      	bne.n	8001d44 <HAL_SAI_MspDeInit+0x90>
    {
    SAI1_client --;
 8001d0a:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	4a0f      	ldr	r2, [pc, #60]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001d12:	6013      	str	r3, [r2, #0]
      if (SAI1_client == 0)
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_SAI_MspDeInit+0x9c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d105      	bne.n	8001d28 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI1_CLK_DISABLE();
 8001d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d54 <HAL_SAI_MspDeInit+0xa0>)
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d20:	4a0c      	ldr	r2, [pc, #48]	@ (8001d54 <HAL_SAI_MspDeInit+0xa0>)
 8001d22:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001d26:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_3);
 8001d28:	2108      	movs	r1, #8
 8001d2a:	480b      	ldr	r0, [pc, #44]	@ (8001d58 <HAL_SAI_MspDeInit+0xa4>)
 8001d2c:	f003 fe04 	bl	8005938 <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d34:	4618      	mov	r0, r3
 8001d36:	f003 f8a1 	bl	8004e7c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 f89c 	bl	8004e7c <HAL_DMA_DeInit>
    }
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40015804 	.word	0x40015804
 8001d50:	20020660 	.word	0x20020660
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40015824 	.word	0x40015824

08001d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d66:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7e:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d82:	4a08      	ldr	r2, [pc, #32]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8a:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <HAL_MspInit+0x44>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <NMI_Handler+0x4>

08001db0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <HardFault_Handler+0x4>

08001db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <MemManage_Handler+0x4>

08001dc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <BusFault_Handler+0x4>

08001dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <UsageFault_Handler+0x4>

08001dd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dfe:	f002 fdc1 	bl	8004984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_user_Pin);
 8001e0a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001e0e:	f003 feb7 	bl	8005b80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <DMA2_Stream1_IRQHandler+0x10>)
 8001e1e:	f003 f95b 	bl	80050d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
    /* Additional code if needed */
  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200205a0 	.word	0x200205a0

08001e2c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <DMA2_Stream4_IRQHandler+0x10>)
 8001e32:	f003 f951 	bl	80050d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20020600 	.word	0x20020600

08001e40 <DMA2_Stream7_IRQHandler>:

/* USER CODE BEGIN 1 */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	extern SAI_HandleTypeDef haudio_in_sai;
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8001e44:	4b03      	ldr	r3, [pc, #12]	@ (8001e54 <DMA2_Stream7_IRQHandler+0x14>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f003 f945 	bl	80050d8 <HAL_DMA_IRQHandler>
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200207d4 	.word	0x200207d4

08001e58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return 1;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <_kill>:

int _kill(int pid, int sig)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e72:	f008 f96d 	bl	800a150 <__errno>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2216      	movs	r2, #22
 8001e7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <_exit>:

void _exit (int status)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e90:	f04f 31ff 	mov.w	r1, #4294967295
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ffe7 	bl	8001e68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e9a:	bf00      	nop
 8001e9c:	e7fd      	b.n	8001e9a <_exit+0x12>

08001e9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	e00a      	b.n	8001ec6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001eb0:	f3af 8000 	nop.w
 8001eb4:	4601      	mov	r1, r0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	b2ca      	uxtb	r2, r1
 8001ebe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	dbf0      	blt.n	8001eb0 <_read+0x12>
  }

  return len;
 8001ece:	687b      	ldr	r3, [r7, #4]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	e009      	b.n	8001efe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	1c5a      	adds	r2, r3, #1
 8001eee:	60ba      	str	r2, [r7, #8]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fc14 	bl	8001720 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	3301      	adds	r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	dbf1      	blt.n	8001eea <_write+0x12>
  }
  return len;
 8001f06:	687b      	ldr	r3, [r7, #4]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <_close>:

int _close(int file)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f38:	605a      	str	r2, [r3, #4]
  return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_isatty>:

int _isatty(int file)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f50:	2301      	movs	r3, #1
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b085      	sub	sp, #20
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f80:	4a14      	ldr	r2, [pc, #80]	@ (8001fd4 <_sbrk+0x5c>)
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <_sbrk+0x60>)
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f8c:	4b13      	ldr	r3, [pc, #76]	@ (8001fdc <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <_sbrk+0x64>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <_sbrk+0x68>)
 8001f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d207      	bcs.n	8001fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa8:	f008 f8d2 	bl	800a150 <__errno>
 8001fac:	4603      	mov	r3, r0
 8001fae:	220c      	movs	r2, #12
 8001fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	e009      	b.n	8001fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fbe:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	4a05      	ldr	r2, [pc, #20]	@ (8001fdc <_sbrk+0x64>)
 8001fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fca:	68fb      	ldr	r3, [r7, #12]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20050000 	.word	0x20050000
 8001fd8:	00000400 	.word	0x00000400
 8001fdc:	20020664 	.word	0x20020664
 8001fe0:	20020b28 	.word	0x20020b28

08001fe4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fe8:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <SystemInit+0x20>)
 8001fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fee:	4a05      	ldr	r2, [pc, #20]	@ (8002004 <SystemInit+0x20>)
 8001ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800200c:	4b14      	ldr	r3, [pc, #80]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 800200e:	4a15      	ldr	r2, [pc, #84]	@ (8002064 <MX_USART1_UART_Init+0x5c>)
 8002010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002012:	4b13      	ldr	r3, [pc, #76]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002014:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800201a:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002026:	4b0e      	ldr	r3, [pc, #56]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800202c:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 800202e:	220c      	movs	r2, #12
 8002030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002032:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002038:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 800203a:	2200      	movs	r2, #0
 800203c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800203e:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002040:	2200      	movs	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002044:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 8002046:	2200      	movs	r2, #0
 8002048:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800204a:	4805      	ldr	r0, [pc, #20]	@ (8002060 <MX_USART1_UART_Init+0x58>)
 800204c:	f006 fbc4 	bl	80087d8 <HAL_UART_Init>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002056:	f7ff fca6 	bl	80019a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20020668 	.word	0x20020668
 8002064:	40011000 	.word	0x40011000

08002068 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b0ac      	sub	sp, #176	@ 0xb0
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002080:	f107 0318 	add.w	r3, r7, #24
 8002084:	2284      	movs	r2, #132	@ 0x84
 8002086:	2100      	movs	r1, #0
 8002088:	4618      	mov	r0, r3
 800208a:	f008 f80f 	bl	800a0ac <memset>
  if(uartHandle->Instance==USART1)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a32      	ldr	r2, [pc, #200]	@ (800215c <HAL_UART_MspInit+0xf4>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d15c      	bne.n	8002152 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002098:	2340      	movs	r3, #64	@ 0x40
 800209a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800209c:	2300      	movs	r3, #0
 800209e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020a0:	f107 0318 	add.w	r3, r7, #24
 80020a4:	4618      	mov	r0, r3
 80020a6:	f005 f83b 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020b0:	f7ff fc79 	bl	80019a6 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b8:	4a29      	ldr	r2, [pc, #164]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020ba:	f043 0310 	orr.w	r3, r3, #16
 80020be:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c0:	4b27      	ldr	r3, [pc, #156]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c4:	f003 0310 	and.w	r3, r3, #16
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020cc:	4b24      	ldr	r3, [pc, #144]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d0:	4a23      	ldr	r2, [pc, #140]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020d2:	f043 0302 	orr.w	r3, r3, #2
 80020d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d8:	4b21      	ldr	r3, [pc, #132]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002160 <HAL_UART_MspInit+0xf8>)
 80020f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020fc:	2380      	movs	r3, #128	@ 0x80
 80020fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210e:	2303      	movs	r3, #3
 8002110:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002114:	2307      	movs	r3, #7
 8002116:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800211e:	4619      	mov	r1, r3
 8002120:	4810      	ldr	r0, [pc, #64]	@ (8002164 <HAL_UART_MspInit+0xfc>)
 8002122:	f003 fa5d 	bl	80055e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002126:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800212a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212e:	2302      	movs	r3, #2
 8002130:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213a:	2303      	movs	r3, #3
 800213c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002140:	2307      	movs	r3, #7
 8002142:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002146:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800214a:	4619      	mov	r1, r3
 800214c:	4806      	ldr	r0, [pc, #24]	@ (8002168 <HAL_UART_MspInit+0x100>)
 800214e:	f003 fa47 	bl	80055e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002152:	bf00      	nop
 8002154:	37b0      	adds	r7, #176	@ 0xb0
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40011000 	.word	0x40011000
 8002160:	40023800 	.word	0x40023800
 8002164:	40020400 	.word	0x40020400
 8002168:	40020000 	.word	0x40020000

0800216c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800216c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002170:	f7ff ff38 	bl	8001fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002174:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002176:	490d      	ldr	r1, [pc, #52]	@ (80021ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800217a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800217c:	e002      	b.n	8002184 <LoopCopyDataInit>

0800217e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002182:	3304      	adds	r3, #4

08002184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002188:	d3f9      	bcc.n	800217e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218a:	4a0a      	ldr	r2, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800218c:	4c0a      	ldr	r4, [pc, #40]	@ (80021b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002190:	e001      	b.n	8002196 <LoopFillZerobss>

08002192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002194:	3204      	adds	r2, #4

08002196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002198:	d3fb      	bcc.n	8002192 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800219a:	f007 ffdf 	bl	800a15c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219e:	f7ff f929 	bl	80013f4 <main>
  bx  lr    
 80021a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021a4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80021a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021ac:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 80021b0:	0800c348 	.word	0x0800c348
  ldr r2, =_sbss
 80021b4:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80021b8:	20020b28 	.word	0x20020b28

080021bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021bc:	e7fe      	b.n	80021bc <ADC_IRQHandler>
	...

080021c0 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	4603      	mov	r3, r0
 80021ca:	81fb      	strh	r3, [r7, #14]
 80021cc:	460b      	mov	r3, r1
 80021ce:	81bb      	strh	r3, [r7, #12]
 80021d0:	4613      	mov	r3, r2
 80021d2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80021d8:	89bb      	ldrh	r3, [r7, #12]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 80021de:	89bb      	ldrh	r3, [r7, #12]
 80021e0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021e4:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 80021ea:	f001 fc8b 	bl	8003b04 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 80021ee:	89fb      	ldrh	r3, [r7, #14]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2203      	movs	r2, #3
 80021f4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 fafb 	bl	80037f4 <CODEC_IO_Write>
 80021fe:	4603      	mov	r3, r0
 8002200:	461a      	mov	r2, r3
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4413      	add	r3, r2
 8002206:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8002208:	89fb      	ldrh	r3, [r7, #14]
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2200      	movs	r2, #0
 800220e:	f640 0117 	movw	r1, #2071	@ 0x817
 8002212:	4618      	mov	r0, r3
 8002214:	f001 faee 	bl	80037f4 <CODEC_IO_Write>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	4413      	add	r3, r2
 8002220:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8002222:	89fb      	ldrh	r3, [r7, #14]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2200      	movs	r2, #0
 8002228:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800222c:	4618      	mov	r0, r3
 800222e:	f001 fae1 	bl	80037f4 <CODEC_IO_Write>
 8002232:	4603      	mov	r3, r0
 8002234:	461a      	mov	r2, r3
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	4413      	add	r3, r2
 800223a:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 800223c:	89fb      	ldrh	r3, [r7, #14]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	226c      	movs	r2, #108	@ 0x6c
 8002242:	2139      	movs	r1, #57	@ 0x39
 8002244:	4618      	mov	r0, r3
 8002246:	f001 fad5 	bl	80037f4 <CODEC_IO_Write>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4413      	add	r3, r2
 8002252:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8002254:	8afb      	ldrh	r3, [r7, #22]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00c      	beq.n	8002274 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 800225a:	89fb      	ldrh	r3, [r7, #14]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2213      	movs	r2, #19
 8002260:	2101      	movs	r1, #1
 8002262:	4618      	mov	r0, r3
 8002264:	f001 fac6 	bl	80037f4 <CODEC_IO_Write>
 8002268:	4603      	mov	r3, r0
 800226a:	461a      	mov	r2, r3
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4413      	add	r3, r2
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	e00b      	b.n	800228c <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8002274:	89fb      	ldrh	r3, [r7, #14]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2203      	movs	r2, #3
 800227a:	2101      	movs	r1, #1
 800227c:	4618      	mov	r0, r3
 800227e:	f001 fab9 	bl	80037f4 <CODEC_IO_Write>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	4413      	add	r3, r2
 800228a:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 800228c:	2032      	movs	r0, #50	@ 0x32
 800228e:	f001 fca1 	bl	8003bd4 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8002292:	8b3b      	ldrh	r3, [r7, #24]
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 815f 	beq.w	8002558 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 800229a:	4bae      	ldr	r3, [pc, #696]	@ (8002554 <wm8994_Init+0x394>)
 800229c:	2201      	movs	r2, #1
 800229e:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80022a0:	8b3b      	ldrh	r3, [r7, #24]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	f000 808c 	beq.w	80023c0 <wm8994_Init+0x200>
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	f300 8111 	bgt.w	80024d0 <wm8994_Init+0x310>
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d002      	beq.n	80022b8 <wm8994_Init+0xf8>
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d042      	beq.n	800233c <wm8994_Init+0x17c>
 80022b6:	e10b      	b.n	80024d0 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80022b8:	89fb      	ldrh	r3, [r7, #14]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80022c0:	2105      	movs	r1, #5
 80022c2:	4618      	mov	r0, r3
 80022c4:	f001 fa96 	bl	80037f4 <CODEC_IO_Write>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	4413      	add	r3, r2
 80022d0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80022d2:	89fb      	ldrh	r3, [r7, #14]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2200      	movs	r2, #0
 80022d8:	f240 6101 	movw	r1, #1537	@ 0x601
 80022dc:	4618      	mov	r0, r3
 80022de:	f001 fa89 	bl	80037f4 <CODEC_IO_Write>
 80022e2:	4603      	mov	r3, r0
 80022e4:	461a      	mov	r2, r3
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	4413      	add	r3, r2
 80022ea:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80022ec:	89fb      	ldrh	r3, [r7, #14]
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2200      	movs	r2, #0
 80022f2:	f240 6102 	movw	r1, #1538	@ 0x602
 80022f6:	4618      	mov	r0, r3
 80022f8:	f001 fa7c 	bl	80037f4 <CODEC_IO_Write>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	4413      	add	r3, r2
 8002304:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002306:	89fb      	ldrh	r3, [r7, #14]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2202      	movs	r2, #2
 800230c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002310:	4618      	mov	r0, r3
 8002312:	f001 fa6f 	bl	80037f4 <CODEC_IO_Write>
 8002316:	4603      	mov	r3, r0
 8002318:	461a      	mov	r2, r3
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	4413      	add	r3, r2
 800231e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002320:	89fb      	ldrh	r3, [r7, #14]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2202      	movs	r2, #2
 8002326:	f240 6105 	movw	r1, #1541	@ 0x605
 800232a:	4618      	mov	r0, r3
 800232c:	f001 fa62 	bl	80037f4 <CODEC_IO_Write>
 8002330:	4603      	mov	r3, r0
 8002332:	461a      	mov	r2, r3
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	4413      	add	r3, r2
 8002338:	61fb      	str	r3, [r7, #28]
      break;
 800233a:	e110      	b.n	800255e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800233c:	89fb      	ldrh	r3, [r7, #14]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f240 3203 	movw	r2, #771	@ 0x303
 8002344:	2105      	movs	r1, #5
 8002346:	4618      	mov	r0, r3
 8002348:	f001 fa54 	bl	80037f4 <CODEC_IO_Write>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	4413      	add	r3, r2
 8002354:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002356:	89fb      	ldrh	r3, [r7, #14]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2201      	movs	r2, #1
 800235c:	f240 6101 	movw	r1, #1537	@ 0x601
 8002360:	4618      	mov	r0, r3
 8002362:	f001 fa47 	bl	80037f4 <CODEC_IO_Write>
 8002366:	4603      	mov	r3, r0
 8002368:	461a      	mov	r2, r3
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	4413      	add	r3, r2
 800236e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002370:	89fb      	ldrh	r3, [r7, #14]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2201      	movs	r2, #1
 8002376:	f240 6102 	movw	r1, #1538	@ 0x602
 800237a:	4618      	mov	r0, r3
 800237c:	f001 fa3a 	bl	80037f4 <CODEC_IO_Write>
 8002380:	4603      	mov	r3, r0
 8002382:	461a      	mov	r2, r3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	4413      	add	r3, r2
 8002388:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800238a:	89fb      	ldrh	r3, [r7, #14]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2200      	movs	r2, #0
 8002390:	f240 6104 	movw	r1, #1540	@ 0x604
 8002394:	4618      	mov	r0, r3
 8002396:	f001 fa2d 	bl	80037f4 <CODEC_IO_Write>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	4413      	add	r3, r2
 80023a2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80023a4:	89fb      	ldrh	r3, [r7, #14]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2200      	movs	r2, #0
 80023aa:	f240 6105 	movw	r1, #1541	@ 0x605
 80023ae:	4618      	mov	r0, r3
 80023b0:	f001 fa20 	bl	80037f4 <CODEC_IO_Write>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4413      	add	r3, r2
 80023bc:	61fb      	str	r3, [r7, #28]
      break;
 80023be:	e0ce      	b.n	800255e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80023c0:	8afb      	ldrh	r3, [r7, #22]
 80023c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023c6:	d141      	bne.n	800244c <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80023c8:	89fb      	ldrh	r3, [r7, #14]
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80023d0:	2105      	movs	r1, #5
 80023d2:	4618      	mov	r0, r3
 80023d4:	f001 fa0e 	bl	80037f4 <CODEC_IO_Write>
 80023d8:	4603      	mov	r3, r0
 80023da:	461a      	mov	r2, r3
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	4413      	add	r3, r2
 80023e0:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 80023e2:	89fb      	ldrh	r3, [r7, #14]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2203      	movs	r2, #3
 80023e8:	f240 6101 	movw	r1, #1537	@ 0x601
 80023ec:	4618      	mov	r0, r3
 80023ee:	f001 fa01 	bl	80037f4 <CODEC_IO_Write>
 80023f2:	4603      	mov	r3, r0
 80023f4:	461a      	mov	r2, r3
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	4413      	add	r3, r2
 80023fa:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 80023fc:	89fb      	ldrh	r3, [r7, #14]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2203      	movs	r2, #3
 8002402:	f240 6102 	movw	r1, #1538	@ 0x602
 8002406:	4618      	mov	r0, r3
 8002408:	f001 f9f4 	bl	80037f4 <CODEC_IO_Write>
 800240c:	4603      	mov	r3, r0
 800240e:	461a      	mov	r2, r3
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	4413      	add	r3, r2
 8002414:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8002416:	89fb      	ldrh	r3, [r7, #14]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2203      	movs	r2, #3
 800241c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002420:	4618      	mov	r0, r3
 8002422:	f001 f9e7 	bl	80037f4 <CODEC_IO_Write>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	4413      	add	r3, r2
 800242e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8002430:	89fb      	ldrh	r3, [r7, #14]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2203      	movs	r2, #3
 8002436:	f240 6105 	movw	r1, #1541	@ 0x605
 800243a:	4618      	mov	r0, r3
 800243c:	f001 f9da 	bl	80037f4 <CODEC_IO_Write>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	4413      	add	r3, r2
 8002448:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 800244a:	e088      	b.n	800255e <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800244c:	89fb      	ldrh	r3, [r7, #14]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002454:	2105      	movs	r1, #5
 8002456:	4618      	mov	r0, r3
 8002458:	f001 f9cc 	bl	80037f4 <CODEC_IO_Write>
 800245c:	4603      	mov	r3, r0
 800245e:	461a      	mov	r2, r3
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	4413      	add	r3, r2
 8002464:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002466:	89fb      	ldrh	r3, [r7, #14]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2201      	movs	r2, #1
 800246c:	f240 6101 	movw	r1, #1537	@ 0x601
 8002470:	4618      	mov	r0, r3
 8002472:	f001 f9bf 	bl	80037f4 <CODEC_IO_Write>
 8002476:	4603      	mov	r3, r0
 8002478:	461a      	mov	r2, r3
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4413      	add	r3, r2
 800247e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002480:	89fb      	ldrh	r3, [r7, #14]
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2201      	movs	r2, #1
 8002486:	f240 6102 	movw	r1, #1538	@ 0x602
 800248a:	4618      	mov	r0, r3
 800248c:	f001 f9b2 	bl	80037f4 <CODEC_IO_Write>
 8002490:	4603      	mov	r3, r0
 8002492:	461a      	mov	r2, r3
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	4413      	add	r3, r2
 8002498:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800249a:	89fb      	ldrh	r3, [r7, #14]
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2202      	movs	r2, #2
 80024a0:	f240 6104 	movw	r1, #1540	@ 0x604
 80024a4:	4618      	mov	r0, r3
 80024a6:	f001 f9a5 	bl	80037f4 <CODEC_IO_Write>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	4413      	add	r3, r2
 80024b2:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2202      	movs	r2, #2
 80024ba:	f240 6105 	movw	r1, #1541	@ 0x605
 80024be:	4618      	mov	r0, r3
 80024c0:	f001 f998 	bl	80037f4 <CODEC_IO_Write>
 80024c4:	4603      	mov	r3, r0
 80024c6:	461a      	mov	r2, r3
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	4413      	add	r3, r2
 80024cc:	61fb      	str	r3, [r7, #28]
      break;
 80024ce:	e046      	b.n	800255e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80024d0:	89fb      	ldrh	r3, [r7, #14]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	f240 3203 	movw	r2, #771	@ 0x303
 80024d8:	2105      	movs	r1, #5
 80024da:	4618      	mov	r0, r3
 80024dc:	f001 f98a 	bl	80037f4 <CODEC_IO_Write>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	4413      	add	r3, r2
 80024e8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80024ea:	89fb      	ldrh	r3, [r7, #14]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2201      	movs	r2, #1
 80024f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80024f4:	4618      	mov	r0, r3
 80024f6:	f001 f97d 	bl	80037f4 <CODEC_IO_Write>
 80024fa:	4603      	mov	r3, r0
 80024fc:	461a      	mov	r2, r3
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	4413      	add	r3, r2
 8002502:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002504:	89fb      	ldrh	r3, [r7, #14]
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2201      	movs	r2, #1
 800250a:	f240 6102 	movw	r1, #1538	@ 0x602
 800250e:	4618      	mov	r0, r3
 8002510:	f001 f970 	bl	80037f4 <CODEC_IO_Write>
 8002514:	4603      	mov	r3, r0
 8002516:	461a      	mov	r2, r3
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	4413      	add	r3, r2
 800251c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800251e:	89fb      	ldrh	r3, [r7, #14]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2200      	movs	r2, #0
 8002524:	f240 6104 	movw	r1, #1540	@ 0x604
 8002528:	4618      	mov	r0, r3
 800252a:	f001 f963 	bl	80037f4 <CODEC_IO_Write>
 800252e:	4603      	mov	r3, r0
 8002530:	461a      	mov	r2, r3
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	4413      	add	r3, r2
 8002536:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002538:	89fb      	ldrh	r3, [r7, #14]
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2200      	movs	r2, #0
 800253e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002542:	4618      	mov	r0, r3
 8002544:	f001 f956 	bl	80037f4 <CODEC_IO_Write>
 8002548:	4603      	mov	r3, r0
 800254a:	461a      	mov	r2, r3
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	4413      	add	r3, r2
 8002550:	61fb      	str	r3, [r7, #28]
      break;
 8002552:	e004      	b.n	800255e <wm8994_Init+0x39e>
 8002554:	200206f0 	.word	0x200206f0
    }
  }
  else
  {
    outputEnabled = 0;
 8002558:	4b99      	ldr	r3, [pc, #612]	@ (80027c0 <wm8994_Init+0x600>)
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 800255e:	8afb      	ldrh	r3, [r7, #22]
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 81ab 	beq.w	80028bc <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8002566:	4b97      	ldr	r3, [pc, #604]	@ (80027c4 <wm8994_Init+0x604>)
 8002568:	2201      	movs	r2, #1
 800256a:	601a      	str	r2, [r3, #0]
    switch (input_device)
 800256c:	8afb      	ldrh	r3, [r7, #22]
 800256e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002572:	f000 8129 	beq.w	80027c8 <wm8994_Init+0x608>
 8002576:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800257a:	f300 819b 	bgt.w	80028b4 <wm8994_Init+0x6f4>
 800257e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002582:	d05a      	beq.n	800263a <wm8994_Init+0x47a>
 8002584:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002588:	f300 8194 	bgt.w	80028b4 <wm8994_Init+0x6f4>
 800258c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002590:	f000 80c6 	beq.w	8002720 <wm8994_Init+0x560>
 8002594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002598:	f040 818c 	bne.w	80028b4 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 800259c:	89fb      	ldrh	r3, [r7, #14]
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80025a4:	2104      	movs	r1, #4
 80025a6:	4618      	mov	r0, r3
 80025a8:	f001 f924 	bl	80037f4 <CODEC_IO_Write>
 80025ac:	4603      	mov	r3, r0
 80025ae:	461a      	mov	r2, r3
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	4413      	add	r3, r2
 80025b4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80025b6:	89fb      	ldrh	r3, [r7, #14]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	22db      	movs	r2, #219	@ 0xdb
 80025bc:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80025c0:	4618      	mov	r0, r3
 80025c2:	f001 f917 	bl	80037f4 <CODEC_IO_Write>
 80025c6:	4603      	mov	r3, r0
 80025c8:	461a      	mov	r2, r3
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	4413      	add	r3, r2
 80025ce:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80025d0:	89fb      	ldrh	r3, [r7, #14]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80025d8:	2102      	movs	r1, #2
 80025da:	4618      	mov	r0, r3
 80025dc:	f001 f90a 	bl	80037f4 <CODEC_IO_Write>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	4413      	add	r3, r2
 80025e8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80025ea:	89fb      	ldrh	r3, [r7, #14]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2202      	movs	r2, #2
 80025f0:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80025f4:	4618      	mov	r0, r3
 80025f6:	f001 f8fd 	bl	80037f4 <CODEC_IO_Write>
 80025fa:	4603      	mov	r3, r0
 80025fc:	461a      	mov	r2, r3
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	4413      	add	r3, r2
 8002602:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002604:	89fb      	ldrh	r3, [r7, #14]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2202      	movs	r2, #2
 800260a:	f240 6109 	movw	r1, #1545	@ 0x609
 800260e:	4618      	mov	r0, r3
 8002610:	f001 f8f0 	bl	80037f4 <CODEC_IO_Write>
 8002614:	4603      	mov	r3, r0
 8002616:	461a      	mov	r2, r3
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	4413      	add	r3, r2
 800261c:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 800261e:	89fb      	ldrh	r3, [r7, #14]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	220e      	movs	r2, #14
 8002624:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002628:	4618      	mov	r0, r3
 800262a:	f001 f8e3 	bl	80037f4 <CODEC_IO_Write>
 800262e:	4603      	mov	r3, r0
 8002630:	461a      	mov	r2, r3
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	4413      	add	r3, r2
 8002636:	61fb      	str	r3, [r7, #28]
      break;
 8002638:	e143      	b.n	80028c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 800263a:	89fb      	ldrh	r3, [r7, #14]
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2211      	movs	r2, #17
 8002640:	2128      	movs	r1, #40	@ 0x28
 8002642:	4618      	mov	r0, r3
 8002644:	f001 f8d6 	bl	80037f4 <CODEC_IO_Write>
 8002648:	4603      	mov	r3, r0
 800264a:	461a      	mov	r2, r3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	4413      	add	r3, r2
 8002650:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8002652:	89fb      	ldrh	r3, [r7, #14]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2235      	movs	r2, #53	@ 0x35
 8002658:	2129      	movs	r1, #41	@ 0x29
 800265a:	4618      	mov	r0, r3
 800265c:	f001 f8ca 	bl	80037f4 <CODEC_IO_Write>
 8002660:	4603      	mov	r3, r0
 8002662:	461a      	mov	r2, r3
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	4413      	add	r3, r2
 8002668:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 800266a:	89fb      	ldrh	r3, [r7, #14]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2235      	movs	r2, #53	@ 0x35
 8002670:	212a      	movs	r1, #42	@ 0x2a
 8002672:	4618      	mov	r0, r3
 8002674:	f001 f8be 	bl	80037f4 <CODEC_IO_Write>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4413      	add	r3, r2
 8002680:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8002682:	89fb      	ldrh	r3, [r7, #14]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	f240 3203 	movw	r2, #771	@ 0x303
 800268a:	2104      	movs	r1, #4
 800268c:	4618      	mov	r0, r3
 800268e:	f001 f8b1 	bl	80037f4 <CODEC_IO_Write>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	4413      	add	r3, r2
 800269a:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800269c:	89fb      	ldrh	r3, [r7, #14]
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	22db      	movs	r2, #219	@ 0xdb
 80026a2:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80026a6:	4618      	mov	r0, r3
 80026a8:	f001 f8a4 	bl	80037f4 <CODEC_IO_Write>
 80026ac:	4603      	mov	r3, r0
 80026ae:	461a      	mov	r2, r3
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	4413      	add	r3, r2
 80026b4:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80026b6:	89fb      	ldrh	r3, [r7, #14]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	f246 3250 	movw	r2, #25424	@ 0x6350
 80026be:	2102      	movs	r1, #2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f001 f897 	bl	80037f4 <CODEC_IO_Write>
 80026c6:	4603      	mov	r3, r0
 80026c8:	461a      	mov	r2, r3
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	4413      	add	r3, r2
 80026ce:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80026d0:	89fb      	ldrh	r3, [r7, #14]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2202      	movs	r2, #2
 80026d6:	f240 6106 	movw	r1, #1542	@ 0x606
 80026da:	4618      	mov	r0, r3
 80026dc:	f001 f88a 	bl	80037f4 <CODEC_IO_Write>
 80026e0:	4603      	mov	r3, r0
 80026e2:	461a      	mov	r2, r3
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	4413      	add	r3, r2
 80026e8:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80026ea:	89fb      	ldrh	r3, [r7, #14]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2202      	movs	r2, #2
 80026f0:	f240 6107 	movw	r1, #1543	@ 0x607
 80026f4:	4618      	mov	r0, r3
 80026f6:	f001 f87d 	bl	80037f4 <CODEC_IO_Write>
 80026fa:	4603      	mov	r3, r0
 80026fc:	461a      	mov	r2, r3
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	4413      	add	r3, r2
 8002702:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002704:	89fb      	ldrh	r3, [r7, #14]
 8002706:	b2db      	uxtb	r3, r3
 8002708:	220d      	movs	r2, #13
 800270a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800270e:	4618      	mov	r0, r3
 8002710:	f001 f870 	bl	80037f4 <CODEC_IO_Write>
 8002714:	4603      	mov	r3, r0
 8002716:	461a      	mov	r2, r3
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	4413      	add	r3, r2
 800271c:	61fb      	str	r3, [r7, #28]
      break;
 800271e:	e0d0      	b.n	80028c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8002720:	89fb      	ldrh	r3, [r7, #14]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8002728:	2104      	movs	r1, #4
 800272a:	4618      	mov	r0, r3
 800272c:	f001 f862 	bl	80037f4 <CODEC_IO_Write>
 8002730:	4603      	mov	r3, r0
 8002732:	461a      	mov	r2, r3
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	4413      	add	r3, r2
 8002738:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800273a:	89fb      	ldrh	r3, [r7, #14]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	22db      	movs	r2, #219	@ 0xdb
 8002740:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002744:	4618      	mov	r0, r3
 8002746:	f001 f855 	bl	80037f4 <CODEC_IO_Write>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	4413      	add	r3, r2
 8002752:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8002754:	89fb      	ldrh	r3, [r7, #14]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	f246 3250 	movw	r2, #25424	@ 0x6350
 800275c:	2102      	movs	r1, #2
 800275e:	4618      	mov	r0, r3
 8002760:	f001 f848 	bl	80037f4 <CODEC_IO_Write>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	4413      	add	r3, r2
 800276c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800276e:	89fb      	ldrh	r3, [r7, #14]
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2202      	movs	r2, #2
 8002774:	f240 6106 	movw	r1, #1542	@ 0x606
 8002778:	4618      	mov	r0, r3
 800277a:	f001 f83b 	bl	80037f4 <CODEC_IO_Write>
 800277e:	4603      	mov	r3, r0
 8002780:	461a      	mov	r2, r3
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	4413      	add	r3, r2
 8002786:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002788:	89fb      	ldrh	r3, [r7, #14]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2202      	movs	r2, #2
 800278e:	f240 6107 	movw	r1, #1543	@ 0x607
 8002792:	4618      	mov	r0, r3
 8002794:	f001 f82e 	bl	80037f4 <CODEC_IO_Write>
 8002798:	4603      	mov	r3, r0
 800279a:	461a      	mov	r2, r3
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	4413      	add	r3, r2
 80027a0:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80027a2:	89fb      	ldrh	r3, [r7, #14]
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	220d      	movs	r2, #13
 80027a8:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80027ac:	4618      	mov	r0, r3
 80027ae:	f001 f821 	bl	80037f4 <CODEC_IO_Write>
 80027b2:	4603      	mov	r3, r0
 80027b4:	461a      	mov	r2, r3
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	4413      	add	r3, r2
 80027ba:	61fb      	str	r3, [r7, #28]
      break; 
 80027bc:	e081      	b.n	80028c2 <wm8994_Init+0x702>
 80027be:	bf00      	nop
 80027c0:	200206f0 	.word	0x200206f0
 80027c4:	200206f4 	.word	0x200206f4
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80027c8:	89fb      	ldrh	r3, [r7, #14]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80027d0:	2104      	movs	r1, #4
 80027d2:	4618      	mov	r0, r3
 80027d4:	f001 f80e 	bl	80037f4 <CODEC_IO_Write>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	4413      	add	r3, r2
 80027e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80027e2:	89fb      	ldrh	r3, [r7, #14]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	22db      	movs	r2, #219	@ 0xdb
 80027e8:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80027ec:	4618      	mov	r0, r3
 80027ee:	f001 f801 	bl	80037f4 <CODEC_IO_Write>
 80027f2:	4603      	mov	r3, r0
 80027f4:	461a      	mov	r2, r3
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	4413      	add	r3, r2
 80027fa:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80027fc:	89fb      	ldrh	r3, [r7, #14]
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	22db      	movs	r2, #219	@ 0xdb
 8002802:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002806:	4618      	mov	r0, r3
 8002808:	f000 fff4 	bl	80037f4 <CODEC_IO_Write>
 800280c:	4603      	mov	r3, r0
 800280e:	461a      	mov	r2, r3
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	4413      	add	r3, r2
 8002814:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8002816:	89fb      	ldrh	r3, [r7, #14]
 8002818:	b2db      	uxtb	r3, r3
 800281a:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 800281e:	2102      	movs	r1, #2
 8002820:	4618      	mov	r0, r3
 8002822:	f000 ffe7 	bl	80037f4 <CODEC_IO_Write>
 8002826:	4603      	mov	r3, r0
 8002828:	461a      	mov	r2, r3
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	4413      	add	r3, r2
 800282e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002830:	89fb      	ldrh	r3, [r7, #14]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2202      	movs	r2, #2
 8002836:	f240 6106 	movw	r1, #1542	@ 0x606
 800283a:	4618      	mov	r0, r3
 800283c:	f000 ffda 	bl	80037f4 <CODEC_IO_Write>
 8002840:	4603      	mov	r3, r0
 8002842:	461a      	mov	r2, r3
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	4413      	add	r3, r2
 8002848:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800284a:	89fb      	ldrh	r3, [r7, #14]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2202      	movs	r2, #2
 8002850:	f240 6107 	movw	r1, #1543	@ 0x607
 8002854:	4618      	mov	r0, r3
 8002856:	f000 ffcd 	bl	80037f4 <CODEC_IO_Write>
 800285a:	4603      	mov	r3, r0
 800285c:	461a      	mov	r2, r3
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	4413      	add	r3, r2
 8002862:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002864:	89fb      	ldrh	r3, [r7, #14]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2202      	movs	r2, #2
 800286a:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800286e:	4618      	mov	r0, r3
 8002870:	f000 ffc0 	bl	80037f4 <CODEC_IO_Write>
 8002874:	4603      	mov	r3, r0
 8002876:	461a      	mov	r2, r3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	4413      	add	r3, r2
 800287c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800287e:	89fb      	ldrh	r3, [r7, #14]
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2202      	movs	r2, #2
 8002884:	f240 6109 	movw	r1, #1545	@ 0x609
 8002888:	4618      	mov	r0, r3
 800288a:	f000 ffb3 	bl	80037f4 <CODEC_IO_Write>
 800288e:	4603      	mov	r3, r0
 8002890:	461a      	mov	r2, r3
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	4413      	add	r3, r2
 8002896:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002898:	89fb      	ldrh	r3, [r7, #14]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	220d      	movs	r2, #13
 800289e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 ffa6 	bl	80037f4 <CODEC_IO_Write>
 80028a8:	4603      	mov	r3, r0
 80028aa:	461a      	mov	r2, r3
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	4413      	add	r3, r2
 80028b0:	61fb      	str	r3, [r7, #28]
      break;    
 80028b2:	e006      	b.n	80028c2 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	3301      	adds	r3, #1
 80028b8:	61fb      	str	r3, [r7, #28]
      break;
 80028ba:	e002      	b.n	80028c2 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80028bc:	4ba4      	ldr	r3, [pc, #656]	@ (8002b50 <wm8994_Init+0x990>)
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4aa3      	ldr	r2, [pc, #652]	@ (8002b54 <wm8994_Init+0x994>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d079      	beq.n	80029be <wm8994_Init+0x7fe>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4aa1      	ldr	r2, [pc, #644]	@ (8002b54 <wm8994_Init+0x994>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	f200 80ad 	bhi.w	8002a2e <wm8994_Init+0x86e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80028da:	4293      	cmp	r3, r2
 80028dc:	d061      	beq.n	80029a2 <wm8994_Init+0x7e2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80028e4:	4293      	cmp	r3, r2
 80028e6:	f200 80a2 	bhi.w	8002a2e <wm8994_Init+0x86e>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80028f0:	4293      	cmp	r3, r2
 80028f2:	f000 808e 	beq.w	8002a12 <wm8994_Init+0x852>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80028fc:	4293      	cmp	r3, r2
 80028fe:	f200 8096 	bhi.w	8002a2e <wm8994_Init+0x86e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002908:	d03d      	beq.n	8002986 <wm8994_Init+0x7c6>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002910:	f200 808d 	bhi.w	8002a2e <wm8994_Init+0x86e>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f245 6222 	movw	r2, #22050	@ 0x5622
 800291a:	4293      	cmp	r3, r2
 800291c:	d06b      	beq.n	80029f6 <wm8994_Init+0x836>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f245 6222 	movw	r2, #22050	@ 0x5622
 8002924:	4293      	cmp	r3, r2
 8002926:	f200 8082 	bhi.w	8002a2e <wm8994_Init+0x86e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002930:	d01b      	beq.n	800296a <wm8994_Init+0x7aa>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002938:	d879      	bhi.n	8002a2e <wm8994_Init+0x86e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002940:	d005      	beq.n	800294e <wm8994_Init+0x78e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8002948:	4293      	cmp	r3, r2
 800294a:	d046      	beq.n	80029da <wm8994_Init+0x81a>
 800294c:	e06f      	b.n	8002a2e <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800294e:	89fb      	ldrh	r3, [r7, #14]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2203      	movs	r2, #3
 8002954:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002958:	4618      	mov	r0, r3
 800295a:	f000 ff4b 	bl	80037f4 <CODEC_IO_Write>
 800295e:	4603      	mov	r3, r0
 8002960:	461a      	mov	r2, r3
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	4413      	add	r3, r2
 8002966:	61fb      	str	r3, [r7, #28]
    break;
 8002968:	e06f      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800296a:	89fb      	ldrh	r3, [r7, #14]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2233      	movs	r2, #51	@ 0x33
 8002970:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002974:	4618      	mov	r0, r3
 8002976:	f000 ff3d 	bl	80037f4 <CODEC_IO_Write>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	4413      	add	r3, r2
 8002982:	61fb      	str	r3, [r7, #28]
    break;
 8002984:	e061      	b.n	8002a4a <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8002986:	89fb      	ldrh	r3, [r7, #14]
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2263      	movs	r2, #99	@ 0x63
 800298c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002990:	4618      	mov	r0, r3
 8002992:	f000 ff2f 	bl	80037f4 <CODEC_IO_Write>
 8002996:	4603      	mov	r3, r0
 8002998:	461a      	mov	r2, r3
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	4413      	add	r3, r2
 800299e:	61fb      	str	r3, [r7, #28]
    break;
 80029a0:	e053      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80029a2:	89fb      	ldrh	r3, [r7, #14]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2283      	movs	r2, #131	@ 0x83
 80029a8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 ff21 	bl	80037f4 <CODEC_IO_Write>
 80029b2:	4603      	mov	r3, r0
 80029b4:	461a      	mov	r2, r3
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	4413      	add	r3, r2
 80029ba:	61fb      	str	r3, [r7, #28]
    break;
 80029bc:	e045      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80029be:	89fb      	ldrh	r3, [r7, #14]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	22a3      	movs	r2, #163	@ 0xa3
 80029c4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029c8:	4618      	mov	r0, r3
 80029ca:	f000 ff13 	bl	80037f4 <CODEC_IO_Write>
 80029ce:	4603      	mov	r3, r0
 80029d0:	461a      	mov	r2, r3
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	4413      	add	r3, r2
 80029d6:	61fb      	str	r3, [r7, #28]
    break;
 80029d8:	e037      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80029da:	89fb      	ldrh	r3, [r7, #14]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2213      	movs	r2, #19
 80029e0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 ff05 	bl	80037f4 <CODEC_IO_Write>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461a      	mov	r2, r3
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	4413      	add	r3, r2
 80029f2:	61fb      	str	r3, [r7, #28]
    break;
 80029f4:	e029      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80029f6:	89fb      	ldrh	r3, [r7, #14]
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2243      	movs	r2, #67	@ 0x43
 80029fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 fef7 	bl	80037f4 <CODEC_IO_Write>
 8002a06:	4603      	mov	r3, r0
 8002a08:	461a      	mov	r2, r3
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	61fb      	str	r3, [r7, #28]
    break;
 8002a10:	e01b      	b.n	8002a4a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8002a12:	89fb      	ldrh	r3, [r7, #14]
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2273      	movs	r2, #115	@ 0x73
 8002a18:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f000 fee9 	bl	80037f4 <CODEC_IO_Write>
 8002a22:	4603      	mov	r3, r0
 8002a24:	461a      	mov	r2, r3
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	4413      	add	r3, r2
 8002a2a:	61fb      	str	r3, [r7, #28]
    break; 
 8002a2c:	e00d      	b.n	8002a4a <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8002a2e:	89fb      	ldrh	r3, [r7, #14]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2283      	movs	r2, #131	@ 0x83
 8002a34:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fedb 	bl	80037f4 <CODEC_IO_Write>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	461a      	mov	r2, r3
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	4413      	add	r3, r2
 8002a46:	61fb      	str	r3, [r7, #28]
    break; 
 8002a48:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002a4a:	8afb      	ldrh	r3, [r7, #22]
 8002a4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a50:	d10e      	bne.n	8002a70 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8002a52:	89fb      	ldrh	r3, [r7, #14]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002a5a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 fec8 	bl	80037f4 <CODEC_IO_Write>
 8002a64:	4603      	mov	r3, r0
 8002a66:	461a      	mov	r2, r3
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	e00d      	b.n	8002a8c <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8002a70:	89fb      	ldrh	r3, [r7, #14]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f244 0210 	movw	r2, #16400	@ 0x4010
 8002a78:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 feb9 	bl	80037f4 <CODEC_IO_Write>
 8002a82:	4603      	mov	r3, r0
 8002a84:	461a      	mov	r2, r3
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	4413      	add	r3, r2
 8002a8a:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8002a8c:	89fb      	ldrh	r3, [r7, #14]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2200      	movs	r2, #0
 8002a92:	f240 3102 	movw	r1, #770	@ 0x302
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 feac 	bl	80037f4 <CODEC_IO_Write>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8002aa6:	89fb      	ldrh	r3, [r7, #14]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	220a      	movs	r2, #10
 8002aac:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f000 fe9f 	bl	80037f4 <CODEC_IO_Write>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	461a      	mov	r2, r3
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	4413      	add	r3, r2
 8002abe:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8002ac0:	89fb      	ldrh	r3, [r7, #14]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 fe92 	bl	80037f4 <CODEC_IO_Write>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8002ada:	8b3b      	ldrh	r3, [r7, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 817b 	beq.w	8002dd8 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8002ae2:	8b3b      	ldrh	r3, [r7, #24]
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d157      	bne.n	8002b98 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8002ae8:	89fb      	ldrh	r3, [r7, #14]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002af0:	212d      	movs	r1, #45	@ 0x2d
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fe7e 	bl	80037f4 <CODEC_IO_Write>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	4413      	add	r3, r2
 8002b00:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8002b02:	89fb      	ldrh	r3, [r7, #14]
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b0a:	212e      	movs	r1, #46	@ 0x2e
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f000 fe71 	bl	80037f4 <CODEC_IO_Write>
 8002b12:	4603      	mov	r3, r0
 8002b14:	461a      	mov	r2, r3
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	4413      	add	r3, r2
 8002b1a:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b58 <wm8994_Init+0x998>)
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d01b      	beq.n	8002b5c <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8002b24:	89fb      	ldrh	r3, [r7, #14]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8002b2c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fe5f 	bl	80037f4 <CODEC_IO_Write>
 8002b36:	4603      	mov	r3, r0
 8002b38:	461a      	mov	r2, r3
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8002b40:	4b05      	ldr	r3, [pc, #20]	@ (8002b58 <wm8994_Init+0x998>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8002b46:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002b4a:	f001 f843 	bl	8003bd4 <AUDIO_IO_Delay>
 8002b4e:	e016      	b.n	8002b7e <wm8994_Init+0x9be>
 8002b50:	200206f4 	.word	0x200206f4
 8002b54:	00017700 	.word	0x00017700
 8002b58:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8002b5c:	89fb      	ldrh	r3, [r7, #14]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	f248 1208 	movw	r2, #33032	@ 0x8108
 8002b64:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 fe43 	bl	80037f4 <CODEC_IO_Write>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	4413      	add	r3, r2
 8002b76:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8002b78:	2032      	movs	r0, #50	@ 0x32
 8002b7a:	f001 f82b 	bl	8003bd4 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8002b7e:	89fb      	ldrh	r3, [r7, #14]
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2200      	movs	r2, #0
 8002b84:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 fe33 	bl	80037f4 <CODEC_IO_Write>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	461a      	mov	r2, r3
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	4413      	add	r3, r2
 8002b96:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8002b98:	89fb      	ldrh	r3, [r7, #14]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002ba0:	2103      	movs	r1, #3
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fe26 	bl	80037f4 <CODEC_IO_Write>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	461a      	mov	r2, r3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	4413      	add	r3, r2
 8002bb0:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8002bb2:	89fb      	ldrh	r3, [r7, #14]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2122      	movs	r1, #34	@ 0x22
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 fe1a 	bl	80037f4 <CODEC_IO_Write>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8002bca:	89fb      	ldrh	r3, [r7, #14]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2123      	movs	r1, #35	@ 0x23
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 fe0e 	bl	80037f4 <CODEC_IO_Write>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	4413      	add	r3, r2
 8002be0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8002be2:	89fb      	ldrh	r3, [r7, #14]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002bea:	2136      	movs	r1, #54	@ 0x36
 8002bec:	4618      	mov	r0, r3
 8002bee:	f000 fe01 	bl	80037f4 <CODEC_IO_Write>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8002bfc:	89fb      	ldrh	r3, [r7, #14]
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	f243 0203 	movw	r2, #12291	@ 0x3003
 8002c04:	2101      	movs	r1, #1
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fdf4 	bl	80037f4 <CODEC_IO_Write>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	461a      	mov	r2, r3
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	4413      	add	r3, r2
 8002c14:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002c16:	8afb      	ldrh	r3, [r7, #22]
 8002c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c1c:	d10d      	bne.n	8002c3a <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8002c1e:	89fb      	ldrh	r3, [r7, #14]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	f240 2205 	movw	r2, #517	@ 0x205
 8002c26:	2151      	movs	r1, #81	@ 0x51
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f000 fde3 	bl	80037f4 <CODEC_IO_Write>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	461a      	mov	r2, r3
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	4413      	add	r3, r2
 8002c36:	61fb      	str	r3, [r7, #28]
 8002c38:	e00b      	b.n	8002c52 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8002c3a:	89fb      	ldrh	r3, [r7, #14]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2205      	movs	r2, #5
 8002c40:	2151      	movs	r1, #81	@ 0x51
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 fdd6 	bl	80037f4 <CODEC_IO_Write>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	4413      	add	r3, r2
 8002c50:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8002c52:	8b7b      	ldrh	r3, [r7, #26]
 8002c54:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8002c58:	f043 0303 	orr.w	r3, r3, #3
 8002c5c:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002c5e:	89fb      	ldrh	r3, [r7, #14]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	8b7a      	ldrh	r2, [r7, #26]
 8002c64:	2101      	movs	r1, #1
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 fdc4 	bl	80037f4 <CODEC_IO_Write>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	4413      	add	r3, r2
 8002c74:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8002c76:	89fb      	ldrh	r3, [r7, #14]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2222      	movs	r2, #34	@ 0x22
 8002c7c:	2160      	movs	r1, #96	@ 0x60
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fdb8 	bl	80037f4 <CODEC_IO_Write>
 8002c84:	4603      	mov	r3, r0
 8002c86:	461a      	mov	r2, r3
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8002c8e:	89fb      	ldrh	r3, [r7, #14]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8002c96:	214c      	movs	r1, #76	@ 0x4c
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 fdab 	bl	80037f4 <CODEC_IO_Write>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8002ca8:	200f      	movs	r0, #15
 8002caa:	f000 ff93 	bl	8003bd4 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8002cae:	89fb      	ldrh	r3, [r7, #14]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	212d      	movs	r1, #45	@ 0x2d
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 fd9c 	bl	80037f4 <CODEC_IO_Write>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8002cc6:	89fb      	ldrh	r3, [r7, #14]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2201      	movs	r2, #1
 8002ccc:	212e      	movs	r1, #46	@ 0x2e
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fd90 	bl	80037f4 <CODEC_IO_Write>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8002cde:	89fb      	ldrh	r3, [r7, #14]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8002ce6:	2103      	movs	r1, #3
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f000 fd83 	bl	80037f4 <CODEC_IO_Write>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8002cf8:	89fb      	ldrh	r3, [r7, #14]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2233      	movs	r2, #51	@ 0x33
 8002cfe:	2154      	movs	r1, #84	@ 0x54
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fd77 	bl	80037f4 <CODEC_IO_Write>
 8002d06:	4603      	mov	r3, r0
 8002d08:	461a      	mov	r2, r3
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8002d10:	f240 1001 	movw	r0, #257	@ 0x101
 8002d14:	f000 ff5e 	bl	8003bd4 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8002d18:	89fb      	ldrh	r3, [r7, #14]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	22ee      	movs	r2, #238	@ 0xee
 8002d1e:	2160      	movs	r1, #96	@ 0x60
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 fd67 	bl	80037f4 <CODEC_IO_Write>
 8002d26:	4603      	mov	r3, r0
 8002d28:	461a      	mov	r2, r3
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8002d30:	89fb      	ldrh	r3, [r7, #14]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	22c0      	movs	r2, #192	@ 0xc0
 8002d36:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fd5a 	bl	80037f4 <CODEC_IO_Write>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	4413      	add	r3, r2
 8002d48:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8002d4a:	89fb      	ldrh	r3, [r7, #14]
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	22c0      	movs	r2, #192	@ 0xc0
 8002d50:	f240 6111 	movw	r1, #1553	@ 0x611
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fd4d 	bl	80037f4 <CODEC_IO_Write>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	4413      	add	r3, r2
 8002d62:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8002d64:	89fb      	ldrh	r3, [r7, #14]
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2210      	movs	r2, #16
 8002d6a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 fd40 	bl	80037f4 <CODEC_IO_Write>
 8002d74:	4603      	mov	r3, r0
 8002d76:	461a      	mov	r2, r3
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8002d7e:	89fb      	ldrh	r3, [r7, #14]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	22c0      	movs	r2, #192	@ 0xc0
 8002d84:	f240 6112 	movw	r1, #1554	@ 0x612
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 fd33 	bl	80037f4 <CODEC_IO_Write>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461a      	mov	r2, r3
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	4413      	add	r3, r2
 8002d96:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8002d98:	89fb      	ldrh	r3, [r7, #14]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	22c0      	movs	r2, #192	@ 0xc0
 8002d9e:	f240 6113 	movw	r1, #1555	@ 0x613
 8002da2:	4618      	mov	r0, r3
 8002da4:	f000 fd26 	bl	80037f4 <CODEC_IO_Write>
 8002da8:	4603      	mov	r3, r0
 8002daa:	461a      	mov	r2, r3
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	4413      	add	r3, r2
 8002db0:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002db2:	89fb      	ldrh	r3, [r7, #14]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2210      	movs	r2, #16
 8002db8:	f240 4122 	movw	r1, #1058	@ 0x422
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 fd19 	bl	80037f4 <CODEC_IO_Write>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	4413      	add	r3, r2
 8002dca:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002dcc:	7afa      	ldrb	r2, [r7, #11]
 8002dce:	89fb      	ldrh	r3, [r7, #14]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f984 	bl	80030e0 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8002dd8:	8afb      	ldrh	r3, [r7, #22]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80a6 	beq.w	8002f2c <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8002de0:	8afb      	ldrh	r3, [r7, #22]
 8002de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002de6:	d003      	beq.n	8002df0 <wm8994_Init+0xc30>
 8002de8:	8afb      	ldrh	r3, [r7, #22]
 8002dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dee:	d12b      	bne.n	8002e48 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002df0:	8b7b      	ldrh	r3, [r7, #26]
 8002df2:	f043 0313 	orr.w	r3, r3, #19
 8002df6:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002df8:	89fb      	ldrh	r3, [r7, #14]
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	8b7a      	ldrh	r2, [r7, #26]
 8002dfe:	2101      	movs	r1, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 fcf7 	bl	80037f4 <CODEC_IO_Write>
 8002e06:	4603      	mov	r3, r0
 8002e08:	461a      	mov	r2, r3
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2202      	movs	r2, #2
 8002e16:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fcea 	bl	80037f4 <CODEC_IO_Write>
 8002e20:	4603      	mov	r3, r0
 8002e22:	461a      	mov	r2, r3
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	4413      	add	r3, r2
 8002e28:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8002e2a:	89fb      	ldrh	r3, [r7, #14]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002e32:	f240 4111 	movw	r1, #1041	@ 0x411
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fcdc 	bl	80037f4 <CODEC_IO_Write>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461a      	mov	r2, r3
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	4413      	add	r3, r2
 8002e44:	61fb      	str	r3, [r7, #28]
 8002e46:	e06b      	b.n	8002f20 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002e48:	8afb      	ldrh	r3, [r7, #22]
 8002e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e4e:	d139      	bne.n	8002ec4 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002e50:	8b7b      	ldrh	r3, [r7, #26]
 8002e52:	f043 0313 	orr.w	r3, r3, #19
 8002e56:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002e58:	89fb      	ldrh	r3, [r7, #14]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	8b7a      	ldrh	r2, [r7, #26]
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 fcc7 	bl	80037f4 <CODEC_IO_Write>
 8002e66:	4603      	mov	r3, r0
 8002e68:	461a      	mov	r2, r3
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e70:	89fb      	ldrh	r3, [r7, #14]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2202      	movs	r2, #2
 8002e76:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 fcba 	bl	80037f4 <CODEC_IO_Write>
 8002e80:	4603      	mov	r3, r0
 8002e82:	461a      	mov	r2, r3
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	4413      	add	r3, r2
 8002e88:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002e8a:	89fb      	ldrh	r3, [r7, #14]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002e92:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 fcac 	bl	80037f4 <CODEC_IO_Write>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8002ea6:	89fb      	ldrh	r3, [r7, #14]
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002eae:	f240 4111 	movw	r1, #1041	@ 0x411
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 fc9e 	bl	80037f4 <CODEC_IO_Write>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	461a      	mov	r2, r3
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	e02d      	b.n	8002f20 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8002ec4:	8afb      	ldrh	r3, [r7, #22]
 8002ec6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002eca:	d003      	beq.n	8002ed4 <wm8994_Init+0xd14>
 8002ecc:	8afb      	ldrh	r3, [r7, #22]
 8002ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed2:	d125      	bne.n	8002f20 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8002ed4:	89fb      	ldrh	r3, [r7, #14]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	220b      	movs	r2, #11
 8002eda:	2118      	movs	r1, #24
 8002edc:	4618      	mov	r0, r3
 8002ede:	f000 fc89 	bl	80037f4 <CODEC_IO_Write>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	4413      	add	r3, r2
 8002eea:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8002eec:	89fb      	ldrh	r3, [r7, #14]
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	220b      	movs	r2, #11
 8002ef2:	211a      	movs	r1, #26
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f000 fc7d 	bl	80037f4 <CODEC_IO_Write>
 8002efa:	4603      	mov	r3, r0
 8002efc:	461a      	mov	r2, r3
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	4413      	add	r3, r2
 8002f02:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002f04:	89fb      	ldrh	r3, [r7, #14]
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002f0c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 fc6f 	bl	80037f4 <CODEC_IO_Write>
 8002f16:	4603      	mov	r3, r0
 8002f18:	461a      	mov	r2, r3
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002f20:	7afa      	ldrb	r2, [r7, #11]
 8002f22:	89fb      	ldrh	r3, [r7, #14]
 8002f24:	4611      	mov	r1, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f8da 	bl	80030e0 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8002f2c:	69fb      	ldr	r3, [r7, #28]
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop

08002f38 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002f3c:	f000 fdec 	bl	8003b18 <AUDIO_IO_DeInit>
}
 8002f40:	bf00      	nop
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002f4e:	f000 fdd9 	bl	8003b04 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8002f52:	88fb      	ldrh	r3, [r7, #6]
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2100      	movs	r1, #0
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 fe0f 	bl	8003b7c <AUDIO_IO_Read>
 8002f5e:	4603      	mov	r3, r0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	80fb      	strh	r3, [r7, #6]
 8002f74:	4613      	mov	r3, r2
 8002f76:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	2100      	movs	r1, #0
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 f9d1 	bl	8003328 <wm8994_SetMute>
 8002f86:	4602      	mov	r2, r0
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3710      	adds	r7, #16
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002fa6:	88fb      	ldrh	r3, [r7, #6]
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 f9bc 	bl	8003328 <wm8994_SetMute>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8002fb8:	88fb      	ldrh	r3, [r7, #6]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	2102      	movs	r1, #2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fc17 	bl	80037f4 <CODEC_IO_Write>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4413      	add	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002fe8:	88fb      	ldrh	r3, [r7, #6]
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 f99b 	bl	8003328 <wm8994_SetMute>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	6039      	str	r1, [r7, #0]
 800300e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8003014:	4b31      	ldr	r3, [pc, #196]	@ (80030dc <wm8994_Stop+0xd8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d05a      	beq.n	80030d2 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800301c:	88fb      	ldrh	r3, [r7, #6]
 800301e:	2101      	movs	r1, #1
 8003020:	4618      	mov	r0, r3
 8003022:	f000 f981 	bl	8003328 <wm8994_SetMute>
 8003026:	4602      	mov	r2, r0
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4413      	add	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b02      	cmp	r3, #2
 8003032:	d04e      	beq.n	80030d2 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800303c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003040:	4618      	mov	r0, r3
 8003042:	f000 fbd7 	bl	80037f4 <CODEC_IO_Write>
 8003046:	4603      	mov	r3, r0
 8003048:	461a      	mov	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4413      	add	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003058:	f240 4122 	movw	r1, #1058	@ 0x422
 800305c:	4618      	mov	r0, r3
 800305e:	f000 fbc9 	bl	80037f4 <CODEC_IO_Write>
 8003062:	4603      	mov	r3, r0
 8003064:	461a      	mov	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4413      	add	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 800306c:	88fb      	ldrh	r3, [r7, #6]
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2200      	movs	r2, #0
 8003072:	212d      	movs	r1, #45	@ 0x2d
 8003074:	4618      	mov	r0, r3
 8003076:	f000 fbbd 	bl	80037f4 <CODEC_IO_Write>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4413      	add	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2200      	movs	r2, #0
 800308a:	212e      	movs	r1, #46	@ 0x2e
 800308c:	4618      	mov	r0, r3
 800308e:	f000 fbb1 	bl	80037f4 <CODEC_IO_Write>
 8003092:	4603      	mov	r3, r0
 8003094:	461a      	mov	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4413      	add	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 800309c:	88fb      	ldrh	r3, [r7, #6]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2200      	movs	r2, #0
 80030a2:	2105      	movs	r1, #5
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 fba5 	bl	80037f4 <CODEC_IO_Write>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80030b4:	88fb      	ldrh	r3, [r7, #6]
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2200      	movs	r2, #0
 80030ba:	2100      	movs	r1, #0
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fb99 	bl	80037f4 <CODEC_IO_Write>
 80030c2:	4603      	mov	r3, r0
 80030c4:	461a      	mov	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4413      	add	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80030cc:	4b03      	ldr	r3, [pc, #12]	@ (80030dc <wm8994_Stop+0xd8>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80030d2:	68fb      	ldr	r3, [r7, #12]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	200206f0 	.word	0x200206f0

080030e0 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	460a      	mov	r2, r1
 80030ea:	80fb      	strh	r3, [r7, #6]
 80030ec:	4613      	mov	r3, r2
 80030ee:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80030f4:	797b      	ldrb	r3, [r7, #5]
 80030f6:	2b64      	cmp	r3, #100	@ 0x64
 80030f8:	d80b      	bhi.n	8003112 <wm8994_SetVolume+0x32>
 80030fa:	797a      	ldrb	r2, [r7, #5]
 80030fc:	4613      	mov	r3, r2
 80030fe:	019b      	lsls	r3, r3, #6
 8003100:	1a9b      	subs	r3, r3, r2
 8003102:	4a86      	ldr	r2, [pc, #536]	@ (800331c <wm8994_SetVolume+0x23c>)
 8003104:	fb82 1203 	smull	r1, r2, r2, r3
 8003108:	1152      	asrs	r2, r2, #5
 800310a:	17db      	asrs	r3, r3, #31
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	e000      	b.n	8003114 <wm8994_SetVolume+0x34>
 8003112:	2364      	movs	r3, #100	@ 0x64
 8003114:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8003116:	4b82      	ldr	r3, [pc, #520]	@ (8003320 <wm8994_SetVolume+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 809b 	beq.w	8003256 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8003120:	7afb      	ldrb	r3, [r7, #11]
 8003122:	2b3e      	cmp	r3, #62	@ 0x3e
 8003124:	d93d      	bls.n	80031a2 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f000 f8fc 	bl	8003328 <wm8994_SetMute>
 8003130:	4602      	mov	r2, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4413      	add	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	b2db      	uxtb	r3, r3
 800313c:	f240 127f 	movw	r2, #383	@ 0x17f
 8003140:	211c      	movs	r1, #28
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fb56 	bl	80037f4 <CODEC_IO_Write>
 8003148:	4603      	mov	r3, r0
 800314a:	461a      	mov	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4413      	add	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	b2db      	uxtb	r3, r3
 8003156:	f240 127f 	movw	r2, #383	@ 0x17f
 800315a:	211d      	movs	r1, #29
 800315c:	4618      	mov	r0, r3
 800315e:	f000 fb49 	bl	80037f4 <CODEC_IO_Write>
 8003162:	4603      	mov	r3, r0
 8003164:	461a      	mov	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4413      	add	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 800316c:	88fb      	ldrh	r3, [r7, #6]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	f240 127f 	movw	r2, #383	@ 0x17f
 8003174:	2126      	movs	r1, #38	@ 0x26
 8003176:	4618      	mov	r0, r3
 8003178:	f000 fb3c 	bl	80037f4 <CODEC_IO_Write>
 800317c:	4603      	mov	r3, r0
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	f240 127f 	movw	r2, #383	@ 0x17f
 800318e:	2127      	movs	r1, #39	@ 0x27
 8003190:	4618      	mov	r0, r3
 8003192:	f000 fb2f 	bl	80037f4 <CODEC_IO_Write>
 8003196:	4603      	mov	r3, r0
 8003198:	461a      	mov	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4413      	add	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	e059      	b.n	8003256 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80031a2:	797b      	ldrb	r3, [r7, #5]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d109      	bne.n	80031bc <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80031a8:	88fb      	ldrh	r3, [r7, #6]
 80031aa:	2101      	movs	r1, #1
 80031ac:	4618      	mov	r0, r3
 80031ae:	f000 f8bb 	bl	8003328 <wm8994_SetMute>
 80031b2:	4602      	mov	r2, r0
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4413      	add	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	e04c      	b.n	8003256 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80031bc:	88fb      	ldrh	r3, [r7, #6]
 80031be:	2100      	movs	r1, #0
 80031c0:	4618      	mov	r0, r3
 80031c2:	f000 f8b1 	bl	8003328 <wm8994_SetMute>
 80031c6:	4602      	mov	r2, r0
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	b2d8      	uxtb	r0, r3
 80031d2:	7afb      	ldrb	r3, [r7, #11]
 80031d4:	b21b      	sxth	r3, r3
 80031d6:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80031da:	b21b      	sxth	r3, r3
 80031dc:	b29b      	uxth	r3, r3
 80031de:	461a      	mov	r2, r3
 80031e0:	211c      	movs	r1, #28
 80031e2:	f000 fb07 	bl	80037f4 <CODEC_IO_Write>
 80031e6:	4603      	mov	r3, r0
 80031e8:	461a      	mov	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	4413      	add	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	b2d8      	uxtb	r0, r3
 80031f4:	7afb      	ldrb	r3, [r7, #11]
 80031f6:	b21b      	sxth	r3, r3
 80031f8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80031fc:	b21b      	sxth	r3, r3
 80031fe:	b29b      	uxth	r3, r3
 8003200:	461a      	mov	r2, r3
 8003202:	211d      	movs	r1, #29
 8003204:	f000 faf6 	bl	80037f4 <CODEC_IO_Write>
 8003208:	4603      	mov	r3, r0
 800320a:	461a      	mov	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4413      	add	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8003212:	88fb      	ldrh	r3, [r7, #6]
 8003214:	b2d8      	uxtb	r0, r3
 8003216:	7afb      	ldrb	r3, [r7, #11]
 8003218:	b21b      	sxth	r3, r3
 800321a:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800321e:	b21b      	sxth	r3, r3
 8003220:	b29b      	uxth	r3, r3
 8003222:	461a      	mov	r2, r3
 8003224:	2126      	movs	r1, #38	@ 0x26
 8003226:	f000 fae5 	bl	80037f4 <CODEC_IO_Write>
 800322a:	4603      	mov	r3, r0
 800322c:	461a      	mov	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	4413      	add	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8003234:	88fb      	ldrh	r3, [r7, #6]
 8003236:	b2d8      	uxtb	r0, r3
 8003238:	7afb      	ldrb	r3, [r7, #11]
 800323a:	b21b      	sxth	r3, r3
 800323c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003240:	b21b      	sxth	r3, r3
 8003242:	b29b      	uxth	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	2127      	movs	r1, #39	@ 0x27
 8003248:	f000 fad4 	bl	80037f4 <CODEC_IO_Write>
 800324c:	4603      	mov	r3, r0
 800324e:	461a      	mov	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4413      	add	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8003256:	4b33      	ldr	r3, [pc, #204]	@ (8003324 <wm8994_SetVolume+0x244>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d059      	beq.n	8003312 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 800325e:	797b      	ldrb	r3, [r7, #5]
 8003260:	2b63      	cmp	r3, #99	@ 0x63
 8003262:	d80c      	bhi.n	800327e <wm8994_SetVolume+0x19e>
 8003264:	797a      	ldrb	r2, [r7, #5]
 8003266:	4613      	mov	r3, r2
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	1a9b      	subs	r3, r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	4a2b      	ldr	r2, [pc, #172]	@ (800331c <wm8994_SetVolume+0x23c>)
 8003270:	fb82 1203 	smull	r1, r2, r2, r3
 8003274:	1152      	asrs	r2, r2, #5
 8003276:	17db      	asrs	r3, r3, #31
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	b2db      	uxtb	r3, r3
 800327c:	e000      	b.n	8003280 <wm8994_SetVolume+0x1a0>
 800327e:	23ef      	movs	r3, #239	@ 0xef
 8003280:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	b2d8      	uxtb	r0, r3
 8003286:	7afb      	ldrb	r3, [r7, #11]
 8003288:	b21b      	sxth	r3, r3
 800328a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800328e:	b21b      	sxth	r3, r3
 8003290:	b29b      	uxth	r3, r3
 8003292:	461a      	mov	r2, r3
 8003294:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003298:	f000 faac 	bl	80037f4 <CODEC_IO_Write>
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	b2d8      	uxtb	r0, r3
 80032aa:	7afb      	ldrb	r3, [r7, #11]
 80032ac:	b21b      	sxth	r3, r3
 80032ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b2:	b21b      	sxth	r3, r3
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	f240 4101 	movw	r1, #1025	@ 0x401
 80032bc:	f000 fa9a 	bl	80037f4 <CODEC_IO_Write>
 80032c0:	4603      	mov	r3, r0
 80032c2:	461a      	mov	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4413      	add	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80032ca:	88fb      	ldrh	r3, [r7, #6]
 80032cc:	b2d8      	uxtb	r0, r3
 80032ce:	7afb      	ldrb	r3, [r7, #11]
 80032d0:	b21b      	sxth	r3, r3
 80032d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d6:	b21b      	sxth	r3, r3
 80032d8:	b29b      	uxth	r3, r3
 80032da:	461a      	mov	r2, r3
 80032dc:	f240 4104 	movw	r1, #1028	@ 0x404
 80032e0:	f000 fa88 	bl	80037f4 <CODEC_IO_Write>
 80032e4:	4603      	mov	r3, r0
 80032e6:	461a      	mov	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4413      	add	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	b2d8      	uxtb	r0, r3
 80032f2:	7afb      	ldrb	r3, [r7, #11]
 80032f4:	b21b      	sxth	r3, r3
 80032f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032fa:	b21b      	sxth	r3, r3
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	461a      	mov	r2, r3
 8003300:	f240 4105 	movw	r1, #1029	@ 0x405
 8003304:	f000 fa76 	bl	80037f4 <CODEC_IO_Write>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4413      	add	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8003312:	68fb      	ldr	r3, [r7, #12]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	51eb851f 	.word	0x51eb851f
 8003320:	200206f0 	.word	0x200206f0
 8003324:	200206f4 	.word	0x200206f4

08003328 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	6039      	str	r1, [r7, #0]
 8003332:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8003338:	4b21      	ldr	r3, [pc, #132]	@ (80033c0 <wm8994_SetMute+0x98>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d039      	beq.n	80033b4 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d11c      	bne.n	8003380 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	b2db      	uxtb	r3, r3
 800334a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800334e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fa4e 	bl	80037f4 <CODEC_IO_Write>
 8003358:	4603      	mov	r3, r0
 800335a:	461a      	mov	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4413      	add	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800336a:	f240 4122 	movw	r1, #1058	@ 0x422
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fa40 	bl	80037f4 <CODEC_IO_Write>
 8003374:	4603      	mov	r3, r0
 8003376:	461a      	mov	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4413      	add	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	e019      	b.n	80033b4 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003380:	88fb      	ldrh	r3, [r7, #6]
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2210      	movs	r2, #16
 8003386:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fa32 	bl	80037f4 <CODEC_IO_Write>
 8003390:	4603      	mov	r3, r0
 8003392:	461a      	mov	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4413      	add	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800339a:	88fb      	ldrh	r3, [r7, #6]
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2210      	movs	r2, #16
 80033a0:	f240 4122 	movw	r1, #1058	@ 0x422
 80033a4:	4618      	mov	r0, r3
 80033a6:	f000 fa25 	bl	80037f4 <CODEC_IO_Write>
 80033aa:	4603      	mov	r3, r0
 80033ac:	461a      	mov	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4413      	add	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80033b4:	68fb      	ldr	r3, [r7, #12]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	200206f0 	.word	0x200206f0

080033c4 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	460a      	mov	r2, r1
 80033ce:	80fb      	strh	r3, [r7, #6]
 80033d0:	4613      	mov	r3, r2
 80033d2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80033d4:	2300      	movs	r3, #0
 80033d6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80033d8:	797b      	ldrb	r3, [r7, #5]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	f000 808c 	beq.w	80034f8 <wm8994_SetOutputMode+0x134>
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	f300 80cb 	bgt.w	800357c <wm8994_SetOutputMode+0x1b8>
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d002      	beq.n	80033f0 <wm8994_SetOutputMode+0x2c>
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d042      	beq.n	8003474 <wm8994_SetOutputMode+0xb0>
 80033ee:	e0c5      	b.n	800357c <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80033f0:	88fb      	ldrh	r3, [r7, #6]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80033f8:	2105      	movs	r1, #5
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 f9fa 	bl	80037f4 <CODEC_IO_Write>
 8003400:	4603      	mov	r3, r0
 8003402:	461a      	mov	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4413      	add	r3, r2
 8003408:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2200      	movs	r2, #0
 8003410:	f240 6101 	movw	r1, #1537	@ 0x601
 8003414:	4618      	mov	r0, r3
 8003416:	f000 f9ed 	bl	80037f4 <CODEC_IO_Write>
 800341a:	4603      	mov	r3, r0
 800341c:	461a      	mov	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4413      	add	r3, r2
 8003422:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003424:	88fb      	ldrh	r3, [r7, #6]
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2200      	movs	r2, #0
 800342a:	f240 6102 	movw	r1, #1538	@ 0x602
 800342e:	4618      	mov	r0, r3
 8003430:	f000 f9e0 	bl	80037f4 <CODEC_IO_Write>
 8003434:	4603      	mov	r3, r0
 8003436:	461a      	mov	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4413      	add	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800343e:	88fb      	ldrh	r3, [r7, #6]
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2202      	movs	r2, #2
 8003444:	f240 6104 	movw	r1, #1540	@ 0x604
 8003448:	4618      	mov	r0, r3
 800344a:	f000 f9d3 	bl	80037f4 <CODEC_IO_Write>
 800344e:	4603      	mov	r3, r0
 8003450:	461a      	mov	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	4413      	add	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2202      	movs	r2, #2
 800345e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f9c6 	bl	80037f4 <CODEC_IO_Write>
 8003468:	4603      	mov	r3, r0
 800346a:	461a      	mov	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4413      	add	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]
    break;
 8003472:	e0c5      	b.n	8003600 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	f240 3203 	movw	r2, #771	@ 0x303
 800347c:	2105      	movs	r1, #5
 800347e:	4618      	mov	r0, r3
 8003480:	f000 f9b8 	bl	80037f4 <CODEC_IO_Write>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4413      	add	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	2201      	movs	r2, #1
 8003494:	f240 6101 	movw	r1, #1537	@ 0x601
 8003498:	4618      	mov	r0, r3
 800349a:	f000 f9ab 	bl	80037f4 <CODEC_IO_Write>
 800349e:	4603      	mov	r3, r0
 80034a0:	461a      	mov	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	4413      	add	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2201      	movs	r2, #1
 80034ae:	f240 6102 	movw	r1, #1538	@ 0x602
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 f99e 	bl	80037f4 <CODEC_IO_Write>
 80034b8:	4603      	mov	r3, r0
 80034ba:	461a      	mov	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	4413      	add	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80034c2:	88fb      	ldrh	r3, [r7, #6]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2200      	movs	r2, #0
 80034c8:	f240 6104 	movw	r1, #1540	@ 0x604
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 f991 	bl	80037f4 <CODEC_IO_Write>
 80034d2:	4603      	mov	r3, r0
 80034d4:	461a      	mov	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	4413      	add	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2200      	movs	r2, #0
 80034e2:	f240 6105 	movw	r1, #1541	@ 0x605
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f984 	bl	80037f4 <CODEC_IO_Write>
 80034ec:	4603      	mov	r3, r0
 80034ee:	461a      	mov	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4413      	add	r3, r2
 80034f4:	60fb      	str	r3, [r7, #12]
    break;
 80034f6:	e083      	b.n	8003600 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80034f8:	88fb      	ldrh	r3, [r7, #6]
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003500:	2105      	movs	r1, #5
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f976 	bl	80037f4 <CODEC_IO_Write>
 8003508:	4603      	mov	r3, r0
 800350a:	461a      	mov	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4413      	add	r3, r2
 8003510:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2201      	movs	r2, #1
 8003518:	f240 6101 	movw	r1, #1537	@ 0x601
 800351c:	4618      	mov	r0, r3
 800351e:	f000 f969 	bl	80037f4 <CODEC_IO_Write>
 8003522:	4603      	mov	r3, r0
 8003524:	461a      	mov	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4413      	add	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2201      	movs	r2, #1
 8003532:	f240 6102 	movw	r1, #1538	@ 0x602
 8003536:	4618      	mov	r0, r3
 8003538:	f000 f95c 	bl	80037f4 <CODEC_IO_Write>
 800353c:	4603      	mov	r3, r0
 800353e:	461a      	mov	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4413      	add	r3, r2
 8003544:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003546:	88fb      	ldrh	r3, [r7, #6]
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2202      	movs	r2, #2
 800354c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003550:	4618      	mov	r0, r3
 8003552:	f000 f94f 	bl	80037f4 <CODEC_IO_Write>
 8003556:	4603      	mov	r3, r0
 8003558:	461a      	mov	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4413      	add	r3, r2
 800355e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003560:	88fb      	ldrh	r3, [r7, #6]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2202      	movs	r2, #2
 8003566:	f240 6105 	movw	r1, #1541	@ 0x605
 800356a:	4618      	mov	r0, r3
 800356c:	f000 f942 	bl	80037f4 <CODEC_IO_Write>
 8003570:	4603      	mov	r3, r0
 8003572:	461a      	mov	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4413      	add	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]
    break;
 800357a:	e041      	b.n	8003600 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	f240 3203 	movw	r2, #771	@ 0x303
 8003584:	2105      	movs	r1, #5
 8003586:	4618      	mov	r0, r3
 8003588:	f000 f934 	bl	80037f4 <CODEC_IO_Write>
 800358c:	4603      	mov	r3, r0
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4413      	add	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003596:	88fb      	ldrh	r3, [r7, #6]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2201      	movs	r2, #1
 800359c:	f240 6101 	movw	r1, #1537	@ 0x601
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 f927 	bl	80037f4 <CODEC_IO_Write>
 80035a6:	4603      	mov	r3, r0
 80035a8:	461a      	mov	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4413      	add	r3, r2
 80035ae:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80035b0:	88fb      	ldrh	r3, [r7, #6]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2201      	movs	r2, #1
 80035b6:	f240 6102 	movw	r1, #1538	@ 0x602
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 f91a 	bl	80037f4 <CODEC_IO_Write>
 80035c0:	4603      	mov	r3, r0
 80035c2:	461a      	mov	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4413      	add	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80035ca:	88fb      	ldrh	r3, [r7, #6]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2200      	movs	r2, #0
 80035d0:	f240 6104 	movw	r1, #1540	@ 0x604
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 f90d 	bl	80037f4 <CODEC_IO_Write>
 80035da:	4603      	mov	r3, r0
 80035dc:	461a      	mov	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4413      	add	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2200      	movs	r2, #0
 80035ea:	f240 6105 	movw	r1, #1541	@ 0x605
 80035ee:	4618      	mov	r0, r3
 80035f0:	f000 f900 	bl	80037f4 <CODEC_IO_Write>
 80035f4:	4603      	mov	r3, r0
 80035f6:	461a      	mov	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4413      	add	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
    break;    
 80035fe:	bf00      	nop
  }  
  return counter;
 8003600:	68fb      	ldr	r3, [r7, #12]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	6039      	str	r1, [r7, #0]
 8003616:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	4a64      	ldr	r2, [pc, #400]	@ (80037b0 <wm8994_SetFrequency+0x1a4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d079      	beq.n	8003718 <wm8994_SetFrequency+0x10c>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	4a62      	ldr	r2, [pc, #392]	@ (80037b0 <wm8994_SetFrequency+0x1a4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	f200 80ad 	bhi.w	8003788 <wm8994_SetFrequency+0x17c>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003634:	4293      	cmp	r3, r2
 8003636:	d061      	beq.n	80036fc <wm8994_SetFrequency+0xf0>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800363e:	4293      	cmp	r3, r2
 8003640:	f200 80a2 	bhi.w	8003788 <wm8994_SetFrequency+0x17c>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800364a:	4293      	cmp	r3, r2
 800364c:	f000 808e 	beq.w	800376c <wm8994_SetFrequency+0x160>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003656:	4293      	cmp	r3, r2
 8003658:	f200 8096 	bhi.w	8003788 <wm8994_SetFrequency+0x17c>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003662:	d03d      	beq.n	80036e0 <wm8994_SetFrequency+0xd4>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800366a:	f200 808d 	bhi.w	8003788 <wm8994_SetFrequency+0x17c>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003674:	4293      	cmp	r3, r2
 8003676:	d06b      	beq.n	8003750 <wm8994_SetFrequency+0x144>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	f245 6222 	movw	r2, #22050	@ 0x5622
 800367e:	4293      	cmp	r3, r2
 8003680:	f200 8082 	bhi.w	8003788 <wm8994_SetFrequency+0x17c>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800368a:	d01b      	beq.n	80036c4 <wm8994_SetFrequency+0xb8>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003692:	d879      	bhi.n	8003788 <wm8994_SetFrequency+0x17c>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800369a:	d005      	beq.n	80036a8 <wm8994_SetFrequency+0x9c>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d046      	beq.n	8003734 <wm8994_SetFrequency+0x128>
 80036a6:	e06f      	b.n	8003788 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80036a8:	88fb      	ldrh	r3, [r7, #6]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2203      	movs	r2, #3
 80036ae:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f89e 	bl	80037f4 <CODEC_IO_Write>
 80036b8:	4603      	mov	r3, r0
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4413      	add	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
    break;
 80036c2:	e06f      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2233      	movs	r2, #51	@ 0x33
 80036ca:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f890 	bl	80037f4 <CODEC_IO_Write>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4413      	add	r3, r2
 80036dc:	60fb      	str	r3, [r7, #12]
    break;
 80036de:	e061      	b.n	80037a4 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80036e0:	88fb      	ldrh	r3, [r7, #6]
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2263      	movs	r2, #99	@ 0x63
 80036e6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 f882 	bl	80037f4 <CODEC_IO_Write>
 80036f0:	4603      	mov	r3, r0
 80036f2:	461a      	mov	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4413      	add	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
    break;
 80036fa:	e053      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80036fc:	88fb      	ldrh	r3, [r7, #6]
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2283      	movs	r2, #131	@ 0x83
 8003702:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003706:	4618      	mov	r0, r3
 8003708:	f000 f874 	bl	80037f4 <CODEC_IO_Write>
 800370c:	4603      	mov	r3, r0
 800370e:	461a      	mov	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4413      	add	r3, r2
 8003714:	60fb      	str	r3, [r7, #12]
    break;
 8003716:	e045      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	b2db      	uxtb	r3, r3
 800371c:	22a3      	movs	r2, #163	@ 0xa3
 800371e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003722:	4618      	mov	r0, r3
 8003724:	f000 f866 	bl	80037f4 <CODEC_IO_Write>
 8003728:	4603      	mov	r3, r0
 800372a:	461a      	mov	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4413      	add	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]
    break;
 8003732:	e037      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003734:	88fb      	ldrh	r3, [r7, #6]
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2213      	movs	r2, #19
 800373a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f858 	bl	80037f4 <CODEC_IO_Write>
 8003744:	4603      	mov	r3, r0
 8003746:	461a      	mov	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4413      	add	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]
    break;
 800374e:	e029      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003750:	88fb      	ldrh	r3, [r7, #6]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2243      	movs	r2, #67	@ 0x43
 8003756:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800375a:	4618      	mov	r0, r3
 800375c:	f000 f84a 	bl	80037f4 <CODEC_IO_Write>
 8003760:	4603      	mov	r3, r0
 8003762:	461a      	mov	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4413      	add	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]
    break;
 800376a:	e01b      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800376c:	88fb      	ldrh	r3, [r7, #6]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2273      	movs	r2, #115	@ 0x73
 8003772:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f83c 	bl	80037f4 <CODEC_IO_Write>
 800377c:	4603      	mov	r3, r0
 800377e:	461a      	mov	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4413      	add	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]
    break; 
 8003786:	e00d      	b.n	80037a4 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003788:	88fb      	ldrh	r3, [r7, #6]
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2283      	movs	r2, #131	@ 0x83
 800378e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003792:	4618      	mov	r0, r3
 8003794:	f000 f82e 	bl	80037f4 <CODEC_IO_Write>
 8003798:	4603      	mov	r3, r0
 800379a:	461a      	mov	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4413      	add	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]
    break; 
 80037a2:	bf00      	nop
  }
  return counter;
 80037a4:	68fb      	ldr	r3, [r7, #12]
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	00017700 	.word	0x00017700

080037b4 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80037be:	2300      	movs	r3, #0
 80037c0:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80037c2:	88fb      	ldrh	r3, [r7, #6]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 f812 	bl	80037f4 <CODEC_IO_Write>
 80037d0:	4603      	mov	r3, r0
 80037d2:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <wm8994_Reset+0x38>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80037da:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <wm8994_Reset+0x3c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]

  return counter;
 80037e0:	68fb      	ldr	r3, [r7, #12]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	200206f0 	.word	0x200206f0
 80037f0:	200206f4 	.word	0x200206f4

080037f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	71fb      	strb	r3, [r7, #7]
 80037fe:	460b      	mov	r3, r1
 8003800:	80bb      	strh	r3, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800380a:	887a      	ldrh	r2, [r7, #2]
 800380c:	88b9      	ldrh	r1, [r7, #4]
 800380e:	79fb      	ldrb	r3, [r7, #7]
 8003810:	4618      	mov	r0, r3
 8003812:	f000 f989 	bl	8003b28 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	b2db      	uxtb	r3, r3
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <BSP_PB_GetState>:
  *       are mapped on the same push button named "User"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	4a07      	ldr	r2, [pc, #28]	@ (8003850 <BSP_PB_GetState+0x2c>)
 8003832:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	4906      	ldr	r1, [pc, #24]	@ (8003854 <BSP_PB_GetState+0x30>)
 800383a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800383e:	4619      	mov	r1, r3
 8003840:	4610      	mov	r0, r2
 8003842:	f002 f985 	bl	8005b50 <HAL_GPIO_ReadPin>
 8003846:	4603      	mov	r3, r0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20000038 	.word	0x20000038
 8003854:	0800bfb4 	.word	0x0800bfb4

08003858 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08c      	sub	sp, #48	@ 0x30
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a51      	ldr	r2, [pc, #324]	@ (80039a8 <I2Cx_MspInit+0x150>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d14d      	bne.n	8003904 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003868:	4b50      	ldr	r3, [pc, #320]	@ (80039ac <I2Cx_MspInit+0x154>)
 800386a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386c:	4a4f      	ldr	r2, [pc, #316]	@ (80039ac <I2Cx_MspInit+0x154>)
 800386e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003872:	6313      	str	r3, [r2, #48]	@ 0x30
 8003874:	4b4d      	ldr	r3, [pc, #308]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387c:	61bb      	str	r3, [r7, #24]
 800387e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003880:	2380      	movs	r3, #128	@ 0x80
 8003882:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003884:	2312      	movs	r3, #18
 8003886:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800388c:	2302      	movs	r3, #2
 800388e:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003890:	2304      	movs	r3, #4
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	4619      	mov	r1, r3
 800389a:	4845      	ldr	r0, [pc, #276]	@ (80039b0 <I2Cx_MspInit+0x158>)
 800389c:	f001 fea0 	bl	80055e0 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80038a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80038a6:	f107 031c 	add.w	r3, r7, #28
 80038aa:	4619      	mov	r1, r3
 80038ac:	4840      	ldr	r0, [pc, #256]	@ (80039b0 <I2Cx_MspInit+0x158>)
 80038ae:	f001 fe97 	bl	80055e0 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80038b2:	4b3e      	ldr	r3, [pc, #248]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	4a3d      	ldr	r2, [pc, #244]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80038be:	4b3b      	ldr	r3, [pc, #236]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80038ca:	4b38      	ldr	r3, [pc, #224]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	4a37      	ldr	r2, [pc, #220]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038d4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80038d6:	4b35      	ldr	r3, [pc, #212]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	4a34      	ldr	r2, [pc, #208]	@ (80039ac <I2Cx_MspInit+0x154>)
 80038dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038e0:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80038e2:	2200      	movs	r2, #0
 80038e4:	210f      	movs	r1, #15
 80038e6:	2048      	movs	r0, #72	@ 0x48
 80038e8:	f001 f96b 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80038ec:	2048      	movs	r0, #72	@ 0x48
 80038ee:	f001 f984 	bl	8004bfa <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80038f2:	2200      	movs	r2, #0
 80038f4:	210f      	movs	r1, #15
 80038f6:	2049      	movs	r0, #73	@ 0x49
 80038f8:	f001 f963 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80038fc:	2049      	movs	r0, #73	@ 0x49
 80038fe:	f001 f97c 	bl	8004bfa <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8003902:	e04d      	b.n	80039a0 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003904:	4b29      	ldr	r3, [pc, #164]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003908:	4a28      	ldr	r2, [pc, #160]	@ (80039ac <I2Cx_MspInit+0x154>)
 800390a:	f043 0302 	orr.w	r3, r3, #2
 800390e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003910:	4b26      	ldr	r3, [pc, #152]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800391c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003920:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003922:	2312      	movs	r3, #18
 8003924:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003926:	2300      	movs	r3, #0
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800392a:	2302      	movs	r3, #2
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800392e:	2304      	movs	r3, #4
 8003930:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003932:	f107 031c 	add.w	r3, r7, #28
 8003936:	4619      	mov	r1, r3
 8003938:	481e      	ldr	r0, [pc, #120]	@ (80039b4 <I2Cx_MspInit+0x15c>)
 800393a:	f001 fe51 	bl	80055e0 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800393e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003944:	f107 031c 	add.w	r3, r7, #28
 8003948:	4619      	mov	r1, r3
 800394a:	481a      	ldr	r0, [pc, #104]	@ (80039b4 <I2Cx_MspInit+0x15c>)
 800394c:	f001 fe48 	bl	80055e0 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003950:	4b16      	ldr	r3, [pc, #88]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003954:	4a15      	ldr	r2, [pc, #84]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003956:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800395a:	6413      	str	r3, [r2, #64]	@ 0x40
 800395c:	4b13      	ldr	r3, [pc, #76]	@ (80039ac <I2Cx_MspInit+0x154>)
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003968:	4b10      	ldr	r3, [pc, #64]	@ (80039ac <I2Cx_MspInit+0x154>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	4a0f      	ldr	r2, [pc, #60]	@ (80039ac <I2Cx_MspInit+0x154>)
 800396e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003972:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003974:	4b0d      	ldr	r3, [pc, #52]	@ (80039ac <I2Cx_MspInit+0x154>)
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4a0c      	ldr	r2, [pc, #48]	@ (80039ac <I2Cx_MspInit+0x154>)
 800397a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800397e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003980:	2200      	movs	r2, #0
 8003982:	210f      	movs	r1, #15
 8003984:	201f      	movs	r0, #31
 8003986:	f001 f91c 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800398a:	201f      	movs	r0, #31
 800398c:	f001 f935 	bl	8004bfa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003990:	2200      	movs	r2, #0
 8003992:	210f      	movs	r1, #15
 8003994:	2020      	movs	r0, #32
 8003996:	f001 f914 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800399a:	2020      	movs	r0, #32
 800399c:	f001 f92d 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 80039a0:	bf00      	nop
 80039a2:	3730      	adds	r7, #48	@ 0x30
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	200206f8 	.word	0x200206f8
 80039ac:	40023800 	.word	0x40023800
 80039b0:	40021c00 	.word	0x40021c00
 80039b4:	40020400 	.word	0x40020400

080039b8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f002 fc03 	bl	80061cc <HAL_I2C_GetState>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d125      	bne.n	8003a18 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a14      	ldr	r2, [pc, #80]	@ (8003a20 <I2Cx_Init+0x68>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d103      	bne.n	80039dc <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a13      	ldr	r2, [pc, #76]	@ (8003a24 <I2Cx_Init+0x6c>)
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	e002      	b.n	80039e2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a12      	ldr	r2, [pc, #72]	@ (8003a28 <I2Cx_Init+0x70>)
 80039e0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a11      	ldr	r2, [pc, #68]	@ (8003a2c <I2Cx_Init+0x74>)
 80039e6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff23 	bl	8003858 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f002 f8cc 	bl	8005bb0 <HAL_I2C_Init>
  }
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	200206f8 	.word	0x200206f8
 8003a24:	40005c00 	.word	0x40005c00
 8003a28:	40005400 	.word	0x40005400
 8003a2c:	40912732 	.word	0x40912732

08003a30 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	@ 0x28
 8003a34:	af04      	add	r7, sp, #16
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	4608      	mov	r0, r1
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	72fb      	strb	r3, [r7, #11]
 8003a42:	460b      	mov	r3, r1
 8003a44:	813b      	strh	r3, [r7, #8]
 8003a46:	4613      	mov	r3, r2
 8003a48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003a4e:	7afb      	ldrb	r3, [r7, #11]
 8003a50:	b299      	uxth	r1, r3
 8003a52:	88f8      	ldrh	r0, [r7, #6]
 8003a54:	893a      	ldrh	r2, [r7, #8]
 8003a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a5a:	9302      	str	r3, [sp, #8]
 8003a5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003a5e:	9301      	str	r3, [sp, #4]
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	4603      	mov	r3, r0
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f002 fa96 	bl	8005f98 <HAL_I2C_Mem_Read>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003a70:	7dfb      	ldrb	r3, [r7, #23]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d004      	beq.n	8003a80 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003a76:	7afb      	ldrb	r3, [r7, #11]
 8003a78:	4619      	mov	r1, r3
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 f832 	bl	8003ae4 <I2Cx_Error>
  }
  return status;    
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3718      	adds	r7, #24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b08a      	sub	sp, #40	@ 0x28
 8003a8e:	af04      	add	r7, sp, #16
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	4608      	mov	r0, r1
 8003a94:	4611      	mov	r1, r2
 8003a96:	461a      	mov	r2, r3
 8003a98:	4603      	mov	r3, r0
 8003a9a:	72fb      	strb	r3, [r7, #11]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	813b      	strh	r3, [r7, #8]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003aa8:	7afb      	ldrb	r3, [r7, #11]
 8003aaa:	b299      	uxth	r1, r3
 8003aac:	88f8      	ldrh	r0, [r7, #6]
 8003aae:	893a      	ldrh	r2, [r7, #8]
 8003ab0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ab4:	9302      	str	r3, [sp, #8]
 8003ab6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ab8:	9301      	str	r3, [sp, #4]
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	4603      	mov	r3, r0
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f002 f955 	bl	8005d70 <HAL_I2C_Mem_Write>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003aca:	7dfb      	ldrb	r3, [r7, #23]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d004      	beq.n	8003ada <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003ad0:	7afb      	ldrb	r3, [r7, #11]
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 f805 	bl	8003ae4 <I2Cx_Error>
  }
  return status;
 8003ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f002 f8f9 	bl	8005ce8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f7ff ff5e 	bl	80039b8 <I2Cx_Init>
}
 8003afc:	bf00      	nop
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003b08:	4802      	ldr	r0, [pc, #8]	@ (8003b14 <AUDIO_IO_Init+0x10>)
 8003b0a:	f7ff ff55 	bl	80039b8 <I2Cx_Init>
}
 8003b0e:	bf00      	nop
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	200206f8 	.word	0x200206f8

08003b18 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
}
 8003b1c:	bf00      	nop
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
	...

08003b28 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af02      	add	r7, sp, #8
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]
 8003b32:	460b      	mov	r3, r1
 8003b34:	80bb      	strh	r3, [r7, #4]
 8003b36:	4613      	mov	r3, r2
 8003b38:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8003b3a:	887b      	ldrh	r3, [r7, #2]
 8003b3c:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8003b3e:	89fb      	ldrh	r3, [r7, #14]
 8003b40:	0a1b      	lsrs	r3, r3, #8
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8003b46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b4a:	021b      	lsls	r3, r3, #8
 8003b4c:	b21a      	sxth	r2, r3
 8003b4e:	887b      	ldrh	r3, [r7, #2]
 8003b50:	b21b      	sxth	r3, r3
 8003b52:	4313      	orrs	r3, r2
 8003b54:	b21b      	sxth	r3, r3
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8003b5a:	88ba      	ldrh	r2, [r7, #4]
 8003b5c:	79f9      	ldrb	r1, [r7, #7]
 8003b5e:	2302      	movs	r3, #2
 8003b60:	9301      	str	r3, [sp, #4]
 8003b62:	1cbb      	adds	r3, r7, #2
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	2302      	movs	r3, #2
 8003b68:	4803      	ldr	r0, [pc, #12]	@ (8003b78 <AUDIO_IO_Write+0x50>)
 8003b6a:	f7ff ff8e 	bl	8003a8a <I2Cx_WriteMultiple>
}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	200206f8 	.word	0x200206f8

08003b7c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af02      	add	r7, sp, #8
 8003b82:	4603      	mov	r3, r0
 8003b84:	460a      	mov	r2, r1
 8003b86:	71fb      	strb	r3, [r7, #7]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	81bb      	strh	r3, [r7, #12]
 8003b90:	2300      	movs	r3, #0
 8003b92:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8003b94:	88ba      	ldrh	r2, [r7, #4]
 8003b96:	79f9      	ldrb	r1, [r7, #7]
 8003b98:	2302      	movs	r3, #2
 8003b9a:	9301      	str	r3, [sp, #4]
 8003b9c:	f107 030c 	add.w	r3, r7, #12
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	480a      	ldr	r0, [pc, #40]	@ (8003bd0 <AUDIO_IO_Read+0x54>)
 8003ba6:	f7ff ff43 	bl	8003a30 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8003baa:	89bb      	ldrh	r3, [r7, #12]
 8003bac:	0a1b      	lsrs	r3, r3, #8
 8003bae:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8003bb0:	89bb      	ldrh	r3, [r7, #12]
 8003bb2:	b21b      	sxth	r3, r3
 8003bb4:	021b      	lsls	r3, r3, #8
 8003bb6:	b21a      	sxth	r2, r3
 8003bb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	b21b      	sxth	r3, r3
 8003bc0:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8003bc2:	89fb      	ldrh	r3, [r7, #14]
 8003bc4:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8003bc6:	89bb      	ldrh	r3, [r7, #12]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	200206f8 	.word	0x200206f8

08003bd4 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fef1 	bl	80049c4 <HAL_Delay>
}
 8003be2:	bf00      	nop
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <BSP_AUDIO_OUT_Init>:
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @note   The I2S PLL input clock must be done in the user application.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{ 
 8003bec:	b590      	push	{r4, r7, lr}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	603a      	str	r2, [r7, #0]
 8003bf6:	80fb      	strh	r3, [r7, #6]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
  uint32_t deviceid = 0x00;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60bb      	str	r3, [r7, #8]

  /* Disable SAI */
  SAIx_Out_DeInit();
 8003c04:	f000 fa6a 	bl	80040dc <SAIx_Out_DeInit>

  /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
  BSP_AUDIO_OUT_ClockConfig(&haudio_out_sai, AudioFreq, NULL);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	6839      	ldr	r1, [r7, #0]
 8003c0c:	481c      	ldr	r0, [pc, #112]	@ (8003c80 <BSP_AUDIO_OUT_Init+0x94>)
 8003c0e:	f000 f9c3 	bl	8003f98 <BSP_AUDIO_OUT_ClockConfig>
 
  /* SAI data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8003c12:	4b1b      	ldr	r3, [pc, #108]	@ (8003c80 <BSP_AUDIO_OUT_Init+0x94>)
 8003c14:	4a1b      	ldr	r2, [pc, #108]	@ (8003c84 <BSP_AUDIO_OUT_Init+0x98>)
 8003c16:	601a      	str	r2, [r3, #0]
  if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 8003c18:	4819      	ldr	r0, [pc, #100]	@ (8003c80 <BSP_AUDIO_OUT_Init+0x94>)
 8003c1a:	f004 fc21 	bl	8008460 <HAL_SAI_GetState>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d103      	bne.n	8003c2c <BSP_AUDIO_OUT_Init+0x40>
  {
    /* Init the SAI MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 8003c24:	2100      	movs	r1, #0
 8003c26:	4816      	ldr	r0, [pc, #88]	@ (8003c80 <BSP_AUDIO_OUT_Init+0x94>)
 8003c28:	f000 f8e0 	bl	8003dec <BSP_AUDIO_OUT_MspInit>
  }
  SAIx_Out_Init(AudioFreq);
 8003c2c:	6838      	ldr	r0, [r7, #0]
 8003c2e:	f000 f9f7 	bl	8004020 <SAIx_Out_Init>

  /* wm8994 codec initialization */
  deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8003c32:	4b15      	ldr	r3, [pc, #84]	@ (8003c88 <BSP_AUDIO_OUT_Init+0x9c>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2034      	movs	r0, #52	@ 0x34
 8003c38:	4798      	blx	r3
 8003c3a:	60b8      	str	r0, [r7, #8]
  
  if((deviceid) == WM8994_ID)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f648 1294 	movw	r2, #35220	@ 0x8994
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d109      	bne.n	8003c5a <BSP_AUDIO_OUT_Init+0x6e>
  {  
    /* Reset the Codec Registers */
    wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8003c46:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <BSP_AUDIO_OUT_Init+0x9c>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4a:	2034      	movs	r0, #52	@ 0x34
 8003c4c:	4798      	blx	r3
    /* Initialize the audio driver structure */
    audio_drv = &wm8994_drv; 
 8003c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c8c <BSP_AUDIO_OUT_Init+0xa0>)
 8003c50:	4a0d      	ldr	r2, [pc, #52]	@ (8003c88 <BSP_AUDIO_OUT_Init+0x9c>)
 8003c52:	601a      	str	r2, [r3, #0]
    ret = AUDIO_OK;
 8003c54:	2300      	movs	r3, #0
 8003c56:	73fb      	strb	r3, [r7, #15]
 8003c58:	e001      	b.n	8003c5e <BSP_AUDIO_OUT_Init+0x72>
  }
  else
  {
    ret = AUDIO_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d107      	bne.n	8003c74 <BSP_AUDIO_OUT_Init+0x88>
  {
    /* Initialize the codec internal registers */
    audio_drv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8003c64:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <BSP_AUDIO_OUT_Init+0xa0>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681c      	ldr	r4, [r3, #0]
 8003c6a:	797a      	ldrb	r2, [r7, #5]
 8003c6c:	88f9      	ldrh	r1, [r7, #6]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2034      	movs	r0, #52	@ 0x34
 8003c72:	47a0      	blx	r4
  }
 
  return ret;
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20020750 	.word	0x20020750
 8003c84:	40015c04 	.word	0x40015c04
 8003c88:	20000004 	.word	0x20000004
 8003c8c:	2002074c 	.word	0x2002074c

08003c90 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8003c9a:	4b10      	ldr	r3, [pc, #64]	@ (8003cdc <BSP_AUDIO_OUT_Play+0x4c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	b292      	uxth	r2, r2
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	2034      	movs	r0, #52	@ 0x34
 8003ca8:	4798      	blx	r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e00f      	b.n	8003cd4 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cba:	d203      	bcs.n	8003cc4 <BSP_AUDIO_OUT_Play+0x34>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	085b      	lsrs	r3, r3, #1
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	e001      	b.n	8003cc8 <BSP_AUDIO_OUT_Play+0x38>
 8003cc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cc8:	461a      	mov	r2, r3
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4804      	ldr	r0, [pc, #16]	@ (8003ce0 <BSP_AUDIO_OUT_Play+0x50>)
 8003cce:	f004 fa89 	bl	80081e4 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8003cd2:	2300      	movs	r3, #0
  }
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	2002074c 	.word	0x2002074c
 8003ce0:	20020750 	.word	0x20020750

08003ce4 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_out_sai);
 8003cec:	480c      	ldr	r0, [pc, #48]	@ (8003d20 <BSP_AUDIO_OUT_Stop+0x3c>)
 8003cee:	f004 fa06 	bl	80080fe <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d24 <BSP_AUDIO_OUT_Stop+0x40>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	2034      	movs	r0, #52	@ 0x34
 8003cfc:	4798      	blx	r3
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e006      	b.n	8003d16 <BSP_AUDIO_OUT_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d102      	bne.n	8003d14 <BSP_AUDIO_OUT_Stop+0x30>
    { 
      /* Wait at least 100us */
      HAL_Delay(1);
 8003d0e:	2001      	movs	r0, #1
 8003d10:	f000 fe58 	bl	80049c4 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003d14:	2300      	movs	r3, #0
  }
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20020750 	.word	0x20020750
 8003d24:	2002074c 	.word	0x2002074c

08003d28 <BSP_AUDIO_OUT_SetAudioFrameSlot>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio frame slot.
  * @retval None
  */
void BSP_AUDIO_OUT_SetAudioFrameSlot(uint32_t AudioFrameSlot)
{ 
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8003d30:	4b0c      	ldr	r3, [pc, #48]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4b0b      	ldr	r3, [pc, #44]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003d3e:	601a      	str	r2, [r3, #0]
  
  /* Update the SAI audio frame slot configuration */
  haudio_out_sai.SlotInit.SlotActive = AudioFrameSlot;
 8003d40:	4a08      	ldr	r2, [pc, #32]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6613      	str	r3, [r2, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);
 8003d46:	4807      	ldr	r0, [pc, #28]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d48:	f004 f826 	bl	8007d98 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8003d4c:	4b05      	ldr	r3, [pc, #20]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003d5a:	601a      	str	r2, [r3, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	20020750 	.word	0x20020750

08003d68 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8003d70:	f7fd fd84 	bl	800187c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8003d84:	f7fd fd8e 	bl	80018a4 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8003d88:	bf00      	nop
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8003d98:	480e      	ldr	r0, [pc, #56]	@ (8003dd4 <HAL_SAI_ErrorCallback+0x44>)
 8003d9a:	f004 fb61 	bl	8008460 <HAL_SAI_GetState>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8003da2:	480d      	ldr	r0, [pc, #52]	@ (8003dd8 <HAL_SAI_ErrorCallback+0x48>)
 8003da4:	f004 fb5c 	bl	8008460 <HAL_SAI_GetState>
 8003da8:	4603      	mov	r3, r0
 8003daa:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d002      	beq.n	8003db8 <HAL_SAI_ErrorCallback+0x28>
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	2b12      	cmp	r3, #18
 8003db6:	d101      	bne.n	8003dbc <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8003db8:	f000 f810 	bl	8003ddc <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8003dbc:	7bbb      	ldrb	r3, [r7, #14]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d002      	beq.n	8003dc8 <HAL_SAI_ErrorCallback+0x38>
 8003dc2:	7bbb      	ldrb	r3, [r7, #14]
 8003dc4:	2b22      	cmp	r3, #34	@ 0x22
 8003dc6:	d101      	bne.n	8003dcc <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8003dc8:	f7fd fd9c 	bl	8001904 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8003dcc:	bf00      	nop
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	20020750 	.word	0x20020750
 8003dd8:	200207d4 	.word	0x200207d4

08003ddc <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
}
 8003de0:	bf00      	nop
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b08c      	sub	sp, #48	@ 0x30
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8003df6:	4b63      	ldr	r3, [pc, #396]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	4a62      	ldr	r2, [pc, #392]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003dfc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e02:	4b60      	ldr	r3, [pc, #384]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e0a:	61bb      	str	r3, [r7, #24]
 8003e0c:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8003e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e12:	4a5c      	ldr	r2, [pc, #368]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e1a:	4b5a      	ldr	r3, [pc, #360]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8003e26:	4b57      	ldr	r3, [pc, #348]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	4a56      	ldr	r2, [pc, #344]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e32:	4b54      	ldr	r3, [pc, #336]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	613b      	str	r3, [r7, #16]
 8003e3c:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8003e3e:	4b51      	ldr	r3, [pc, #324]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	4a50      	ldr	r2, [pc, #320]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e4a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8003e56:	2380      	movs	r3, #128	@ 0x80
 8003e58:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003e62:	2303      	movs	r3, #3
 8003e64:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003e66:	230a      	movs	r3, #10
 8003e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8003e6a:	f107 031c 	add.w	r3, r7, #28
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4845      	ldr	r0, [pc, #276]	@ (8003f88 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003e72:	f001 fbb5 	bl	80055e0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8003e76:	2320      	movs	r3, #32
 8003e78:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8003e86:	230a      	movs	r3, #10
 8003e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003e8a:	f107 031c 	add.w	r3, r7, #28
 8003e8e:	4619      	mov	r1, r3
 8003e90:	483d      	ldr	r0, [pc, #244]	@ (8003f88 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003e92:	f001 fba5 	bl	80055e0 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8003e96:	2340      	movs	r3, #64	@ 0x40
 8003e98:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003ea6:	230a      	movs	r3, #10
 8003ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003eaa:	f107 031c 	add.w	r3, r7, #28
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4835      	ldr	r0, [pc, #212]	@ (8003f88 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003eb2:	f001 fb95 	bl	80055e0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8003eb6:	2310      	movs	r3, #16
 8003eb8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003eba:	2302      	movs	r3, #2
 8003ebc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003ec6:	230a      	movs	r3, #10
 8003ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8003eca:	f107 031c 	add.w	r3, r7, #28
 8003ece:	4619      	mov	r1, r3
 8003ed0:	482d      	ldr	r0, [pc, #180]	@ (8003f88 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003ed2:	f001 fb85 	bl	80055e0 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8003ed6:	4b2b      	ldr	r3, [pc, #172]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	4a2a      	ldr	r2, [pc, #168]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003edc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee2:	4b28      	ldr	r3, [pc, #160]	@ (8003f84 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eea:	60bb      	str	r3, [r7, #8]
 8003eec:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a26      	ldr	r2, [pc, #152]	@ (8003f8c <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d138      	bne.n	8003f6a <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8003ef8:	4b25      	ldr	r3, [pc, #148]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003efa:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003efe:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8003f00:	4b23      	ldr	r3, [pc, #140]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f02:	2240      	movs	r2, #64	@ 0x40
 8003f04:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003f06:	4b22      	ldr	r3, [pc, #136]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8003f0c:	4b20      	ldr	r3, [pc, #128]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f12:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003f14:	4b1e      	ldr	r3, [pc, #120]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f1a:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8003f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f22:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8003f24:	4b1a      	ldr	r3, [pc, #104]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f2a:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003f2c:	4b18      	ldr	r3, [pc, #96]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003f32:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8003f34:	4b16      	ldr	r3, [pc, #88]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f36:	2204      	movs	r2, #4
 8003f38:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003f3a:	4b15      	ldr	r3, [pc, #84]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003f40:	4b13      	ldr	r3, [pc, #76]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003f46:	4b12      	ldr	r3, [pc, #72]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8003f4c:	4b10      	ldr	r3, [pc, #64]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f4e:	4a11      	ldr	r2, [pc, #68]	@ (8003f94 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8003f50:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a0e      	ldr	r2, [pc, #56]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f56:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003f58:	4a0d      	ldr	r2, [pc, #52]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8003f5e:	480c      	ldr	r0, [pc, #48]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f60:	f000 ff8c 	bl	8004e7c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8003f64:	480a      	ldr	r0, [pc, #40]	@ (8003f90 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003f66:	f000 fedb 	bl	8004d20 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	210e      	movs	r1, #14
 8003f6e:	203c      	movs	r0, #60	@ 0x3c
 8003f70:	f000 fe27 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8003f74:	203c      	movs	r0, #60	@ 0x3c
 8003f76:	f000 fe40 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 8003f7a:	bf00      	nop
 8003f7c:	3730      	adds	r7, #48	@ 0x30
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800
 8003f88:	40022000 	.word	0x40022000
 8003f8c:	40015c04 	.word	0x40015c04
 8003f90:	20020858 	.word	0x20020858
 8003f94:	40026470 	.word	0x40026470

08003f98 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b0a6      	sub	sp, #152	@ 0x98
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f003 fca9 	bl	8007900 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d009      	beq.n	8003fcc <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d004      	beq.n	8003fcc <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d112      	bne.n	8003ff2 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003fcc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003fd0:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003fd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003fd6:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8003fd8:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8003fdc:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8003fe2:	2313      	movs	r3, #19
 8003fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003fe6:	f107 0314 	add.w	r3, r7, #20
 8003fea:	4618      	mov	r0, r3
 8003fec:	f003 f898 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 8003ff0:	e012      	b.n	8004018 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003ff2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003ff6:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003ff8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ffc:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8003ffe:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8004002:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8004004:	2307      	movs	r3, #7
 8004006:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8004008:	2301      	movs	r3, #1
 800400a:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800400c:	f107 0314 	add.w	r3, r7, #20
 8004010:	4618      	mov	r0, r3
 8004012:	f003 f885 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8004016:	bf00      	nop
 8004018:	bf00      	nop
 800401a:	3798      	adds	r7, #152	@ 0x98
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <SAIx_Out_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123 
  *         and user can update this configuration using 
  * @retval None
  */
static void SAIx_Out_Init(uint32_t AudioFreq)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004028:	4b2a      	ldr	r3, [pc, #168]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800402a:	4a2b      	ldr	r2, [pc, #172]	@ (80040d8 <SAIx_Out_Init+0xb8>)
 800402c:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800402e:	4b29      	ldr	r3, [pc, #164]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b27      	ldr	r3, [pc, #156]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800403c:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x 
  LSBFirst: Disabled 
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800403e:	4a25      	ldr	r2, [pc, #148]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SAI_MODEMASTER_TX;
 8004044:	4b23      	ldr	r3, [pc, #140]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004046:	2200      	movs	r2, #0
 8004048:	605a      	str	r2, [r3, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800404a:	4b22      	ldr	r3, [pc, #136]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800404c:	2200      	movs	r2, #0
 800404e:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004050:	4b20      	ldr	r3, [pc, #128]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004052:	2200      	movs	r2, #0
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8004056:	4b1f      	ldr	r3, [pc, #124]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004058:	2280      	movs	r2, #128	@ 0x80
 800405a:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800405c:	4b1d      	ldr	r3, [pc, #116]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800405e:	2200      	movs	r2, #0
 8004060:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004062:	4b1c      	ldr	r3, [pc, #112]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004064:	2201      	movs	r2, #1
 8004066:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8004068:	4b1a      	ldr	r3, [pc, #104]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800406a:	2200      	movs	r2, #0
 800406c:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800406e:	4b19      	ldr	r3, [pc, #100]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004070:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004074:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004076:	4b17      	ldr	r3, [pc, #92]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004078:	2201      	movs	r2, #1
 800407a:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */ 
  haudio_out_sai.FrameInit.FrameLength = 64; 
 800407c:	4b15      	ldr	r3, [pc, #84]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800407e:	2240      	movs	r2, #64	@ 0x40
 8004080:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8004082:	4b14      	ldr	r3, [pc, #80]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004084:	2220      	movs	r2, #32
 8004086:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004088:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 800408a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800408e:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004090:	4b10      	ldr	r3, [pc, #64]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004092:	2200      	movs	r2, #0
 8004094:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004096:	4b0f      	ldr	r3, [pc, #60]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 8004098:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800409c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot 
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800409e:	4b0d      	ldr	r3, [pc, #52]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4; 
 80040aa:	4b0a      	ldr	r3, [pc, #40]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040ac:	2204      	movs	r2, #4
 80040ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_0123;
 80040b0:	4b08      	ldr	r3, [pc, #32]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040b2:	220f      	movs	r2, #15
 80040b4:	661a      	str	r2, [r3, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80040b6:	4807      	ldr	r0, [pc, #28]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040b8:	f003 fe6e 	bl	8007d98 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80040bc:	4b05      	ldr	r3, [pc, #20]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4b04      	ldr	r3, [pc, #16]	@ (80040d4 <SAIx_Out_Init+0xb4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80040ca:	601a      	str	r2, [r3, #0]
}
 80040cc:	bf00      	nop
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	20020750 	.word	0x20020750
 80040d8:	40015c04 	.word	0x40015c04

080040dc <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80040e0:	4b07      	ldr	r3, [pc, #28]	@ (8004100 <SAIx_Out_DeInit+0x24>)
 80040e2:	4a08      	ldr	r2, [pc, #32]	@ (8004104 <SAIx_Out_DeInit+0x28>)
 80040e4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80040e6:	4b06      	ldr	r3, [pc, #24]	@ (8004100 <SAIx_Out_DeInit+0x24>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	4b04      	ldr	r3, [pc, #16]	@ (8004100 <SAIx_Out_DeInit+0x24>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80040f4:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 80040f6:	4802      	ldr	r0, [pc, #8]	@ (8004100 <SAIx_Out_DeInit+0x24>)
 80040f8:	f003 ffcc 	bl	8008094 <HAL_SAI_DeInit>
}
 80040fc:	bf00      	nop
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	20020750 	.word	0x20020750
 8004104:	40015c04 	.word	0x40015c04

08004108 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	68f9      	ldr	r1, [r7, #12]
 800411a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800411e:	f000 f805 	bl	800412c <BSP_AUDIO_IN_InitEx>
 8004122:	4603      	mov	r3, r0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 800412c:	b590      	push	{r4, r7, lr}
 800412e:	b089      	sub	sp, #36	@ 0x24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4603      	mov	r3, r0
 800413a:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8004144:	89fb      	ldrh	r3, [r7, #14]
 8004146:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800414a:	d006      	beq.n	800415a <BSP_AUDIO_IN_InitEx+0x2e>
 800414c:	89fb      	ldrh	r3, [r7, #14]
 800414e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004152:	d002      	beq.n	800415a <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	77fb      	strb	r3, [r7, #31]
 8004158:	e046      	b.n	80041e8 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 800415a:	f000 fa09 	bl	8004570 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 800415e:	2200      	movs	r2, #0
 8004160:	68b9      	ldr	r1, [r7, #8]
 8004162:	4824      	ldr	r0, [pc, #144]	@ (80041f4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004164:	f7ff ff18 	bl	8003f98 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004168:	4b22      	ldr	r3, [pc, #136]	@ (80041f4 <BSP_AUDIO_IN_InitEx+0xc8>)
 800416a:	4a23      	ldr	r2, [pc, #140]	@ (80041f8 <BSP_AUDIO_IN_InitEx+0xcc>)
 800416c:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 800416e:	4821      	ldr	r0, [pc, #132]	@ (80041f4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004170:	f004 f976 	bl	8008460 <HAL_SAI_GetState>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d107      	bne.n	800418a <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 800417a:	2100      	movs	r1, #0
 800417c:	481d      	ldr	r0, [pc, #116]	@ (80041f4 <BSP_AUDIO_IN_InitEx+0xc8>)
 800417e:	f7ff fe35 	bl	8003dec <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8004182:	2100      	movs	r1, #0
 8004184:	481b      	ldr	r0, [pc, #108]	@ (80041f4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004186:	f000 f88b 	bl	80042a0 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 800418a:	89fb      	ldrh	r3, [r7, #14]
 800418c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004190:	d102      	bne.n	8004198 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8004192:	230a      	movs	r3, #10
 8004194:	61bb      	str	r3, [r7, #24]
 8004196:	e001      	b.n	800419c <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8004198:	2305      	movs	r3, #5
 800419a:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	69b9      	ldr	r1, [r7, #24]
 80041a0:	2001      	movs	r0, #1
 80041a2:	f000 f92f 	bl	8004404 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80041a6:	4b15      	ldr	r3, [pc, #84]	@ (80041fc <BSP_AUDIO_IN_InitEx+0xd0>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	2034      	movs	r0, #52	@ 0x34
 80041ac:	4798      	blx	r3
 80041ae:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f648 1294 	movw	r2, #35220	@ 0x8994
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d109      	bne.n	80041ce <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80041ba:	4b10      	ldr	r3, [pc, #64]	@ (80041fc <BSP_AUDIO_IN_InitEx+0xd0>)
 80041bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041be:	2034      	movs	r0, #52	@ 0x34
 80041c0:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 80041c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004200 <BSP_AUDIO_IN_InitEx+0xd4>)
 80041c4:	4a0d      	ldr	r2, [pc, #52]	@ (80041fc <BSP_AUDIO_IN_InitEx+0xd0>)
 80041c6:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 80041c8:	2300      	movs	r3, #0
 80041ca:	77fb      	strb	r3, [r7, #31]
 80041cc:	e001      	b.n	80041d2 <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 80041d2:	7ffb      	ldrb	r3, [r7, #31]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d107      	bne.n	80041e8 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 80041d8:	4b09      	ldr	r3, [pc, #36]	@ (8004200 <BSP_AUDIO_IN_InitEx+0xd4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681c      	ldr	r4, [r3, #0]
 80041de:	89f9      	ldrh	r1, [r7, #14]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2264      	movs	r2, #100	@ 0x64
 80041e4:	2034      	movs	r0, #52	@ 0x34
 80041e6:	47a0      	blx	r4
    }
  }
  return ret;
 80041e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3724      	adds	r7, #36	@ 0x24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd90      	pop	{r4, r7, pc}
 80041f2:	bf00      	nop
 80041f4:	200207d4 	.word	0x200207d4
 80041f8:	40015c24 	.word	0x40015c24
 80041fc:	20000004 	.word	0x20000004
 8004200:	2002074c 	.word	0x2002074c

08004204 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	b29b      	uxth	r3, r3
 8004216:	461a      	mov	r2, r3
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	4805      	ldr	r0, [pc, #20]	@ (8004230 <BSP_AUDIO_IN_Record+0x2c>)
 800421c:	f004 f892 	bl	8008344 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	b2db      	uxtb	r3, r3
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	200207d4 	.word	0x200207d4

08004234 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 800423c:	480c      	ldr	r0, [pc, #48]	@ (8004270 <BSP_AUDIO_IN_Stop+0x3c>)
 800423e:	f003 ff5e 	bl	80080fe <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8004242:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <BSP_AUDIO_IN_Stop+0x40>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	2034      	movs	r0, #52	@ 0x34
 800424c:	4798      	blx	r3
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e006      	b.n	8004266 <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d102      	bne.n	8004264 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 800425e:	2001      	movs	r0, #1
 8004260:	f000 fbb0 	bl	80049c4 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004264:	2300      	movs	r3, #0
  }
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	200207d4 	.word	0x200207d4
 8004274:	2002074c 	.word	0x2002074c

08004278 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8004280:	f7fd fb24 	bl	80018cc <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8004294:	f7fd fb28 	bl	80018e8 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08c      	sub	sp, #48	@ 0x30
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80042aa:	4b50      	ldr	r3, [pc, #320]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	4a4f      	ldr	r2, [pc, #316]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042b0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80042b6:	4b4d      	ldr	r3, [pc, #308]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042be:	61bb      	str	r3, [r7, #24]
 80042c0:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 80042c2:	4b4a      	ldr	r3, [pc, #296]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	4a49      	ldr	r2, [pc, #292]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80042ce:	4b47      	ldr	r3, [pc, #284]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	617b      	str	r3, [r7, #20]
 80042d8:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 80042da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042de:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80042e0:	2302      	movs	r3, #2
 80042e2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80042e8:	2302      	movs	r3, #2
 80042ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80042ec:	230a      	movs	r3, #10
 80042ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80042f0:	f107 031c 	add.w	r3, r7, #28
 80042f4:	4619      	mov	r1, r3
 80042f6:	483e      	ldr	r0, [pc, #248]	@ (80043f0 <BSP_AUDIO_IN_MspInit+0x150>)
 80042f8:	f001 f972 	bl	80055e0 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 80042fc:	4b3b      	ldr	r3, [pc, #236]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	4a3a      	ldr	r2, [pc, #232]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 8004302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004306:	6313      	str	r3, [r2, #48]	@ 0x30
 8004308:	4b38      	ldr	r3, [pc, #224]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8004314:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004318:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800431a:	2300      	movs	r3, #0
 800431c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800431e:	2300      	movs	r3, #0
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004322:	2302      	movs	r3, #2
 8004324:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8004326:	f107 031c 	add.w	r3, r7, #28
 800432a:	4619      	mov	r1, r3
 800432c:	4831      	ldr	r0, [pc, #196]	@ (80043f4 <BSP_AUDIO_IN_MspInit+0x154>)
 800432e:	f001 f957 	bl	80055e0 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8004332:	4b2e      	ldr	r3, [pc, #184]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004336:	4a2d      	ldr	r2, [pc, #180]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 8004338:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800433c:	6313      	str	r3, [r2, #48]	@ 0x30
 800433e:	4b2b      	ldr	r3, [pc, #172]	@ (80043ec <BSP_AUDIO_IN_MspInit+0x14c>)
 8004340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a2a      	ldr	r2, [pc, #168]	@ (80043f8 <BSP_AUDIO_IN_MspInit+0x158>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d137      	bne.n	80043c4 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8004354:	4b29      	ldr	r3, [pc, #164]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004356:	2200      	movs	r2, #0
 8004358:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800435a:	4b28      	ldr	r3, [pc, #160]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004360:	4b26      	ldr	r3, [pc, #152]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004362:	2200      	movs	r2, #0
 8004364:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8004366:	4b25      	ldr	r3, [pc, #148]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004368:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800436c:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 800436e:	4b23      	ldr	r3, [pc, #140]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004370:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004374:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8004376:	4b21      	ldr	r3, [pc, #132]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004378:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800437c:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 800437e:	4b1f      	ldr	r3, [pc, #124]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004384:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004386:	4b1d      	ldr	r3, [pc, #116]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004388:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800438c:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800438e:	4b1b      	ldr	r3, [pc, #108]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004390:	2200      	movs	r2, #0
 8004392:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004394:	4b19      	ldr	r3, [pc, #100]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 8004396:	2203      	movs	r2, #3
 8004398:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800439a:	4b18      	ldr	r3, [pc, #96]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 800439c:	2200      	movs	r2, #0
 800439e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80043a0:	4b16      	ldr	r3, [pc, #88]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80043a6:	4b15      	ldr	r3, [pc, #84]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043a8:	4a15      	ldr	r2, [pc, #84]	@ (8004400 <BSP_AUDIO_IN_MspInit+0x160>)
 80043aa:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a13      	ldr	r2, [pc, #76]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043b0:	671a      	str	r2, [r3, #112]	@ 0x70
 80043b2:	4a12      	ldr	r2, [pc, #72]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80043b8:	4810      	ldr	r0, [pc, #64]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043ba:	f000 fd5f 	bl	8004e7c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80043be:	480f      	ldr	r0, [pc, #60]	@ (80043fc <BSP_AUDIO_IN_MspInit+0x15c>)
 80043c0:	f000 fcae 	bl	8004d20 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80043c4:	2200      	movs	r2, #0
 80043c6:	210f      	movs	r1, #15
 80043c8:	2046      	movs	r0, #70	@ 0x46
 80043ca:	f000 fbfa 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 80043ce:	2046      	movs	r0, #70	@ 0x46
 80043d0:	f000 fc13 	bl	8004bfa <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80043d4:	2200      	movs	r2, #0
 80043d6:	210f      	movs	r1, #15
 80043d8:	2028      	movs	r0, #40	@ 0x28
 80043da:	f000 fbf2 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 80043de:	2028      	movs	r0, #40	@ 0x28
 80043e0:	f000 fc0b 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 80043e4:	bf00      	nop
 80043e6:	3730      	adds	r7, #48	@ 0x30
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40023800 	.word	0x40023800
 80043f0:	40021800 	.word	0x40021800
 80043f4:	40021c00 	.word	0x40021c00
 80043f8:	40015c24 	.word	0x40015c24
 80043fc:	200208b8 	.word	0x200208b8
 8004400:	400264b8 	.word	0x400264b8

08004404 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004410:	4b53      	ldr	r3, [pc, #332]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004412:	4a54      	ldr	r2, [pc, #336]	@ (8004564 <SAIx_In_Init+0x160>)
 8004414:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8004416:	4b52      	ldr	r3, [pc, #328]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	4b50      	ldr	r3, [pc, #320]	@ (8004560 <SAIx_In_Init+0x15c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004424:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8004426:	4a4e      	ldr	r2, [pc, #312]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 800442c:	4a4c      	ldr	r2, [pc, #304]	@ (8004560 <SAIx_In_Init+0x15c>)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8004432:	4b4b      	ldr	r3, [pc, #300]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004434:	2200      	movs	r2, #0
 8004436:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004438:	4b49      	ldr	r3, [pc, #292]	@ (8004560 <SAIx_In_Init+0x15c>)
 800443a:	2200      	movs	r2, #0
 800443c:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 800443e:	4b48      	ldr	r3, [pc, #288]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004440:	2280      	movs	r2, #128	@ 0x80
 8004442:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004444:	4b46      	ldr	r3, [pc, #280]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004446:	2200      	movs	r2, #0
 8004448:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800444a:	4b45      	ldr	r3, [pc, #276]	@ (8004560 <SAIx_In_Init+0x15c>)
 800444c:	2201      	movs	r2, #1
 800444e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8004450:	4b43      	ldr	r3, [pc, #268]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004452:	2200      	movs	r2, #0
 8004454:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8004456:	4b42      	ldr	r3, [pc, #264]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004458:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800445c:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800445e:	4b40      	ldr	r3, [pc, #256]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004460:	2201      	movs	r2, #1
 8004462:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8004464:	4b3e      	ldr	r3, [pc, #248]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004466:	2240      	movs	r2, #64	@ 0x40
 8004468:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 800446a:	4b3d      	ldr	r3, [pc, #244]	@ (8004560 <SAIx_In_Init+0x15c>)
 800446c:	2220      	movs	r2, #32
 800446e:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004470:	4b3b      	ldr	r3, [pc, #236]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004472:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004476:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004478:	4b39      	ldr	r3, [pc, #228]	@ (8004560 <SAIx_In_Init+0x15c>)
 800447a:	2200      	movs	r2, #0
 800447c:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800447e:	4b38      	ldr	r3, [pc, #224]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004480:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004484:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8004486:	4b36      	ldr	r3, [pc, #216]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004488:	2200      	movs	r2, #0
 800448a:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800448c:	4b34      	ldr	r3, [pc, #208]	@ (8004560 <SAIx_In_Init+0x15c>)
 800448e:	2200      	movs	r2, #0
 8004490:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8004492:	4b33      	ldr	r3, [pc, #204]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004494:	2204      	movs	r2, #4
 8004496:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8004498:	4a31      	ldr	r2, [pc, #196]	@ (8004560 <SAIx_In_Init+0x15c>)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 800449e:	4830      	ldr	r0, [pc, #192]	@ (8004560 <SAIx_In_Init+0x15c>)
 80044a0:	f003 fc7a 	bl	8007d98 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80044a4:	4b30      	ldr	r3, [pc, #192]	@ (8004568 <SAIx_In_Init+0x164>)
 80044a6:	4a31      	ldr	r2, [pc, #196]	@ (800456c <SAIx_In_Init+0x168>)
 80044a8:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80044aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004568 <SAIx_In_Init+0x164>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004568 <SAIx_In_Init+0x164>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80044b8:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80044ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004568 <SAIx_In_Init+0x164>)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80044c0:	4b29      	ldr	r3, [pc, #164]	@ (8004568 <SAIx_In_Init+0x164>)
 80044c2:	2203      	movs	r2, #3
 80044c4:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80044c6:	4b28      	ldr	r3, [pc, #160]	@ (8004568 <SAIx_In_Init+0x164>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80044cc:	4b26      	ldr	r3, [pc, #152]	@ (8004568 <SAIx_In_Init+0x164>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 80044d2:	4b25      	ldr	r3, [pc, #148]	@ (8004568 <SAIx_In_Init+0x164>)
 80044d4:	2280      	movs	r2, #128	@ 0x80
 80044d6:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80044d8:	4b23      	ldr	r3, [pc, #140]	@ (8004568 <SAIx_In_Init+0x164>)
 80044da:	2200      	movs	r2, #0
 80044dc:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80044de:	4b22      	ldr	r3, [pc, #136]	@ (8004568 <SAIx_In_Init+0x164>)
 80044e0:	2201      	movs	r2, #1
 80044e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 80044e4:	4b20      	ldr	r3, [pc, #128]	@ (8004568 <SAIx_In_Init+0x164>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80044ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004568 <SAIx_In_Init+0x164>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80044f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004568 <SAIx_In_Init+0x164>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 80044f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004568 <SAIx_In_Init+0x164>)
 80044f8:	2240      	movs	r2, #64	@ 0x40
 80044fa:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 80044fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004568 <SAIx_In_Init+0x164>)
 80044fe:	2220      	movs	r2, #32
 8004500:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004502:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <SAIx_In_Init+0x164>)
 8004504:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004508:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800450a:	4b17      	ldr	r3, [pc, #92]	@ (8004568 <SAIx_In_Init+0x164>)
 800450c:	2200      	movs	r2, #0
 800450e:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004510:	4b15      	ldr	r3, [pc, #84]	@ (8004568 <SAIx_In_Init+0x164>)
 8004512:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004516:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8004518:	4b13      	ldr	r3, [pc, #76]	@ (8004568 <SAIx_In_Init+0x164>)
 800451a:	2200      	movs	r2, #0
 800451c:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800451e:	4b12      	ldr	r3, [pc, #72]	@ (8004568 <SAIx_In_Init+0x164>)
 8004520:	2200      	movs	r2, #0
 8004522:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8004524:	4b10      	ldr	r3, [pc, #64]	@ (8004568 <SAIx_In_Init+0x164>)
 8004526:	2204      	movs	r2, #4
 8004528:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 800452a:	4a0f      	ldr	r2, [pc, #60]	@ (8004568 <SAIx_In_Init+0x164>)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8004530:	480d      	ldr	r0, [pc, #52]	@ (8004568 <SAIx_In_Init+0x164>)
 8004532:	f003 fc31 	bl	8007d98 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8004536:	4b0a      	ldr	r3, [pc, #40]	@ (8004560 <SAIx_In_Init+0x15c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <SAIx_In_Init+0x15c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004544:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8004546:	4b08      	ldr	r3, [pc, #32]	@ (8004568 <SAIx_In_Init+0x164>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4b06      	ldr	r3, [pc, #24]	@ (8004568 <SAIx_In_Init+0x164>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004554:	601a      	str	r2, [r3, #0]
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20020750 	.word	0x20020750
 8004564:	40015c04 	.word	0x40015c04
 8004568:	200207d4 	.word	0x200207d4
 800456c:	40015c24 	.word	0x40015c24

08004570 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004574:	4b07      	ldr	r3, [pc, #28]	@ (8004594 <SAIx_In_DeInit+0x24>)
 8004576:	4a08      	ldr	r2, [pc, #32]	@ (8004598 <SAIx_In_DeInit+0x28>)
 8004578:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <SAIx_In_DeInit+0x24>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b04      	ldr	r3, [pc, #16]	@ (8004594 <SAIx_In_DeInit+0x24>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004588:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 800458a:	4802      	ldr	r0, [pc, #8]	@ (8004594 <SAIx_In_DeInit+0x24>)
 800458c:	f003 fd82 	bl	8008094 <HAL_SAI_DeInit>
}
 8004590:	bf00      	nop
 8004592:	bd80      	pop	{r7, pc}
 8004594:	200207d4 	.word	0x200207d4
 8004598:	40015c24 	.word	0x40015c24

0800459c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80045a0:	4b29      	ldr	r3, [pc, #164]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045a2:	4a2a      	ldr	r2, [pc, #168]	@ (800464c <BSP_SDRAM_Init+0xb0>)
 80045a4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80045a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045a8:	2202      	movs	r2, #2
 80045aa:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80045ac:	4b28      	ldr	r3, [pc, #160]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045ae:	2207      	movs	r2, #7
 80045b0:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80045b2:	4b27      	ldr	r3, [pc, #156]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045b4:	2204      	movs	r2, #4
 80045b6:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80045b8:	4b25      	ldr	r3, [pc, #148]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045ba:	2207      	movs	r2, #7
 80045bc:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80045be:	4b24      	ldr	r3, [pc, #144]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045c0:	2202      	movs	r2, #2
 80045c2:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80045c4:	4b22      	ldr	r3, [pc, #136]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045c6:	2202      	movs	r2, #2
 80045c8:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80045ca:	4b21      	ldr	r3, [pc, #132]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 80045cc:	2202      	movs	r2, #2
 80045ce:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80045d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80045d6:	4b1c      	ldr	r3, [pc, #112]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045d8:	2200      	movs	r2, #0
 80045da:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80045dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045de:	2204      	movs	r2, #4
 80045e0:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80045e2:	4b19      	ldr	r3, [pc, #100]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045e4:	2210      	movs	r2, #16
 80045e6:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80045e8:	4b17      	ldr	r3, [pc, #92]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045ea:	2240      	movs	r2, #64	@ 0x40
 80045ec:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80045ee:	4b16      	ldr	r3, [pc, #88]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045f4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80045f6:	4b14      	ldr	r3, [pc, #80]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80045fc:	4b12      	ldr	r3, [pc, #72]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 80045fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004602:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8004604:	4b10      	ldr	r3, [pc, #64]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 8004606:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800460a:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800460c:	4b0e      	ldr	r3, [pc, #56]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 800460e:	2200      	movs	r2, #0
 8004610:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8004612:	2100      	movs	r1, #0
 8004614:	480c      	ldr	r0, [pc, #48]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 8004616:	f000 f87f 	bl	8004718 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800461a:	490d      	ldr	r1, [pc, #52]	@ (8004650 <BSP_SDRAM_Init+0xb4>)
 800461c:	480a      	ldr	r0, [pc, #40]	@ (8004648 <BSP_SDRAM_Init+0xac>)
 800461e:	f004 f84a 	bl	80086b6 <HAL_SDRAM_Init>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8004628:	4b0a      	ldr	r3, [pc, #40]	@ (8004654 <BSP_SDRAM_Init+0xb8>)
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
 800462e:	e002      	b.n	8004636 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8004630:	4b08      	ldr	r3, [pc, #32]	@ (8004654 <BSP_SDRAM_Init+0xb8>)
 8004632:	2200      	movs	r2, #0
 8004634:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8004636:	f240 6003 	movw	r0, #1539	@ 0x603
 800463a:	f000 f80d 	bl	8004658 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800463e:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <BSP_SDRAM_Init+0xb8>)
 8004640:	781b      	ldrb	r3, [r3, #0]
}
 8004642:	4618      	mov	r0, r3
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	20020918 	.word	0x20020918
 800464c:	a0000140 	.word	0xa0000140
 8004650:	2002094c 	.word	0x2002094c
 8004654:	20000044 	.word	0x20000044

08004658 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8004660:	2300      	movs	r3, #0
 8004662:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8004664:	4b2a      	ldr	r3, [pc, #168]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004666:	2201      	movs	r2, #1
 8004668:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800466a:	4b29      	ldr	r3, [pc, #164]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800466c:	2210      	movs	r2, #16
 800466e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004670:	4b27      	ldr	r3, [pc, #156]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004672:	2201      	movs	r2, #1
 8004674:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004676:	4b26      	ldr	r3, [pc, #152]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004678:	2200      	movs	r2, #0
 800467a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800467c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004680:	4923      	ldr	r1, [pc, #140]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004682:	4824      	ldr	r0, [pc, #144]	@ (8004714 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004684:	f004 f84b 	bl	800871e <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004688:	2001      	movs	r0, #1
 800468a:	f000 f99b 	bl	80049c4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800468e:	4b20      	ldr	r3, [pc, #128]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004690:	2202      	movs	r2, #2
 8004692:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004694:	4b1e      	ldr	r3, [pc, #120]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004696:	2210      	movs	r2, #16
 8004698:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800469a:	4b1d      	ldr	r3, [pc, #116]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800469c:	2201      	movs	r2, #1
 800469e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80046a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80046a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80046aa:	4919      	ldr	r1, [pc, #100]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046ac:	4819      	ldr	r0, [pc, #100]	@ (8004714 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80046ae:	f004 f836 	bl	800871e <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80046b2:	4b17      	ldr	r3, [pc, #92]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046b4:	2203      	movs	r2, #3
 80046b6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80046b8:	4b15      	ldr	r3, [pc, #84]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046ba:	2210      	movs	r2, #16
 80046bc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80046be:	4b14      	ldr	r3, [pc, #80]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046c0:	2208      	movs	r2, #8
 80046c2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80046ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80046ce:	4910      	ldr	r1, [pc, #64]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046d0:	4810      	ldr	r0, [pc, #64]	@ (8004714 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80046d2:	f004 f824 	bl	800871e <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80046d6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80046da:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80046dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046de:	2204      	movs	r2, #4
 80046e0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80046e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046e4:	2210      	movs	r2, #16
 80046e6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80046e8:	4b09      	ldr	r3, [pc, #36]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	4a07      	ldr	r2, [pc, #28]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046f2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80046f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80046f8:	4905      	ldr	r1, [pc, #20]	@ (8004710 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80046fa:	4806      	ldr	r0, [pc, #24]	@ (8004714 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80046fc:	f004 f80f 	bl	800871e <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4804      	ldr	r0, [pc, #16]	@ (8004714 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004704:	f004 f840 	bl	8008788 <HAL_SDRAM_ProgramRefreshRate>
}
 8004708:	bf00      	nop
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	20020968 	.word	0x20020968
 8004714:	20020918 	.word	0x20020918

08004718 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8004718:	b580      	push	{r7, lr}
 800471a:	b090      	sub	sp, #64	@ 0x40
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004722:	4b70      	ldr	r3, [pc, #448]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	4a6f      	ldr	r2, [pc, #444]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004728:	f043 0301 	orr.w	r3, r3, #1
 800472c:	6393      	str	r3, [r2, #56]	@ 0x38
 800472e:	4b6d      	ldr	r3, [pc, #436]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800473a:	4b6a      	ldr	r3, [pc, #424]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 800473c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473e:	4a69      	ldr	r2, [pc, #420]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004740:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004744:	6313      	str	r3, [r2, #48]	@ 0x30
 8004746:	4b67      	ldr	r3, [pc, #412]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800474e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004752:	4b64      	ldr	r3, [pc, #400]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004756:	4a63      	ldr	r2, [pc, #396]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004758:	f043 0304 	orr.w	r3, r3, #4
 800475c:	6313      	str	r3, [r2, #48]	@ 0x30
 800475e:	4b61      	ldr	r3, [pc, #388]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	623b      	str	r3, [r7, #32]
 8004768:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800476a:	4b5e      	ldr	r3, [pc, #376]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 800476c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476e:	4a5d      	ldr	r2, [pc, #372]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004770:	f043 0308 	orr.w	r3, r3, #8
 8004774:	6313      	str	r3, [r2, #48]	@ 0x30
 8004776:	4b5b      	ldr	r3, [pc, #364]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004782:	4b58      	ldr	r3, [pc, #352]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004786:	4a57      	ldr	r2, [pc, #348]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004788:	f043 0310 	orr.w	r3, r3, #16
 800478c:	6313      	str	r3, [r2, #48]	@ 0x30
 800478e:	4b55      	ldr	r3, [pc, #340]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004792:	f003 0310 	and.w	r3, r3, #16
 8004796:	61bb      	str	r3, [r7, #24]
 8004798:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800479a:	4b52      	ldr	r3, [pc, #328]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 800479c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479e:	4a51      	ldr	r2, [pc, #324]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047a0:	f043 0320 	orr.w	r3, r3, #32
 80047a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047a6:	4b4f      	ldr	r3, [pc, #316]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047aa:	f003 0320 	and.w	r3, r3, #32
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80047b2:	4b4c      	ldr	r3, [pc, #304]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b6:	4a4b      	ldr	r2, [pc, #300]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80047be:	4b49      	ldr	r3, [pc, #292]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80047ca:	4b46      	ldr	r3, [pc, #280]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	4a45      	ldr	r2, [pc, #276]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047d6:	4b43      	ldr	r3, [pc, #268]	@ (80048e4 <BSP_SDRAM_MspInit+0x1cc>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047de:	60fb      	str	r3, [r7, #12]
 80047e0:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80047e2:	2302      	movs	r3, #2
 80047e4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80047e6:	2301      	movs	r3, #1
 80047e8:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80047ea:	2302      	movs	r3, #2
 80047ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80047ee:	230c      	movs	r3, #12
 80047f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 80047f2:	2308      	movs	r3, #8
 80047f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80047f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80047fa:	4619      	mov	r1, r3
 80047fc:	483a      	ldr	r0, [pc, #232]	@ (80048e8 <BSP_SDRAM_MspInit+0x1d0>)
 80047fe:	f000 feef 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8004802:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8004806:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8004808:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800480c:	4619      	mov	r1, r3
 800480e:	4837      	ldr	r0, [pc, #220]	@ (80048ec <BSP_SDRAM_MspInit+0x1d4>)
 8004810:	f000 fee6 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8004814:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8004818:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800481a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800481e:	4619      	mov	r1, r3
 8004820:	4833      	ldr	r0, [pc, #204]	@ (80048f0 <BSP_SDRAM_MspInit+0x1d8>)
 8004822:	f000 fedd 	bl	80055e0 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8004826:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800482a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800482c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004830:	4619      	mov	r1, r3
 8004832:	4830      	ldr	r0, [pc, #192]	@ (80048f4 <BSP_SDRAM_MspInit+0x1dc>)
 8004834:	f000 fed4 	bl	80055e0 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8004838:	f248 1333 	movw	r3, #33075	@ 0x8133
 800483c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800483e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004842:	4619      	mov	r1, r3
 8004844:	482c      	ldr	r0, [pc, #176]	@ (80048f8 <BSP_SDRAM_MspInit+0x1e0>)
 8004846:	f000 fecb 	bl	80055e0 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800484a:	2328      	movs	r3, #40	@ 0x28
 800484c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800484e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004852:	4619      	mov	r1, r3
 8004854:	4829      	ldr	r0, [pc, #164]	@ (80048fc <BSP_SDRAM_MspInit+0x1e4>)
 8004856:	f000 fec3 	bl	80055e0 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800485a:	4b29      	ldr	r3, [pc, #164]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 800485c:	2200      	movs	r2, #0
 800485e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004860:	4b27      	ldr	r3, [pc, #156]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004862:	2280      	movs	r2, #128	@ 0x80
 8004864:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8004866:	4b26      	ldr	r3, [pc, #152]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004868:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800486c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800486e:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004870:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004874:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004876:	4b22      	ldr	r3, [pc, #136]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004878:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800487c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800487e:	4b20      	ldr	r3, [pc, #128]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004880:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004884:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8004886:	4b1e      	ldr	r3, [pc, #120]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004888:	2200      	movs	r2, #0
 800488a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800488c:	4b1c      	ldr	r3, [pc, #112]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 800488e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004892:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8004894:	4b1a      	ldr	r3, [pc, #104]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 8004896:	2200      	movs	r2, #0
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800489a:	4b19      	ldr	r3, [pc, #100]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 800489c:	2203      	movs	r2, #3
 800489e:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80048a0:	4b17      	ldr	r3, [pc, #92]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80048a6:	4b16      	ldr	r3, [pc, #88]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80048ac:	4b14      	ldr	r3, [pc, #80]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048ae:	4a15      	ldr	r2, [pc, #84]	@ (8004904 <BSP_SDRAM_MspInit+0x1ec>)
 80048b0:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a12      	ldr	r2, [pc, #72]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80048b8:	4a11      	ldr	r2, [pc, #68]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80048be:	4810      	ldr	r0, [pc, #64]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048c0:	f000 fadc 	bl	8004e7c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80048c4:	480e      	ldr	r0, [pc, #56]	@ (8004900 <BSP_SDRAM_MspInit+0x1e8>)
 80048c6:	f000 fa2b 	bl	8004d20 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80048ca:	2200      	movs	r2, #0
 80048cc:	210f      	movs	r1, #15
 80048ce:	2038      	movs	r0, #56	@ 0x38
 80048d0:	f000 f977 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80048d4:	2038      	movs	r0, #56	@ 0x38
 80048d6:	f000 f990 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 80048da:	bf00      	nop
 80048dc:	3740      	adds	r7, #64	@ 0x40
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	40020800 	.word	0x40020800
 80048ec:	40020c00 	.word	0x40020c00
 80048f0:	40021000 	.word	0x40021000
 80048f4:	40021400 	.word	0x40021400
 80048f8:	40021800 	.word	0x40021800
 80048fc:	40021c00 	.word	0x40021c00
 8004900:	20020978 	.word	0x20020978
 8004904:	40026410 	.word	0x40026410

08004908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800490c:	2003      	movs	r0, #3
 800490e:	f000 f94d 	bl	8004bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004912:	200f      	movs	r0, #15
 8004914:	f000 f806 	bl	8004924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004918:	f7fd fa22 	bl	8001d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800492c:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_InitTick+0x54>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <HAL_InitTick+0x58>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	4619      	mov	r1, r3
 8004936:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800493a:	fbb3 f3f1 	udiv	r3, r3, r1
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f967 	bl	8004c16 <HAL_SYSTICK_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e00e      	b.n	8004970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b0f      	cmp	r3, #15
 8004956:	d80a      	bhi.n	800496e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004958:	2200      	movs	r2, #0
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	f000 f92f 	bl	8004bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004964:	4a06      	ldr	r2, [pc, #24]	@ (8004980 <HAL_InitTick+0x5c>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	e000      	b.n	8004970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000000 	.word	0x20000000
 800497c:	2000004c 	.word	0x2000004c
 8004980:	20000048 	.word	0x20000048

08004984 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004988:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <HAL_IncTick+0x20>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <HAL_IncTick+0x24>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4413      	add	r3, r2
 8004994:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <HAL_IncTick+0x24>)
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	2000004c 	.word	0x2000004c
 80049a8:	200209d8 	.word	0x200209d8

080049ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  return uwTick;
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_GetTick+0x14>)
 80049b2:	681b      	ldr	r3, [r3, #0]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	200209d8 	.word	0x200209d8

080049c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049cc:	f7ff ffee 	bl	80049ac <HAL_GetTick>
 80049d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049dc:	d005      	beq.n	80049ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_Delay+0x44>)
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4413      	add	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049ea:	bf00      	nop
 80049ec:	f7ff ffde 	bl	80049ac <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d8f7      	bhi.n	80049ec <HAL_Delay+0x28>
  {
  }
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	2000004c 	.word	0x2000004c

08004a0c <__NVIC_SetPriorityGrouping>:
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <__NVIC_SetPriorityGrouping+0x40>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a34:	4b06      	ldr	r3, [pc, #24]	@ (8004a50 <__NVIC_SetPriorityGrouping+0x44>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a3a:	4a04      	ldr	r2, [pc, #16]	@ (8004a4c <__NVIC_SetPriorityGrouping+0x40>)
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	60d3      	str	r3, [r2, #12]
}
 8004a40:	bf00      	nop
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	e000ed00 	.word	0xe000ed00
 8004a50:	05fa0000 	.word	0x05fa0000

08004a54 <__NVIC_GetPriorityGrouping>:
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a58:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <__NVIC_GetPriorityGrouping+0x18>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	0a1b      	lsrs	r3, r3, #8
 8004a5e:	f003 0307 	and.w	r3, r3, #7
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	e000ed00 	.word	0xe000ed00

08004a70 <__NVIC_EnableIRQ>:
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	db0b      	blt.n	8004a9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	4907      	ldr	r1, [pc, #28]	@ (8004aa8 <__NVIC_EnableIRQ+0x38>)
 8004a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2001      	movs	r0, #1
 8004a92:	fa00 f202 	lsl.w	r2, r0, r2
 8004a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	e000e100 	.word	0xe000e100

08004aac <__NVIC_SetPriority>:
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db0a      	blt.n	8004ad6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	490c      	ldr	r1, [pc, #48]	@ (8004af8 <__NVIC_SetPriority+0x4c>)
 8004ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ad4:	e00a      	b.n	8004aec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4908      	ldr	r1, [pc, #32]	@ (8004afc <__NVIC_SetPriority+0x50>)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	3b04      	subs	r3, #4
 8004ae4:	0112      	lsls	r2, r2, #4
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	440b      	add	r3, r1
 8004aea:	761a      	strb	r2, [r3, #24]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	e000e100 	.word	0xe000e100
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <NVIC_EncodePriority>:
{
 8004b00:	b480      	push	{r7}
 8004b02:	b089      	sub	sp, #36	@ 0x24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f1c3 0307 	rsb	r3, r3, #7
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf28      	it	cs
 8004b1e:	2304      	movcs	r3, #4
 8004b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d902      	bls.n	8004b30 <NVIC_EncodePriority+0x30>
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3b03      	subs	r3, #3
 8004b2e:	e000      	b.n	8004b32 <NVIC_EncodePriority+0x32>
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b34:	f04f 32ff 	mov.w	r2, #4294967295
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	401a      	ands	r2, r3
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b48:	f04f 31ff 	mov.w	r1, #4294967295
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b52:	43d9      	mvns	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b58:	4313      	orrs	r3, r2
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	@ 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
	...

08004b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b78:	d301      	bcc.n	8004b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e00f      	b.n	8004b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b86:	210f      	movs	r1, #15
 8004b88:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8c:	f7ff ff8e 	bl	8004aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b90:	4b05      	ldr	r3, [pc, #20]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b96:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b98:	2207      	movs	r2, #7
 8004b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	e000e010 	.word	0xe000e010

08004bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff ff29 	bl	8004a0c <__NVIC_SetPriorityGrouping>
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b086      	sub	sp, #24
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	4603      	mov	r3, r0
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	607a      	str	r2, [r7, #4]
 8004bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd4:	f7ff ff3e 	bl	8004a54 <__NVIC_GetPriorityGrouping>
 8004bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	6978      	ldr	r0, [r7, #20]
 8004be0:	f7ff ff8e 	bl	8004b00 <NVIC_EncodePriority>
 8004be4:	4602      	mov	r2, r0
 8004be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bea:	4611      	mov	r1, r2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ff5d 	bl	8004aac <__NVIC_SetPriority>
}
 8004bf2:	bf00      	nop
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff ff31 	bl	8004a70 <__NVIC_EnableIRQ>
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff ffa2 	bl	8004b68 <SysTick_Config>
 8004c24:	4603      	mov	r3, r0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004c34:	f3bf 8f5f 	dmb	sy
}
 8004c38:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004c3a:	4b07      	ldr	r3, [pc, #28]	@ (8004c58 <HAL_MPU_Disable+0x28>)
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3e:	4a06      	ldr	r2, [pc, #24]	@ (8004c58 <HAL_MPU_Disable+0x28>)
 8004c40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c44:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004c46:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <HAL_MPU_Disable+0x2c>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	605a      	str	r2, [r3, #4]
}
 8004c4c:	bf00      	nop
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	e000ed00 	.word	0xe000ed00
 8004c5c:	e000ed90 	.word	0xe000ed90

08004c60 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004c68:	4a0b      	ldr	r2, [pc, #44]	@ (8004c98 <HAL_MPU_Enable+0x38>)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004c72:	4b0a      	ldr	r3, [pc, #40]	@ (8004c9c <HAL_MPU_Enable+0x3c>)
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	4a09      	ldr	r2, [pc, #36]	@ (8004c9c <HAL_MPU_Enable+0x3c>)
 8004c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c7c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004c7e:	f3bf 8f4f 	dsb	sy
}
 8004c82:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004c84:	f3bf 8f6f 	isb	sy
}
 8004c88:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	e000ed90 	.word	0xe000ed90
 8004c9c:	e000ed00 	.word	0xe000ed00

08004ca0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	785a      	ldrb	r2, [r3, #1]
 8004cac:	4b1b      	ldr	r3, [pc, #108]	@ (8004d1c <HAL_MPU_ConfigRegion+0x7c>)
 8004cae:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d1c <HAL_MPU_ConfigRegion+0x7c>)
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <HAL_MPU_ConfigRegion+0x7c>)
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004cbc:	4a17      	ldr	r2, [pc, #92]	@ (8004d1c <HAL_MPU_ConfigRegion+0x7c>)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	7b1b      	ldrb	r3, [r3, #12]
 8004cc8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	7adb      	ldrb	r3, [r3, #11]
 8004cce:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004cd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	7a9b      	ldrb	r3, [r3, #10]
 8004cd6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004cd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	7b5b      	ldrb	r3, [r3, #13]
 8004cde:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004ce0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	7b9b      	ldrb	r3, [r3, #14]
 8004ce6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004ce8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	7bdb      	ldrb	r3, [r3, #15]
 8004cee:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004cf0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	7a5b      	ldrb	r3, [r3, #9]
 8004cf6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004cf8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	7a1b      	ldrb	r3, [r3, #8]
 8004cfe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004d00:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	7812      	ldrb	r2, [r2, #0]
 8004d06:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004d08:	4a04      	ldr	r2, [pc, #16]	@ (8004d1c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004d0a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004d0c:	6113      	str	r3, [r2, #16]
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	e000ed90 	.word	0xe000ed90

08004d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d2c:	f7ff fe3e 	bl	80049ac <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e099      	b.n	8004e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 0201 	bic.w	r2, r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d5c:	e00f      	b.n	8004d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d5e:	f7ff fe25 	bl	80049ac <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b05      	cmp	r3, #5
 8004d6a:	d908      	bls.n	8004d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2203      	movs	r2, #3
 8004d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e078      	b.n	8004e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1e8      	bne.n	8004d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4b38      	ldr	r3, [pc, #224]	@ (8004e78 <HAL_DMA_Init+0x158>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d107      	bne.n	8004de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de0:	4313      	orrs	r3, r2
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	697a      	ldr	r2, [r7, #20]
 8004dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	f023 0307 	bic.w	r3, r3, #7
 8004dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d117      	bne.n	8004e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00e      	beq.n	8004e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fb5f 	bl	80054e8 <DMA_CheckFifoParam>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2240      	movs	r2, #64	@ 0x40
 8004e34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e016      	b.n	8004e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fb16 	bl	800547c <DMA_CalcBaseAndBitshift>
 8004e50:	4603      	mov	r3, r0
 8004e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e58:	223f      	movs	r2, #63	@ 0x3f
 8004e5a:	409a      	lsls	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3718      	adds	r7, #24
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	f010803f 	.word	0xf010803f

08004e7c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e050      	b.n	8004f30 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d101      	bne.n	8004e9e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	e048      	b.n	8004f30 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0201 	bic.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2221      	movs	r2, #33	@ 0x21
 8004edc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 facc 	bl	800547c <DMA_CalcBaseAndBitshift>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eec:	223f      	movs	r2, #63	@ 0x3f
 8004eee:	409a      	lsls	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d101      	bne.n	8004f5e <HAL_DMA_Start_IT+0x26>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e048      	b.n	8004ff0 <HAL_DMA_Start_IT+0xb8>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d137      	bne.n	8004fe2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2202      	movs	r2, #2
 8004f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 fa4a 	bl	8005420 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f90:	223f      	movs	r2, #63	@ 0x3f
 8004f92:	409a      	lsls	r2, r3
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0216 	orr.w	r2, r2, #22
 8004fa6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695a      	ldr	r2, [r3, #20]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fb6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d007      	beq.n	8004fd0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0208 	orr.w	r2, r2, #8
 8004fce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	e005      	b.n	8004fee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004fea:	2302      	movs	r3, #2
 8004fec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005004:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005006:	f7ff fcd1 	bl	80049ac <HAL_GetTick>
 800500a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d008      	beq.n	800502a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2280      	movs	r2, #128	@ 0x80
 800501c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e052      	b.n	80050d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 0216 	bic.w	r2, r2, #22
 8005038:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	695a      	ldr	r2, [r3, #20]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005048:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504e:	2b00      	cmp	r3, #0
 8005050:	d103      	bne.n	800505a <HAL_DMA_Abort+0x62>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005056:	2b00      	cmp	r3, #0
 8005058:	d007      	beq.n	800506a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0208 	bic.w	r2, r2, #8
 8005068:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0201 	bic.w	r2, r2, #1
 8005078:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800507a:	e013      	b.n	80050a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800507c:	f7ff fc96 	bl	80049ac <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b05      	cmp	r3, #5
 8005088:	d90c      	bls.n	80050a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2203      	movs	r2, #3
 8005094:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e015      	b.n	80050d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1e4      	bne.n	800507c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b6:	223f      	movs	r2, #63	@ 0x3f
 80050b8:	409a      	lsls	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80050e0:	2300      	movs	r3, #0
 80050e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80050e4:	4b8e      	ldr	r3, [pc, #568]	@ (8005320 <HAL_DMA_IRQHandler+0x248>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a8e      	ldr	r2, [pc, #568]	@ (8005324 <HAL_DMA_IRQHandler+0x24c>)
 80050ea:	fba2 2303 	umull	r2, r3, r2, r3
 80050ee:	0a9b      	lsrs	r3, r3, #10
 80050f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005102:	2208      	movs	r2, #8
 8005104:	409a      	lsls	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	4013      	ands	r3, r2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d01a      	beq.n	8005144 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b00      	cmp	r3, #0
 800511a:	d013      	beq.n	8005144 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 0204 	bic.w	r2, r2, #4
 800512a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005130:	2208      	movs	r2, #8
 8005132:	409a      	lsls	r2, r3
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800513c:	f043 0201 	orr.w	r2, r3, #1
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005148:	2201      	movs	r2, #1
 800514a:	409a      	lsls	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	4013      	ands	r3, r2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d012      	beq.n	800517a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00b      	beq.n	800517a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005166:	2201      	movs	r2, #1
 8005168:	409a      	lsls	r2, r3
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005172:	f043 0202 	orr.w	r2, r3, #2
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800517e:	2204      	movs	r2, #4
 8005180:	409a      	lsls	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	4013      	ands	r3, r2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d012      	beq.n	80051b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00b      	beq.n	80051b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800519c:	2204      	movs	r2, #4
 800519e:	409a      	lsls	r2, r3
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a8:	f043 0204 	orr.w	r2, r3, #4
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b4:	2210      	movs	r2, #16
 80051b6:	409a      	lsls	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4013      	ands	r3, r2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d043      	beq.n	8005248 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d03c      	beq.n	8005248 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051d2:	2210      	movs	r2, #16
 80051d4:	409a      	lsls	r2, r3
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d018      	beq.n	800521a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d108      	bne.n	8005208 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d024      	beq.n	8005248 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	4798      	blx	r3
 8005206:	e01f      	b.n	8005248 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01b      	beq.n	8005248 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	4798      	blx	r3
 8005218:	e016      	b.n	8005248 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005224:	2b00      	cmp	r3, #0
 8005226:	d107      	bne.n	8005238 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0208 	bic.w	r2, r2, #8
 8005236:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524c:	2220      	movs	r2, #32
 800524e:	409a      	lsls	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4013      	ands	r3, r2
 8005254:	2b00      	cmp	r3, #0
 8005256:	f000 808f 	beq.w	8005378 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0310 	and.w	r3, r3, #16
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 8087 	beq.w	8005378 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800526e:	2220      	movs	r2, #32
 8005270:	409a      	lsls	r2, r3
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b05      	cmp	r3, #5
 8005280:	d136      	bne.n	80052f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0216 	bic.w	r2, r2, #22
 8005290:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695a      	ldr	r2, [r3, #20]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d103      	bne.n	80052b2 <HAL_DMA_IRQHandler+0x1da>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d007      	beq.n	80052c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f022 0208 	bic.w	r2, r2, #8
 80052c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052c6:	223f      	movs	r2, #63	@ 0x3f
 80052c8:	409a      	lsls	r2, r3
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d07e      	beq.n	80053e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
        }
        return;
 80052ee:	e079      	b.n	80053e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d01d      	beq.n	800533a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10d      	bne.n	8005328 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005310:	2b00      	cmp	r3, #0
 8005312:	d031      	beq.n	8005378 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	4798      	blx	r3
 800531c:	e02c      	b.n	8005378 <HAL_DMA_IRQHandler+0x2a0>
 800531e:	bf00      	nop
 8005320:	20000000 	.word	0x20000000
 8005324:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800532c:	2b00      	cmp	r3, #0
 800532e:	d023      	beq.n	8005378 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	4798      	blx	r3
 8005338:	e01e      	b.n	8005378 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10f      	bne.n	8005368 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 0210 	bic.w	r2, r2, #16
 8005356:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537c:	2b00      	cmp	r3, #0
 800537e:	d032      	beq.n	80053e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005384:	f003 0301 	and.w	r3, r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	d022      	beq.n	80053d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2205      	movs	r2, #5
 8005390:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f022 0201 	bic.w	r2, r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	3301      	adds	r3, #1
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	697a      	ldr	r2, [r7, #20]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d307      	bcc.n	80053c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1f2      	bne.n	80053a4 <HAL_DMA_IRQHandler+0x2cc>
 80053be:	e000      	b.n	80053c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80053c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	4798      	blx	r3
 80053e2:	e000      	b.n	80053e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80053e4:	bf00      	nop
    }
  }
}
 80053e6:	3718      	adds	r7, #24
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053fa:	b2db      	uxtb	r3, r3
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005414:	4618      	mov	r0, r3
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800543c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	2b40      	cmp	r3, #64	@ 0x40
 800544c:	d108      	bne.n	8005460 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800545e:	e007      	b.n	8005470 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	60da      	str	r2, [r3, #12]
}
 8005470:	bf00      	nop
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	b2db      	uxtb	r3, r3
 800548a:	3b10      	subs	r3, #16
 800548c:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <DMA_CalcBaseAndBitshift+0x60>)
 800548e:	fba2 2303 	umull	r2, r3, r2, r3
 8005492:	091b      	lsrs	r3, r3, #4
 8005494:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005496:	4a12      	ldr	r2, [pc, #72]	@ (80054e0 <DMA_CalcBaseAndBitshift+0x64>)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4413      	add	r3, r2
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b03      	cmp	r3, #3
 80054a8:	d908      	bls.n	80054bc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <DMA_CalcBaseAndBitshift+0x68>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	1d1a      	adds	r2, r3, #4
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80054ba:	e006      	b.n	80054ca <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	461a      	mov	r2, r3
 80054c2:	4b08      	ldr	r3, [pc, #32]	@ (80054e4 <DMA_CalcBaseAndBitshift+0x68>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3714      	adds	r7, #20
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	aaaaaaab 	.word	0xaaaaaaab
 80054e0:	0800bfbc 	.word	0x0800bfbc
 80054e4:	fffffc00 	.word	0xfffffc00

080054e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d11f      	bne.n	8005542 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2b03      	cmp	r3, #3
 8005506:	d856      	bhi.n	80055b6 <DMA_CheckFifoParam+0xce>
 8005508:	a201      	add	r2, pc, #4	@ (adr r2, 8005510 <DMA_CheckFifoParam+0x28>)
 800550a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800550e:	bf00      	nop
 8005510:	08005521 	.word	0x08005521
 8005514:	08005533 	.word	0x08005533
 8005518:	08005521 	.word	0x08005521
 800551c:	080055b7 	.word	0x080055b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005524:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d046      	beq.n	80055ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005530:	e043      	b.n	80055ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005536:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800553a:	d140      	bne.n	80055be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005540:	e03d      	b.n	80055be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800554a:	d121      	bne.n	8005590 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b03      	cmp	r3, #3
 8005550:	d837      	bhi.n	80055c2 <DMA_CheckFifoParam+0xda>
 8005552:	a201      	add	r2, pc, #4	@ (adr r2, 8005558 <DMA_CheckFifoParam+0x70>)
 8005554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005558:	08005569 	.word	0x08005569
 800555c:	0800556f 	.word	0x0800556f
 8005560:	08005569 	.word	0x08005569
 8005564:	08005581 	.word	0x08005581
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	73fb      	strb	r3, [r7, #15]
      break;
 800556c:	e030      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005572:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d025      	beq.n	80055c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800557e:	e022      	b.n	80055c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005584:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005588:	d11f      	bne.n	80055ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800558e:	e01c      	b.n	80055ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2b02      	cmp	r3, #2
 8005594:	d903      	bls.n	800559e <DMA_CheckFifoParam+0xb6>
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	2b03      	cmp	r3, #3
 800559a:	d003      	beq.n	80055a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800559c:	e018      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	73fb      	strb	r3, [r7, #15]
      break;
 80055a2:	e015      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00e      	beq.n	80055ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	73fb      	strb	r3, [r7, #15]
      break;
 80055b4:	e00b      	b.n	80055ce <DMA_CheckFifoParam+0xe6>
      break;
 80055b6:	bf00      	nop
 80055b8:	e00a      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;
 80055ba:	bf00      	nop
 80055bc:	e008      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;
 80055be:	bf00      	nop
 80055c0:	e006      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;
 80055c2:	bf00      	nop
 80055c4:	e004      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;
 80055c6:	bf00      	nop
 80055c8:	e002      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80055ca:	bf00      	nop
 80055cc:	e000      	b.n	80055d0 <DMA_CheckFifoParam+0xe8>
      break;
 80055ce:	bf00      	nop
    }
  } 
  
  return status; 
 80055d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop

080055e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b089      	sub	sp, #36	@ 0x24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80055ea:	2300      	movs	r3, #0
 80055ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80055f2:	2300      	movs	r3, #0
 80055f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80055f6:	2300      	movs	r3, #0
 80055f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
 80055fe:	e175      	b.n	80058ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005600:	2201      	movs	r2, #1
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4013      	ands	r3, r2
 8005612:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	429a      	cmp	r2, r3
 800561a:	f040 8164 	bne.w	80058e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	2b01      	cmp	r3, #1
 8005628:	d005      	beq.n	8005636 <HAL_GPIO_Init+0x56>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	2b02      	cmp	r3, #2
 8005634:	d130      	bne.n	8005698 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	005b      	lsls	r3, r3, #1
 8005640:	2203      	movs	r2, #3
 8005642:	fa02 f303 	lsl.w	r3, r2, r3
 8005646:	43db      	mvns	r3, r3
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	4013      	ands	r3, r2
 800564c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	005b      	lsls	r3, r3, #1
 8005656:	fa02 f303 	lsl.w	r3, r2, r3
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	4313      	orrs	r3, r2
 800565e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800566c:	2201      	movs	r2, #1
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	fa02 f303 	lsl.w	r3, r2, r3
 8005674:	43db      	mvns	r3, r3
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	4013      	ands	r3, r2
 800567a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	091b      	lsrs	r3, r3, #4
 8005682:	f003 0201 	and.w	r2, r3, #1
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	fa02 f303 	lsl.w	r3, r2, r3
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	4313      	orrs	r3, r2
 8005690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f003 0303 	and.w	r3, r3, #3
 80056a0:	2b03      	cmp	r3, #3
 80056a2:	d017      	beq.n	80056d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	005b      	lsls	r3, r3, #1
 80056ae:	2203      	movs	r2, #3
 80056b0:	fa02 f303 	lsl.w	r3, r2, r3
 80056b4:	43db      	mvns	r3, r3
 80056b6:	69ba      	ldr	r2, [r7, #24]
 80056b8:	4013      	ands	r3, r2
 80056ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	005b      	lsls	r3, r3, #1
 80056c4:	fa02 f303 	lsl.w	r3, r2, r3
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 0303 	and.w	r3, r3, #3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d123      	bne.n	8005728 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	08da      	lsrs	r2, r3, #3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	3208      	adds	r2, #8
 80056e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	f003 0307 	and.w	r3, r3, #7
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	220f      	movs	r2, #15
 80056f8:	fa02 f303 	lsl.w	r3, r2, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	4013      	ands	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	691a      	ldr	r2, [r3, #16]
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	f003 0307 	and.w	r3, r3, #7
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	4313      	orrs	r3, r2
 8005718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	08da      	lsrs	r2, r3, #3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	3208      	adds	r2, #8
 8005722:	69b9      	ldr	r1, [r7, #24]
 8005724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	2203      	movs	r2, #3
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f003 0203 	and.w	r2, r3, #3
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	69ba      	ldr	r2, [r7, #24]
 8005752:	4313      	orrs	r3, r2
 8005754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 80be 	beq.w	80058e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800576a:	4b66      	ldr	r3, [pc, #408]	@ (8005904 <HAL_GPIO_Init+0x324>)
 800576c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576e:	4a65      	ldr	r2, [pc, #404]	@ (8005904 <HAL_GPIO_Init+0x324>)
 8005770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005774:	6453      	str	r3, [r2, #68]	@ 0x44
 8005776:	4b63      	ldr	r3, [pc, #396]	@ (8005904 <HAL_GPIO_Init+0x324>)
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005782:	4a61      	ldr	r2, [pc, #388]	@ (8005908 <HAL_GPIO_Init+0x328>)
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	089b      	lsrs	r3, r3, #2
 8005788:	3302      	adds	r3, #2
 800578a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800578e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	220f      	movs	r2, #15
 800579a:	fa02 f303 	lsl.w	r3, r2, r3
 800579e:	43db      	mvns	r3, r3
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	4013      	ands	r3, r2
 80057a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a58      	ldr	r2, [pc, #352]	@ (800590c <HAL_GPIO_Init+0x32c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d037      	beq.n	800581e <HAL_GPIO_Init+0x23e>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a57      	ldr	r2, [pc, #348]	@ (8005910 <HAL_GPIO_Init+0x330>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d031      	beq.n	800581a <HAL_GPIO_Init+0x23a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a56      	ldr	r2, [pc, #344]	@ (8005914 <HAL_GPIO_Init+0x334>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d02b      	beq.n	8005816 <HAL_GPIO_Init+0x236>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a55      	ldr	r2, [pc, #340]	@ (8005918 <HAL_GPIO_Init+0x338>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d025      	beq.n	8005812 <HAL_GPIO_Init+0x232>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a54      	ldr	r2, [pc, #336]	@ (800591c <HAL_GPIO_Init+0x33c>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d01f      	beq.n	800580e <HAL_GPIO_Init+0x22e>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a53      	ldr	r2, [pc, #332]	@ (8005920 <HAL_GPIO_Init+0x340>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d019      	beq.n	800580a <HAL_GPIO_Init+0x22a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a52      	ldr	r2, [pc, #328]	@ (8005924 <HAL_GPIO_Init+0x344>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d013      	beq.n	8005806 <HAL_GPIO_Init+0x226>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a51      	ldr	r2, [pc, #324]	@ (8005928 <HAL_GPIO_Init+0x348>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00d      	beq.n	8005802 <HAL_GPIO_Init+0x222>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a50      	ldr	r2, [pc, #320]	@ (800592c <HAL_GPIO_Init+0x34c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d007      	beq.n	80057fe <HAL_GPIO_Init+0x21e>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a4f      	ldr	r2, [pc, #316]	@ (8005930 <HAL_GPIO_Init+0x350>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d101      	bne.n	80057fa <HAL_GPIO_Init+0x21a>
 80057f6:	2309      	movs	r3, #9
 80057f8:	e012      	b.n	8005820 <HAL_GPIO_Init+0x240>
 80057fa:	230a      	movs	r3, #10
 80057fc:	e010      	b.n	8005820 <HAL_GPIO_Init+0x240>
 80057fe:	2308      	movs	r3, #8
 8005800:	e00e      	b.n	8005820 <HAL_GPIO_Init+0x240>
 8005802:	2307      	movs	r3, #7
 8005804:	e00c      	b.n	8005820 <HAL_GPIO_Init+0x240>
 8005806:	2306      	movs	r3, #6
 8005808:	e00a      	b.n	8005820 <HAL_GPIO_Init+0x240>
 800580a:	2305      	movs	r3, #5
 800580c:	e008      	b.n	8005820 <HAL_GPIO_Init+0x240>
 800580e:	2304      	movs	r3, #4
 8005810:	e006      	b.n	8005820 <HAL_GPIO_Init+0x240>
 8005812:	2303      	movs	r3, #3
 8005814:	e004      	b.n	8005820 <HAL_GPIO_Init+0x240>
 8005816:	2302      	movs	r3, #2
 8005818:	e002      	b.n	8005820 <HAL_GPIO_Init+0x240>
 800581a:	2301      	movs	r3, #1
 800581c:	e000      	b.n	8005820 <HAL_GPIO_Init+0x240>
 800581e:	2300      	movs	r3, #0
 8005820:	69fa      	ldr	r2, [r7, #28]
 8005822:	f002 0203 	and.w	r2, r2, #3
 8005826:	0092      	lsls	r2, r2, #2
 8005828:	4093      	lsls	r3, r2
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	4313      	orrs	r3, r2
 800582e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005830:	4935      	ldr	r1, [pc, #212]	@ (8005908 <HAL_GPIO_Init+0x328>)
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	089b      	lsrs	r3, r3, #2
 8005836:	3302      	adds	r3, #2
 8005838:	69ba      	ldr	r2, [r7, #24]
 800583a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800583e:	4b3d      	ldr	r3, [pc, #244]	@ (8005934 <HAL_GPIO_Init+0x354>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	43db      	mvns	r3, r3
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	4013      	ands	r3, r2
 800584c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	4313      	orrs	r3, r2
 8005860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005862:	4a34      	ldr	r2, [pc, #208]	@ (8005934 <HAL_GPIO_Init+0x354>)
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005868:	4b32      	ldr	r3, [pc, #200]	@ (8005934 <HAL_GPIO_Init+0x354>)
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	43db      	mvns	r3, r3
 8005872:	69ba      	ldr	r2, [r7, #24]
 8005874:	4013      	ands	r3, r2
 8005876:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	4313      	orrs	r3, r2
 800588a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800588c:	4a29      	ldr	r2, [pc, #164]	@ (8005934 <HAL_GPIO_Init+0x354>)
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005892:	4b28      	ldr	r3, [pc, #160]	@ (8005934 <HAL_GPIO_Init+0x354>)
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	43db      	mvns	r3, r3
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	4013      	ands	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058b6:	4a1f      	ldr	r2, [pc, #124]	@ (8005934 <HAL_GPIO_Init+0x354>)
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005934 <HAL_GPIO_Init+0x354>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	43db      	mvns	r3, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4013      	ands	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	4313      	orrs	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058e0:	4a14      	ldr	r2, [pc, #80]	@ (8005934 <HAL_GPIO_Init+0x354>)
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	3301      	adds	r3, #1
 80058ea:	61fb      	str	r3, [r7, #28]
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	2b0f      	cmp	r3, #15
 80058f0:	f67f ae86 	bls.w	8005600 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop
 80058f8:	3724      	adds	r7, #36	@ 0x24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40023800 	.word	0x40023800
 8005908:	40013800 	.word	0x40013800
 800590c:	40020000 	.word	0x40020000
 8005910:	40020400 	.word	0x40020400
 8005914:	40020800 	.word	0x40020800
 8005918:	40020c00 	.word	0x40020c00
 800591c:	40021000 	.word	0x40021000
 8005920:	40021400 	.word	0x40021400
 8005924:	40021800 	.word	0x40021800
 8005928:	40021c00 	.word	0x40021c00
 800592c:	40022000 	.word	0x40022000
 8005930:	40022400 	.word	0x40022400
 8005934:	40013c00 	.word	0x40013c00

08005938 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005942:	2300      	movs	r3, #0
 8005944:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800594a:	2300      	movs	r3, #0
 800594c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800594e:	2300      	movs	r3, #0
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	e0d9      	b.n	8005b08 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005954:	2201      	movs	r2, #1
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	fa02 f303 	lsl.w	r3, r2, r3
 800595c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	4013      	ands	r3, r2
 8005964:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	429a      	cmp	r2, r3
 800596c:	f040 80c9 	bne.w	8005b02 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005970:	4a6b      	ldr	r2, [pc, #428]	@ (8005b20 <HAL_GPIO_DeInit+0x1e8>)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	089b      	lsrs	r3, r3, #2
 8005976:	3302      	adds	r3, #2
 8005978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800597c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f003 0303 	and.w	r3, r3, #3
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	220f      	movs	r2, #15
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a63      	ldr	r2, [pc, #396]	@ (8005b24 <HAL_GPIO_DeInit+0x1ec>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d037      	beq.n	8005a0a <HAL_GPIO_DeInit+0xd2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a62      	ldr	r2, [pc, #392]	@ (8005b28 <HAL_GPIO_DeInit+0x1f0>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d031      	beq.n	8005a06 <HAL_GPIO_DeInit+0xce>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a61      	ldr	r2, [pc, #388]	@ (8005b2c <HAL_GPIO_DeInit+0x1f4>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d02b      	beq.n	8005a02 <HAL_GPIO_DeInit+0xca>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a60      	ldr	r2, [pc, #384]	@ (8005b30 <HAL_GPIO_DeInit+0x1f8>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d025      	beq.n	80059fe <HAL_GPIO_DeInit+0xc6>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a5f      	ldr	r2, [pc, #380]	@ (8005b34 <HAL_GPIO_DeInit+0x1fc>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d01f      	beq.n	80059fa <HAL_GPIO_DeInit+0xc2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a5e      	ldr	r2, [pc, #376]	@ (8005b38 <HAL_GPIO_DeInit+0x200>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d019      	beq.n	80059f6 <HAL_GPIO_DeInit+0xbe>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a5d      	ldr	r2, [pc, #372]	@ (8005b3c <HAL_GPIO_DeInit+0x204>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d013      	beq.n	80059f2 <HAL_GPIO_DeInit+0xba>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a5c      	ldr	r2, [pc, #368]	@ (8005b40 <HAL_GPIO_DeInit+0x208>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00d      	beq.n	80059ee <HAL_GPIO_DeInit+0xb6>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a5b      	ldr	r2, [pc, #364]	@ (8005b44 <HAL_GPIO_DeInit+0x20c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d007      	beq.n	80059ea <HAL_GPIO_DeInit+0xb2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a5a      	ldr	r2, [pc, #360]	@ (8005b48 <HAL_GPIO_DeInit+0x210>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d101      	bne.n	80059e6 <HAL_GPIO_DeInit+0xae>
 80059e2:	2309      	movs	r3, #9
 80059e4:	e012      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059e6:	230a      	movs	r3, #10
 80059e8:	e010      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059ea:	2308      	movs	r3, #8
 80059ec:	e00e      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059ee:	2307      	movs	r3, #7
 80059f0:	e00c      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059f2:	2306      	movs	r3, #6
 80059f4:	e00a      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059f6:	2305      	movs	r3, #5
 80059f8:	e008      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059fa:	2304      	movs	r3, #4
 80059fc:	e006      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 80059fe:	2303      	movs	r3, #3
 8005a00:	e004      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 8005a02:	2302      	movs	r3, #2
 8005a04:	e002      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 8005a06:	2301      	movs	r3, #1
 8005a08:	e000      	b.n	8005a0c <HAL_GPIO_DeInit+0xd4>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	f002 0203 	and.w	r2, r2, #3
 8005a12:	0092      	lsls	r2, r2, #2
 8005a14:	4093      	lsls	r3, r2
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d132      	bne.n	8005a82 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005a1c:	4b4b      	ldr	r3, [pc, #300]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	43db      	mvns	r3, r3
 8005a24:	4949      	ldr	r1, [pc, #292]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005a2a:	4b48      	ldr	r3, [pc, #288]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	43db      	mvns	r3, r3
 8005a32:	4946      	ldr	r1, [pc, #280]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a34:	4013      	ands	r3, r2
 8005a36:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005a38:	4b44      	ldr	r3, [pc, #272]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	43db      	mvns	r3, r3
 8005a40:	4942      	ldr	r1, [pc, #264]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005a46:	4b41      	ldr	r3, [pc, #260]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	493f      	ldr	r1, [pc, #252]	@ (8005b4c <HAL_GPIO_DeInit+0x214>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	220f      	movs	r2, #15
 8005a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a62:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005a64:	4a2e      	ldr	r2, [pc, #184]	@ (8005b20 <HAL_GPIO_DeInit+0x1e8>)
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	089b      	lsrs	r3, r3, #2
 8005a6a:	3302      	adds	r3, #2
 8005a6c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	43da      	mvns	r2, r3
 8005a74:	482a      	ldr	r0, [pc, #168]	@ (8005b20 <HAL_GPIO_DeInit+0x1e8>)
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	089b      	lsrs	r3, r3, #2
 8005a7a:	400a      	ands	r2, r1
 8005a7c:	3302      	adds	r3, #2
 8005a7e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	2103      	movs	r1, #3
 8005a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a90:	43db      	mvns	r3, r3
 8005a92:	401a      	ands	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	08da      	lsrs	r2, r3, #3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3208      	adds	r2, #8
 8005aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	220f      	movs	r2, #15
 8005aae:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab2:	43db      	mvns	r3, r3
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	08d2      	lsrs	r2, r2, #3
 8005ab8:	4019      	ands	r1, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3208      	adds	r2, #8
 8005abe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	2103      	movs	r1, #3
 8005acc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	401a      	ands	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	2101      	movs	r1, #1
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae4:	43db      	mvns	r3, r3
 8005ae6:	401a      	ands	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	005b      	lsls	r3, r3, #1
 8005af4:	2103      	movs	r1, #3
 8005af6:	fa01 f303 	lsl.w	r3, r1, r3
 8005afa:	43db      	mvns	r3, r3
 8005afc:	401a      	ands	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	3301      	adds	r3, #1
 8005b06:	617b      	str	r3, [r7, #20]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2b0f      	cmp	r3, #15
 8005b0c:	f67f af22 	bls.w	8005954 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005b10:	bf00      	nop
 8005b12:	bf00      	nop
 8005b14:	371c      	adds	r7, #28
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40013800 	.word	0x40013800
 8005b24:	40020000 	.word	0x40020000
 8005b28:	40020400 	.word	0x40020400
 8005b2c:	40020800 	.word	0x40020800
 8005b30:	40020c00 	.word	0x40020c00
 8005b34:	40021000 	.word	0x40021000
 8005b38:	40021400 	.word	0x40021400
 8005b3c:	40021800 	.word	0x40021800
 8005b40:	40021c00 	.word	0x40021c00
 8005b44:	40022000 	.word	0x40022000
 8005b48:	40022400 	.word	0x40022400
 8005b4c:	40013c00 	.word	0x40013c00

08005b50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	460b      	mov	r3, r1
 8005b5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	887b      	ldrh	r3, [r7, #2]
 8005b62:	4013      	ands	r3, r2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
 8005b6c:	e001      	b.n	8005b72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	4603      	mov	r3, r0
 8005b88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005b8a:	4b08      	ldr	r3, [pc, #32]	@ (8005bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b8c:	695a      	ldr	r2, [r3, #20]
 8005b8e:	88fb      	ldrh	r3, [r7, #6]
 8005b90:	4013      	ands	r3, r2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d006      	beq.n	8005ba4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b96:	4a05      	ldr	r2, [pc, #20]	@ (8005bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b98:	88fb      	ldrh	r3, [r7, #6]
 8005b9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b9c:	88fb      	ldrh	r3, [r7, #6]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7fb fe50 	bl	8001844 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ba4:	bf00      	nop
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	40013c00 	.word	0x40013c00

08005bb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e08b      	b.n	8005cda <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f8b5 	bl	8005d46 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2224      	movs	r2, #36	@ 0x24
 8005be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0201 	bic.w	r2, r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685a      	ldr	r2, [r3, #4]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d107      	bne.n	8005c2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c26:	609a      	str	r2, [r3, #8]
 8005c28:	e006      	b.n	8005c38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d108      	bne.n	8005c52 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c4e:	605a      	str	r2, [r3, #4]
 8005c50:	e007      	b.n	8005c62 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6859      	ldr	r1, [r3, #4]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ce4 <HAL_I2C_Init+0x134>)
 8005c6e:	430b      	orrs	r3, r1
 8005c70:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68da      	ldr	r2, [r3, #12]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c80:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	691a      	ldr	r2, [r3, #16]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	69d9      	ldr	r1, [r3, #28]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1a      	ldr	r2, [r3, #32]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0201 	orr.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	02008000 	.word	0x02008000

08005ce8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e021      	b.n	8005d3e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2224      	movs	r2, #36	@ 0x24
 8005cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 0201 	bic.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f821 	bl	8005d5a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
	...

08005d70 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b088      	sub	sp, #32
 8005d74:	af02      	add	r7, sp, #8
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	4608      	mov	r0, r1
 8005d7a:	4611      	mov	r1, r2
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	4603      	mov	r3, r0
 8005d80:	817b      	strh	r3, [r7, #10]
 8005d82:	460b      	mov	r3, r1
 8005d84:	813b      	strh	r3, [r7, #8]
 8005d86:	4613      	mov	r3, r2
 8005d88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b20      	cmp	r3, #32
 8005d94:	f040 80f9 	bne.w	8005f8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d98:	6a3b      	ldr	r3, [r7, #32]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d002      	beq.n	8005da4 <HAL_I2C_Mem_Write+0x34>
 8005d9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d105      	bne.n	8005db0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005daa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e0ed      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HAL_I2C_Mem_Write+0x4e>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	e0e6      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005dc6:	f7fe fdf1 	bl	80049ac <HAL_GetTick>
 8005dca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	2319      	movs	r3, #25
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 fad1 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e0d1      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2221      	movs	r2, #33	@ 0x21
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2240      	movs	r2, #64	@ 0x40
 8005df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a3a      	ldr	r2, [r7, #32]
 8005e02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e10:	88f8      	ldrh	r0, [r7, #6]
 8005e12:	893a      	ldrh	r2, [r7, #8]
 8005e14:	8979      	ldrh	r1, [r7, #10]
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	4603      	mov	r3, r0
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f000 f9e1 	bl	80061e8 <I2C_RequestMemoryWrite>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d005      	beq.n	8005e38 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e0a9      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2bff      	cmp	r3, #255	@ 0xff
 8005e40:	d90e      	bls.n	8005e60 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	22ff      	movs	r2, #255	@ 0xff
 8005e46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	8979      	ldrh	r1, [r7, #10]
 8005e50:	2300      	movs	r3, #0
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e58:	68f8      	ldr	r0, [r7, #12]
 8005e5a:	f000 fc55 	bl	8006708 <I2C_TransferConfig>
 8005e5e:	e00f      	b.n	8005e80 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e6e:	b2da      	uxtb	r2, r3
 8005e70:	8979      	ldrh	r1, [r7, #10]
 8005e72:	2300      	movs	r3, #0
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 fc44 	bl	8006708 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f000 fad4 	bl	8006432 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d001      	beq.n	8005e94 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e07b      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e98:	781a      	ldrb	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d034      	beq.n	8005f38 <HAL_I2C_Mem_Write+0x1c8>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d130      	bne.n	8005f38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005edc:	2200      	movs	r2, #0
 8005ede:	2180      	movs	r1, #128	@ 0x80
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f000 fa4d 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d001      	beq.n	8005ef0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e04d      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2bff      	cmp	r3, #255	@ 0xff
 8005ef8:	d90e      	bls.n	8005f18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	22ff      	movs	r2, #255	@ 0xff
 8005efe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	8979      	ldrh	r1, [r7, #10]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 fbf9 	bl	8006708 <I2C_TransferConfig>
 8005f16:	e00f      	b.n	8005f38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	8979      	ldrh	r1, [r7, #10]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 fbe8 	bl	8006708 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d19e      	bne.n	8005e80 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 faba 	bl	80064c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e01a      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6859      	ldr	r1, [r3, #4]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	4b0a      	ldr	r3, [pc, #40]	@ (8005f94 <HAL_I2C_Mem_Write+0x224>)
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2220      	movs	r2, #32
 8005f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f86:	2300      	movs	r3, #0
 8005f88:	e000      	b.n	8005f8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005f8a:	2302      	movs	r3, #2
  }
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3718      	adds	r7, #24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	fe00e800 	.word	0xfe00e800

08005f98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b088      	sub	sp, #32
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	817b      	strh	r3, [r7, #10]
 8005faa:	460b      	mov	r3, r1
 8005fac:	813b      	strh	r3, [r7, #8]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b20      	cmp	r3, #32
 8005fbc:	f040 80fd 	bne.w	80061ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <HAL_I2C_Mem_Read+0x34>
 8005fc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fd2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e0f1      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d101      	bne.n	8005fe6 <HAL_I2C_Mem_Read+0x4e>
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	e0ea      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fee:	f7fe fcdd 	bl	80049ac <HAL_GetTick>
 8005ff2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	2319      	movs	r3, #25
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f000 f9bd 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e0d5      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2222      	movs	r2, #34	@ 0x22
 8006014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2240      	movs	r2, #64	@ 0x40
 800601c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6a3a      	ldr	r2, [r7, #32]
 800602a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006030:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006038:	88f8      	ldrh	r0, [r7, #6]
 800603a:	893a      	ldrh	r2, [r7, #8]
 800603c:	8979      	ldrh	r1, [r7, #10]
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	9301      	str	r3, [sp, #4]
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	9300      	str	r3, [sp, #0]
 8006046:	4603      	mov	r3, r0
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 f921 	bl	8006290 <I2C_RequestMemoryRead>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d005      	beq.n	8006060 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e0ad      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006064:	b29b      	uxth	r3, r3
 8006066:	2bff      	cmp	r3, #255	@ 0xff
 8006068:	d90e      	bls.n	8006088 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2201      	movs	r2, #1
 800606e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006074:	b2da      	uxtb	r2, r3
 8006076:	8979      	ldrh	r1, [r7, #10]
 8006078:	4b52      	ldr	r3, [pc, #328]	@ (80061c4 <HAL_I2C_Mem_Read+0x22c>)
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f000 fb41 	bl	8006708 <I2C_TransferConfig>
 8006086:	e00f      	b.n	80060a8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006096:	b2da      	uxtb	r2, r3
 8006098:	8979      	ldrh	r1, [r7, #10]
 800609a:	4b4a      	ldr	r3, [pc, #296]	@ (80061c4 <HAL_I2C_Mem_Read+0x22c>)
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fb30 	bl	8006708 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ae:	2200      	movs	r2, #0
 80060b0:	2104      	movs	r1, #4
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f000 f964 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e07c      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	b2d2      	uxtb	r2, r2
 80060ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d034      	beq.n	8006168 <HAL_I2C_Mem_Read+0x1d0>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006102:	2b00      	cmp	r3, #0
 8006104:	d130      	bne.n	8006168 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610c:	2200      	movs	r2, #0
 800610e:	2180      	movs	r1, #128	@ 0x80
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 f935 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e04d      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006124:	b29b      	uxth	r3, r3
 8006126:	2bff      	cmp	r3, #255	@ 0xff
 8006128:	d90e      	bls.n	8006148 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006134:	b2da      	uxtb	r2, r3
 8006136:	8979      	ldrh	r1, [r7, #10]
 8006138:	2300      	movs	r3, #0
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 fae1 	bl	8006708 <I2C_TransferConfig>
 8006146:	e00f      	b.n	8006168 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800614c:	b29a      	uxth	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006156:	b2da      	uxtb	r2, r3
 8006158:	8979      	ldrh	r1, [r7, #10]
 800615a:	2300      	movs	r3, #0
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006162:	68f8      	ldr	r0, [r7, #12]
 8006164:	f000 fad0 	bl	8006708 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d19a      	bne.n	80060a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 f9a2 	bl	80064c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e01a      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2220      	movs	r2, #32
 800618c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6859      	ldr	r1, [r3, #4]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	4b0b      	ldr	r3, [pc, #44]	@ (80061c8 <HAL_I2C_Mem_Read+0x230>)
 800619a:	400b      	ands	r3, r1
 800619c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	e000      	b.n	80061bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80061ba:	2302      	movs	r3, #2
  }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3718      	adds	r7, #24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	80002400 	.word	0x80002400
 80061c8:	fe00e800 	.word	0xfe00e800

080061cc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061da:	b2db      	uxtb	r3, r3
}
 80061dc:	4618      	mov	r0, r3
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af02      	add	r7, sp, #8
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	4608      	mov	r0, r1
 80061f2:	4611      	mov	r1, r2
 80061f4:	461a      	mov	r2, r3
 80061f6:	4603      	mov	r3, r0
 80061f8:	817b      	strh	r3, [r7, #10]
 80061fa:	460b      	mov	r3, r1
 80061fc:	813b      	strh	r3, [r7, #8]
 80061fe:	4613      	mov	r3, r2
 8006200:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006202:	88fb      	ldrh	r3, [r7, #6]
 8006204:	b2da      	uxtb	r2, r3
 8006206:	8979      	ldrh	r1, [r7, #10]
 8006208:	4b20      	ldr	r3, [pc, #128]	@ (800628c <I2C_RequestMemoryWrite+0xa4>)
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 fa79 	bl	8006708 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006216:	69fa      	ldr	r2, [r7, #28]
 8006218:	69b9      	ldr	r1, [r7, #24]
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 f909 	bl	8006432 <I2C_WaitOnTXISFlagUntilTimeout>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e02c      	b.n	8006284 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800622a:	88fb      	ldrh	r3, [r7, #6]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d105      	bne.n	800623c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006230:	893b      	ldrh	r3, [r7, #8]
 8006232:	b2da      	uxtb	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28
 800623a:	e015      	b.n	8006268 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800623c:	893b      	ldrh	r3, [r7, #8]
 800623e:	0a1b      	lsrs	r3, r3, #8
 8006240:	b29b      	uxth	r3, r3
 8006242:	b2da      	uxtb	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800624a:	69fa      	ldr	r2, [r7, #28]
 800624c:	69b9      	ldr	r1, [r7, #24]
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 f8ef 	bl	8006432 <I2C_WaitOnTXISFlagUntilTimeout>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e012      	b.n	8006284 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800625e:	893b      	ldrh	r3, [r7, #8]
 8006260:	b2da      	uxtb	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	2200      	movs	r2, #0
 8006270:	2180      	movs	r1, #128	@ 0x80
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f884 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e000      	b.n	8006284 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	80002000 	.word	0x80002000

08006290 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af02      	add	r7, sp, #8
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	4608      	mov	r0, r1
 800629a:	4611      	mov	r1, r2
 800629c:	461a      	mov	r2, r3
 800629e:	4603      	mov	r3, r0
 80062a0:	817b      	strh	r3, [r7, #10]
 80062a2:	460b      	mov	r3, r1
 80062a4:	813b      	strh	r3, [r7, #8]
 80062a6:	4613      	mov	r3, r2
 80062a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80062aa:	88fb      	ldrh	r3, [r7, #6]
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	8979      	ldrh	r1, [r7, #10]
 80062b0:	4b20      	ldr	r3, [pc, #128]	@ (8006334 <I2C_RequestMemoryRead+0xa4>)
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	2300      	movs	r3, #0
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fa26 	bl	8006708 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062bc:	69fa      	ldr	r2, [r7, #28]
 80062be:	69b9      	ldr	r1, [r7, #24]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f000 f8b6 	bl	8006432 <I2C_WaitOnTXISFlagUntilTimeout>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d001      	beq.n	80062d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e02c      	b.n	800632a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062d0:	88fb      	ldrh	r3, [r7, #6]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d105      	bne.n	80062e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062d6:	893b      	ldrh	r3, [r7, #8]
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	629a      	str	r2, [r3, #40]	@ 0x28
 80062e0:	e015      	b.n	800630e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062e2:	893b      	ldrh	r3, [r7, #8]
 80062e4:	0a1b      	lsrs	r3, r3, #8
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062f0:	69fa      	ldr	r2, [r7, #28]
 80062f2:	69b9      	ldr	r1, [r7, #24]
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 f89c 	bl	8006432 <I2C_WaitOnTXISFlagUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e012      	b.n	800632a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006304:	893b      	ldrh	r3, [r7, #8]
 8006306:	b2da      	uxtb	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	9300      	str	r3, [sp, #0]
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2200      	movs	r2, #0
 8006316:	2140      	movs	r1, #64	@ 0x40
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f000 f831 	bl	8006380 <I2C_WaitOnFlagUntilTimeout>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e000      	b.n	800632a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	80002000 	.word	0x80002000

08006338 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b02      	cmp	r3, #2
 800634c:	d103      	bne.n	8006356 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2200      	movs	r2, #0
 8006354:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b01      	cmp	r3, #1
 8006362:	d007      	beq.n	8006374 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	699a      	ldr	r2, [r3, #24]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	619a      	str	r2, [r3, #24]
  }
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	603b      	str	r3, [r7, #0]
 800638c:	4613      	mov	r3, r2
 800638e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006390:	e03b      	b.n	800640a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	6839      	ldr	r1, [r7, #0]
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 f8d6 	bl	8006548 <I2C_IsErrorOccurred>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e041      	b.n	800642a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ac:	d02d      	beq.n	800640a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063ae:	f7fe fafd 	bl	80049ac <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d302      	bcc.n	80063c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d122      	bne.n	800640a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	4013      	ands	r3, r2
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	bf0c      	ite	eq
 80063d4:	2301      	moveq	r3, #1
 80063d6:	2300      	movne	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	79fb      	ldrb	r3, [r7, #7]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d113      	bne.n	800640a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e6:	f043 0220 	orr.w	r2, r3, #32
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e00f      	b.n	800642a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699a      	ldr	r2, [r3, #24]
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	4013      	ands	r3, r2
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	429a      	cmp	r2, r3
 8006418:	bf0c      	ite	eq
 800641a:	2301      	moveq	r3, #1
 800641c:	2300      	movne	r3, #0
 800641e:	b2db      	uxtb	r3, r3
 8006420:	461a      	mov	r2, r3
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	429a      	cmp	r2, r3
 8006426:	d0b4      	beq.n	8006392 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800643e:	e033      	b.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	68b9      	ldr	r1, [r7, #8]
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f87f 	bl	8006548 <I2C_IsErrorOccurred>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e031      	b.n	80064b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d025      	beq.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645c:	f7fe faa6 	bl	80049ac <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d11a      	bne.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b02      	cmp	r3, #2
 800647e:	d013      	beq.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006484:	f043 0220 	orr.w	r2, r3, #32
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e007      	b.n	80064b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d1c4      	bne.n	8006440 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3710      	adds	r7, #16
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064cc:	e02f      	b.n	800652e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	68f8      	ldr	r0, [r7, #12]
 80064d4:	f000 f838 	bl	8006548 <I2C_IsErrorOccurred>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e02d      	b.n	800653e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064e2:	f7fe fa63 	bl	80049ac <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d302      	bcc.n	80064f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d11a      	bne.n	800652e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b20      	cmp	r3, #32
 8006504:	d013      	beq.n	800652e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2220      	movs	r2, #32
 8006516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e007      	b.n	800653e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	f003 0320 	and.w	r3, r3, #32
 8006538:	2b20      	cmp	r3, #32
 800653a:	d1c8      	bne.n	80064ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
	...

08006548 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b08a      	sub	sp, #40	@ 0x28
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006554:	2300      	movs	r3, #0
 8006556:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006562:	2300      	movs	r3, #0
 8006564:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	f003 0310 	and.w	r3, r3, #16
 8006570:	2b00      	cmp	r3, #0
 8006572:	d068      	beq.n	8006646 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2210      	movs	r2, #16
 800657a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800657c:	e049      	b.n	8006612 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006584:	d045      	beq.n	8006612 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006586:	f7fe fa11 	bl	80049ac <HAL_GetTick>
 800658a:	4602      	mov	r2, r0
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	1ad3      	subs	r3, r2, r3
 8006590:	68ba      	ldr	r2, [r7, #8]
 8006592:	429a      	cmp	r2, r3
 8006594:	d302      	bcc.n	800659c <I2C_IsErrorOccurred+0x54>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d13a      	bne.n	8006612 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065be:	d121      	bne.n	8006604 <I2C_IsErrorOccurred+0xbc>
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065c6:	d01d      	beq.n	8006604 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065c8:	7cfb      	ldrb	r3, [r7, #19]
 80065ca:	2b20      	cmp	r3, #32
 80065cc:	d01a      	beq.n	8006604 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065de:	f7fe f9e5 	bl	80049ac <HAL_GetTick>
 80065e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065e4:	e00e      	b.n	8006604 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065e6:	f7fe f9e1 	bl	80049ac <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b19      	cmp	r3, #25
 80065f2:	d907      	bls.n	8006604 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	f043 0320 	orr.w	r3, r3, #32
 80065fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006602:	e006      	b.n	8006612 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b20      	cmp	r3, #32
 8006610:	d1e9      	bne.n	80065e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	f003 0320 	and.w	r3, r3, #32
 800661c:	2b20      	cmp	r3, #32
 800661e:	d003      	beq.n	8006628 <I2C_IsErrorOccurred+0xe0>
 8006620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0aa      	beq.n	800657e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006628:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800662c:	2b00      	cmp	r3, #0
 800662e:	d103      	bne.n	8006638 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2220      	movs	r2, #32
 8006636:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006638:	6a3b      	ldr	r3, [r7, #32]
 800663a:	f043 0304 	orr.w	r3, r3, #4
 800663e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00b      	beq.n	8006670 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006658:	6a3b      	ldr	r3, [r7, #32]
 800665a:	f043 0301 	orr.w	r3, r3, #1
 800665e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006668:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00b      	beq.n	8006692 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	f043 0308 	orr.w	r3, r3, #8
 8006680:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800668a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00b      	beq.n	80066b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800669c:	6a3b      	ldr	r3, [r7, #32]
 800669e:	f043 0302 	orr.w	r3, r3, #2
 80066a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80066b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d01c      	beq.n	80066f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f7ff fe3b 	bl	8006338 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6859      	ldr	r1, [r3, #4]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <I2C_IsErrorOccurred+0x1bc>)
 80066ce:	400b      	ands	r3, r1
 80066d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066d6:	6a3b      	ldr	r3, [r7, #32]
 80066d8:	431a      	orrs	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3728      	adds	r7, #40	@ 0x28
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	fe00e800 	.word	0xfe00e800

08006708 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006708:	b480      	push	{r7}
 800670a:	b087      	sub	sp, #28
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	607b      	str	r3, [r7, #4]
 8006712:	460b      	mov	r3, r1
 8006714:	817b      	strh	r3, [r7, #10]
 8006716:	4613      	mov	r3, r2
 8006718:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800671a:	897b      	ldrh	r3, [r7, #10]
 800671c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006720:	7a7b      	ldrb	r3, [r7, #9]
 8006722:	041b      	lsls	r3, r3, #16
 8006724:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006728:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	4313      	orrs	r3, r2
 8006732:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006736:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	685a      	ldr	r2, [r3, #4]
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	0d5b      	lsrs	r3, r3, #21
 8006742:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006746:	4b08      	ldr	r3, [pc, #32]	@ (8006768 <I2C_TransferConfig+0x60>)
 8006748:	430b      	orrs	r3, r1
 800674a:	43db      	mvns	r3, r3
 800674c:	ea02 0103 	and.w	r1, r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	430a      	orrs	r2, r1
 8006758:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800675a:	bf00      	nop
 800675c:	371c      	adds	r7, #28
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	03ff63ff 	.word	0x03ff63ff

0800676c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006772:	2300      	movs	r3, #0
 8006774:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006776:	4b23      	ldr	r3, [pc, #140]	@ (8006804 <HAL_PWREx_EnableOverDrive+0x98>)
 8006778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800677a:	4a22      	ldr	r2, [pc, #136]	@ (8006804 <HAL_PWREx_EnableOverDrive+0x98>)
 800677c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006780:	6413      	str	r3, [r2, #64]	@ 0x40
 8006782:	4b20      	ldr	r3, [pc, #128]	@ (8006804 <HAL_PWREx_EnableOverDrive+0x98>)
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800678a:	603b      	str	r3, [r7, #0]
 800678c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800678e:	4b1e      	ldr	r3, [pc, #120]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a1d      	ldr	r2, [pc, #116]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006798:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800679a:	f7fe f907 	bl	80049ac <HAL_GetTick>
 800679e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80067a0:	e009      	b.n	80067b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80067a2:	f7fe f903 	bl	80049ac <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067b0:	d901      	bls.n	80067b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e022      	b.n	80067fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80067b6:	4b14      	ldr	r3, [pc, #80]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067c2:	d1ee      	bne.n	80067a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80067c4:	4b10      	ldr	r3, [pc, #64]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a0f      	ldr	r2, [pc, #60]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067d0:	f7fe f8ec 	bl	80049ac <HAL_GetTick>
 80067d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80067d6:	e009      	b.n	80067ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80067d8:	f7fe f8e8 	bl	80049ac <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067e6:	d901      	bls.n	80067ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e007      	b.n	80067fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80067ec:	4b06      	ldr	r3, [pc, #24]	@ (8006808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067f8:	d1ee      	bne.n	80067d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	40023800 	.word	0x40023800
 8006808:	40007000 	.word	0x40007000

0800680c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006814:	2300      	movs	r3, #0
 8006816:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e291      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 8087 	beq.w	800693e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006830:	4b96      	ldr	r3, [pc, #600]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f003 030c 	and.w	r3, r3, #12
 8006838:	2b04      	cmp	r3, #4
 800683a:	d00c      	beq.n	8006856 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800683c:	4b93      	ldr	r3, [pc, #588]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f003 030c 	and.w	r3, r3, #12
 8006844:	2b08      	cmp	r3, #8
 8006846:	d112      	bne.n	800686e <HAL_RCC_OscConfig+0x62>
 8006848:	4b90      	ldr	r3, [pc, #576]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006850:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006854:	d10b      	bne.n	800686e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006856:	4b8d      	ldr	r3, [pc, #564]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d06c      	beq.n	800693c <HAL_RCC_OscConfig+0x130>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d168      	bne.n	800693c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e26b      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006876:	d106      	bne.n	8006886 <HAL_RCC_OscConfig+0x7a>
 8006878:	4b84      	ldr	r3, [pc, #528]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a83      	ldr	r2, [pc, #524]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800687e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	e02e      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10c      	bne.n	80068a8 <HAL_RCC_OscConfig+0x9c>
 800688e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a7e      	ldr	r2, [pc, #504]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	4b7c      	ldr	r3, [pc, #496]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a7b      	ldr	r2, [pc, #492]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068a4:	6013      	str	r3, [r2, #0]
 80068a6:	e01d      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068b0:	d10c      	bne.n	80068cc <HAL_RCC_OscConfig+0xc0>
 80068b2:	4b76      	ldr	r3, [pc, #472]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a75      	ldr	r2, [pc, #468]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	4b73      	ldr	r3, [pc, #460]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a72      	ldr	r2, [pc, #456]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	e00b      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 80068cc:	4b6f      	ldr	r3, [pc, #444]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a6e      	ldr	r2, [pc, #440]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068d6:	6013      	str	r3, [r2, #0]
 80068d8:	4b6c      	ldr	r3, [pc, #432]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a6b      	ldr	r2, [pc, #428]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80068de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d013      	beq.n	8006914 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fe f85e 	bl	80049ac <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068f4:	f7fe f85a 	bl	80049ac <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b64      	cmp	r3, #100	@ 0x64
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e21f      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006906:	4b61      	ldr	r3, [pc, #388]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f0      	beq.n	80068f4 <HAL_RCC_OscConfig+0xe8>
 8006912:	e014      	b.n	800693e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fe f84a 	bl	80049ac <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800691c:	f7fe f846 	bl	80049ac <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b64      	cmp	r3, #100	@ 0x64
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e20b      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800692e:	4b57      	ldr	r3, [pc, #348]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0x110>
 800693a:	e000      	b.n	800693e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800693c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d069      	beq.n	8006a1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800694a:	4b50      	ldr	r3, [pc, #320]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 030c 	and.w	r3, r3, #12
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00b      	beq.n	800696e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006956:	4b4d      	ldr	r3, [pc, #308]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 030c 	and.w	r3, r3, #12
 800695e:	2b08      	cmp	r3, #8
 8006960:	d11c      	bne.n	800699c <HAL_RCC_OscConfig+0x190>
 8006962:	4b4a      	ldr	r3, [pc, #296]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d116      	bne.n	800699c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800696e:	4b47      	ldr	r3, [pc, #284]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d005      	beq.n	8006986 <HAL_RCC_OscConfig+0x17a>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d001      	beq.n	8006986 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e1df      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006986:	4b41      	ldr	r3, [pc, #260]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	00db      	lsls	r3, r3, #3
 8006994:	493d      	ldr	r1, [pc, #244]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006996:	4313      	orrs	r3, r2
 8006998:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800699a:	e040      	b.n	8006a1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d023      	beq.n	80069ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069a4:	4b39      	ldr	r3, [pc, #228]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a38      	ldr	r2, [pc, #224]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069aa:	f043 0301 	orr.w	r3, r3, #1
 80069ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b0:	f7fd fffc 	bl	80049ac <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069b8:	f7fd fff8 	bl	80049ac <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e1bd      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069ca:	4b30      	ldr	r3, [pc, #192]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0f0      	beq.n	80069b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069d6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	4929      	ldr	r1, [pc, #164]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	600b      	str	r3, [r1, #0]
 80069ea:	e018      	b.n	8006a1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069ec:	4b27      	ldr	r3, [pc, #156]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a26      	ldr	r2, [pc, #152]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 80069f2:	f023 0301 	bic.w	r3, r3, #1
 80069f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f8:	f7fd ffd8 	bl	80049ac <HAL_GetTick>
 80069fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069fe:	e008      	b.n	8006a12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a00:	f7fd ffd4 	bl	80049ac <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d901      	bls.n	8006a12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e199      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a12:	4b1e      	ldr	r3, [pc, #120]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1f0      	bne.n	8006a00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d038      	beq.n	8006a9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d019      	beq.n	8006a66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a32:	4b16      	ldr	r3, [pc, #88]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a36:	4a15      	ldr	r2, [pc, #84]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a38:	f043 0301 	orr.w	r3, r3, #1
 8006a3c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a3e:	f7fd ffb5 	bl	80049ac <HAL_GetTick>
 8006a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a44:	e008      	b.n	8006a58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a46:	f7fd ffb1 	bl	80049ac <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	2b02      	cmp	r3, #2
 8006a52:	d901      	bls.n	8006a58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e176      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a58:	4b0c      	ldr	r3, [pc, #48]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a5c:	f003 0302 	and.w	r3, r3, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d0f0      	beq.n	8006a46 <HAL_RCC_OscConfig+0x23a>
 8006a64:	e01a      	b.n	8006a9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a66:	4b09      	ldr	r3, [pc, #36]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a6a:	4a08      	ldr	r2, [pc, #32]	@ (8006a8c <HAL_RCC_OscConfig+0x280>)
 8006a6c:	f023 0301 	bic.w	r3, r3, #1
 8006a70:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a72:	f7fd ff9b 	bl	80049ac <HAL_GetTick>
 8006a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a78:	e00a      	b.n	8006a90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a7a:	f7fd ff97 	bl	80049ac <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d903      	bls.n	8006a90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e15c      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
 8006a8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a90:	4b91      	ldr	r3, [pc, #580]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a94:	f003 0302 	and.w	r3, r3, #2
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1ee      	bne.n	8006a7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	f000 80a4 	beq.w	8006bf2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aaa:	4b8b      	ldr	r3, [pc, #556]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10d      	bne.n	8006ad2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ab6:	4b88      	ldr	r3, [pc, #544]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	4a87      	ldr	r2, [pc, #540]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ac2:	4b85      	ldr	r3, [pc, #532]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aca:	60bb      	str	r3, [r7, #8]
 8006acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ad2:	4b82      	ldr	r3, [pc, #520]	@ (8006cdc <HAL_RCC_OscConfig+0x4d0>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d118      	bne.n	8006b10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006ade:	4b7f      	ldr	r3, [pc, #508]	@ (8006cdc <HAL_RCC_OscConfig+0x4d0>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a7e      	ldr	r2, [pc, #504]	@ (8006cdc <HAL_RCC_OscConfig+0x4d0>)
 8006ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aea:	f7fd ff5f 	bl	80049ac <HAL_GetTick>
 8006aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006af0:	e008      	b.n	8006b04 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006af2:	f7fd ff5b 	bl	80049ac <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	2b64      	cmp	r3, #100	@ 0x64
 8006afe:	d901      	bls.n	8006b04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e120      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b04:	4b75      	ldr	r3, [pc, #468]	@ (8006cdc <HAL_RCC_OscConfig+0x4d0>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f0      	beq.n	8006af2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d106      	bne.n	8006b26 <HAL_RCC_OscConfig+0x31a>
 8006b18:	4b6f      	ldr	r3, [pc, #444]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b1c:	4a6e      	ldr	r2, [pc, #440]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b1e:	f043 0301 	orr.w	r3, r3, #1
 8006b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b24:	e02d      	b.n	8006b82 <HAL_RCC_OscConfig+0x376>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10c      	bne.n	8006b48 <HAL_RCC_OscConfig+0x33c>
 8006b2e:	4b6a      	ldr	r3, [pc, #424]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b32:	4a69      	ldr	r2, [pc, #420]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b3a:	4b67      	ldr	r3, [pc, #412]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b3e:	4a66      	ldr	r2, [pc, #408]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b40:	f023 0304 	bic.w	r3, r3, #4
 8006b44:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b46:	e01c      	b.n	8006b82 <HAL_RCC_OscConfig+0x376>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b05      	cmp	r3, #5
 8006b4e:	d10c      	bne.n	8006b6a <HAL_RCC_OscConfig+0x35e>
 8006b50:	4b61      	ldr	r3, [pc, #388]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b54:	4a60      	ldr	r2, [pc, #384]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b56:	f043 0304 	orr.w	r3, r3, #4
 8006b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b60:	4a5d      	ldr	r2, [pc, #372]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b62:	f043 0301 	orr.w	r3, r3, #1
 8006b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b68:	e00b      	b.n	8006b82 <HAL_RCC_OscConfig+0x376>
 8006b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b6e:	4a5a      	ldr	r2, [pc, #360]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b70:	f023 0301 	bic.w	r3, r3, #1
 8006b74:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b76:	4b58      	ldr	r3, [pc, #352]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b7a:	4a57      	ldr	r2, [pc, #348]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006b7c:	f023 0304 	bic.w	r3, r3, #4
 8006b80:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d015      	beq.n	8006bb6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b8a:	f7fd ff0f 	bl	80049ac <HAL_GetTick>
 8006b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b90:	e00a      	b.n	8006ba8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b92:	f7fd ff0b 	bl	80049ac <HAL_GetTick>
 8006b96:	4602      	mov	r2, r0
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d901      	bls.n	8006ba8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e0ce      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bac:	f003 0302 	and.w	r3, r3, #2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d0ee      	beq.n	8006b92 <HAL_RCC_OscConfig+0x386>
 8006bb4:	e014      	b.n	8006be0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bb6:	f7fd fef9 	bl	80049ac <HAL_GetTick>
 8006bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bbc:	e00a      	b.n	8006bd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bbe:	f7fd fef5 	bl	80049ac <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d901      	bls.n	8006bd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e0b8      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bd4:	4b40      	ldr	r3, [pc, #256]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1ee      	bne.n	8006bbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006be0:	7dfb      	ldrb	r3, [r7, #23]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d105      	bne.n	8006bf2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006be6:	4b3c      	ldr	r3, [pc, #240]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bea:	4a3b      	ldr	r2, [pc, #236]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006bec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bf0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 80a4 	beq.w	8006d44 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bfc:	4b36      	ldr	r3, [pc, #216]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 030c 	and.w	r3, r3, #12
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d06b      	beq.n	8006ce0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d149      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c10:	4b31      	ldr	r3, [pc, #196]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a30      	ldr	r2, [pc, #192]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c1c:	f7fd fec6 	bl	80049ac <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c22:	e008      	b.n	8006c36 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c24:	f7fd fec2 	bl	80049ac <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d901      	bls.n	8006c36 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e087      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c36:	4b28      	ldr	r3, [pc, #160]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1f0      	bne.n	8006c24 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	69da      	ldr	r2, [r3, #28]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c50:	019b      	lsls	r3, r3, #6
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c58:	085b      	lsrs	r3, r3, #1
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	041b      	lsls	r3, r3, #16
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c64:	061b      	lsls	r3, r3, #24
 8006c66:	4313      	orrs	r3, r2
 8006c68:	4a1b      	ldr	r2, [pc, #108]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c6a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c6e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c70:	4b19      	ldr	r3, [pc, #100]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a18      	ldr	r2, [pc, #96]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c7c:	f7fd fe96 	bl	80049ac <HAL_GetTick>
 8006c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c82:	e008      	b.n	8006c96 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c84:	f7fd fe92 	bl	80049ac <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d901      	bls.n	8006c96 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e057      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c96:	4b10      	ldr	r3, [pc, #64]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d0f0      	beq.n	8006c84 <HAL_RCC_OscConfig+0x478>
 8006ca2:	e04f      	b.n	8006d44 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006caa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb0:	f7fd fe7c 	bl	80049ac <HAL_GetTick>
 8006cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cb6:	e008      	b.n	8006cca <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cb8:	f7fd fe78 	bl	80049ac <HAL_GetTick>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d901      	bls.n	8006cca <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e03d      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cca:	4b03      	ldr	r3, [pc, #12]	@ (8006cd8 <HAL_RCC_OscConfig+0x4cc>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f0      	bne.n	8006cb8 <HAL_RCC_OscConfig+0x4ac>
 8006cd6:	e035      	b.n	8006d44 <HAL_RCC_OscConfig+0x538>
 8006cd8:	40023800 	.word	0x40023800
 8006cdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d50 <HAL_RCC_OscConfig+0x544>)
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d028      	beq.n	8006d40 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d121      	bne.n	8006d40 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d11a      	bne.n	8006d40 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006d10:	4013      	ands	r3, r2
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d16:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d111      	bne.n	8006d40 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d26:	085b      	lsrs	r3, r3, #1
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d107      	bne.n	8006d40 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d001      	beq.n	8006d44 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3718      	adds	r7, #24
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	40023800 	.word	0x40023800

08006d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e0d0      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d6c:	4b6a      	ldr	r3, [pc, #424]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d910      	bls.n	8006d9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d7a:	4b67      	ldr	r3, [pc, #412]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f023 020f 	bic.w	r2, r3, #15
 8006d82:	4965      	ldr	r1, [pc, #404]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d8a:	4b63      	ldr	r3, [pc, #396]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	683a      	ldr	r2, [r7, #0]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d001      	beq.n	8006d9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e0b8      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0302 	and.w	r3, r3, #2
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d020      	beq.n	8006dea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0304 	and.w	r3, r3, #4
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d005      	beq.n	8006dc0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006db4:	4b59      	ldr	r3, [pc, #356]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	4a58      	ldr	r2, [pc, #352]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006dba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006dbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0308 	and.w	r3, r3, #8
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d005      	beq.n	8006dd8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dcc:	4b53      	ldr	r3, [pc, #332]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	4a52      	ldr	r2, [pc, #328]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006dd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006dd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006dd8:	4b50      	ldr	r3, [pc, #320]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	494d      	ldr	r1, [pc, #308]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d040      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d107      	bne.n	8006e0e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dfe:	4b47      	ldr	r3, [pc, #284]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d115      	bne.n	8006e36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e07f      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d107      	bne.n	8006e26 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e16:	4b41      	ldr	r3, [pc, #260]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d109      	bne.n	8006e36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e073      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e26:	4b3d      	ldr	r3, [pc, #244]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e06b      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e36:	4b39      	ldr	r3, [pc, #228]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f023 0203 	bic.w	r2, r3, #3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	4936      	ldr	r1, [pc, #216]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e48:	f7fd fdb0 	bl	80049ac <HAL_GetTick>
 8006e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e4e:	e00a      	b.n	8006e66 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e50:	f7fd fdac 	bl	80049ac <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d901      	bls.n	8006e66 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e053      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e66:	4b2d      	ldr	r3, [pc, #180]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 020c 	and.w	r2, r3, #12
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d1eb      	bne.n	8006e50 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e78:	4b27      	ldr	r3, [pc, #156]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 030f 	and.w	r3, r3, #15
 8006e80:	683a      	ldr	r2, [r7, #0]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d210      	bcs.n	8006ea8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e86:	4b24      	ldr	r3, [pc, #144]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f023 020f 	bic.w	r2, r3, #15
 8006e8e:	4922      	ldr	r1, [pc, #136]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e96:	4b20      	ldr	r3, [pc, #128]	@ (8006f18 <HAL_RCC_ClockConfig+0x1c4>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 030f 	and.w	r3, r3, #15
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d001      	beq.n	8006ea8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e032      	b.n	8006f0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0304 	and.w	r3, r3, #4
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d008      	beq.n	8006ec6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006eb4:	4b19      	ldr	r3, [pc, #100]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	4916      	ldr	r1, [pc, #88]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0308 	and.w	r3, r3, #8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d009      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ed2:	4b12      	ldr	r3, [pc, #72]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	490e      	ldr	r1, [pc, #56]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006ee6:	f000 f821 	bl	8006f2c <HAL_RCC_GetSysClockFreq>
 8006eea:	4602      	mov	r2, r0
 8006eec:	4b0b      	ldr	r3, [pc, #44]	@ (8006f1c <HAL_RCC_ClockConfig+0x1c8>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	091b      	lsrs	r3, r3, #4
 8006ef2:	f003 030f 	and.w	r3, r3, #15
 8006ef6:	490a      	ldr	r1, [pc, #40]	@ (8006f20 <HAL_RCC_ClockConfig+0x1cc>)
 8006ef8:	5ccb      	ldrb	r3, [r1, r3]
 8006efa:	fa22 f303 	lsr.w	r3, r2, r3
 8006efe:	4a09      	ldr	r2, [pc, #36]	@ (8006f24 <HAL_RCC_ClockConfig+0x1d0>)
 8006f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006f02:	4b09      	ldr	r3, [pc, #36]	@ (8006f28 <HAL_RCC_ClockConfig+0x1d4>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fd fd0c 	bl	8004924 <HAL_InitTick>

  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	40023c00 	.word	0x40023c00
 8006f1c:	40023800 	.word	0x40023800
 8006f20:	0800bf9c 	.word	0x0800bf9c
 8006f24:	20000000 	.word	0x20000000
 8006f28:	20000048 	.word	0x20000048

08006f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f30:	b090      	sub	sp, #64	@ 0x40
 8006f32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006f34:	2300      	movs	r3, #0
 8006f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f38:	2300      	movs	r3, #0
 8006f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006f40:	2300      	movs	r3, #0
 8006f42:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f44:	4b59      	ldr	r3, [pc, #356]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f003 030c 	and.w	r3, r3, #12
 8006f4c:	2b08      	cmp	r3, #8
 8006f4e:	d00d      	beq.n	8006f6c <HAL_RCC_GetSysClockFreq+0x40>
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	f200 80a1 	bhi.w	8007098 <HAL_RCC_GetSysClockFreq+0x16c>
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d002      	beq.n	8006f60 <HAL_RCC_GetSysClockFreq+0x34>
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d003      	beq.n	8006f66 <HAL_RCC_GetSysClockFreq+0x3a>
 8006f5e:	e09b      	b.n	8007098 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f60:	4b53      	ldr	r3, [pc, #332]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006f62:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f64:	e09b      	b.n	800709e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f66:	4b53      	ldr	r3, [pc, #332]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f68:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f6a:	e098      	b.n	800709e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f6c:	4b4f      	ldr	r3, [pc, #316]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f74:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006f76:	4b4d      	ldr	r3, [pc, #308]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d028      	beq.n	8006fd4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f82:	4b4a      	ldr	r3, [pc, #296]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	099b      	lsrs	r3, r3, #6
 8006f88:	2200      	movs	r2, #0
 8006f8a:	623b      	str	r3, [r7, #32]
 8006f8c:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006f94:	2100      	movs	r1, #0
 8006f96:	4b47      	ldr	r3, [pc, #284]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f98:	fb03 f201 	mul.w	r2, r3, r1
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	fb00 f303 	mul.w	r3, r0, r3
 8006fa2:	4413      	add	r3, r2
 8006fa4:	4a43      	ldr	r2, [pc, #268]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006fa6:	fba0 1202 	umull	r1, r2, r0, r2
 8006faa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fac:	460a      	mov	r2, r1
 8006fae:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006fb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fb2:	4413      	add	r3, r2
 8006fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb8:	2200      	movs	r2, #0
 8006fba:	61bb      	str	r3, [r7, #24]
 8006fbc:	61fa      	str	r2, [r7, #28]
 8006fbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fc2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006fc6:	f7f9 fe0f 	bl	8000be8 <__aeabi_uldivmod>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	460b      	mov	r3, r1
 8006fce:	4613      	mov	r3, r2
 8006fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd2:	e053      	b.n	800707c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd4:	4b35      	ldr	r3, [pc, #212]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	099b      	lsrs	r3, r3, #6
 8006fda:	2200      	movs	r2, #0
 8006fdc:	613b      	str	r3, [r7, #16]
 8006fde:	617a      	str	r2, [r7, #20]
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006fe6:	f04f 0b00 	mov.w	fp, #0
 8006fea:	4652      	mov	r2, sl
 8006fec:	465b      	mov	r3, fp
 8006fee:	f04f 0000 	mov.w	r0, #0
 8006ff2:	f04f 0100 	mov.w	r1, #0
 8006ff6:	0159      	lsls	r1, r3, #5
 8006ff8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ffc:	0150      	lsls	r0, r2, #5
 8006ffe:	4602      	mov	r2, r0
 8007000:	460b      	mov	r3, r1
 8007002:	ebb2 080a 	subs.w	r8, r2, sl
 8007006:	eb63 090b 	sbc.w	r9, r3, fp
 800700a:	f04f 0200 	mov.w	r2, #0
 800700e:	f04f 0300 	mov.w	r3, #0
 8007012:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007016:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800701a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800701e:	ebb2 0408 	subs.w	r4, r2, r8
 8007022:	eb63 0509 	sbc.w	r5, r3, r9
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	f04f 0300 	mov.w	r3, #0
 800702e:	00eb      	lsls	r3, r5, #3
 8007030:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007034:	00e2      	lsls	r2, r4, #3
 8007036:	4614      	mov	r4, r2
 8007038:	461d      	mov	r5, r3
 800703a:	eb14 030a 	adds.w	r3, r4, sl
 800703e:	603b      	str	r3, [r7, #0]
 8007040:	eb45 030b 	adc.w	r3, r5, fp
 8007044:	607b      	str	r3, [r7, #4]
 8007046:	f04f 0200 	mov.w	r2, #0
 800704a:	f04f 0300 	mov.w	r3, #0
 800704e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007052:	4629      	mov	r1, r5
 8007054:	028b      	lsls	r3, r1, #10
 8007056:	4621      	mov	r1, r4
 8007058:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800705c:	4621      	mov	r1, r4
 800705e:	028a      	lsls	r2, r1, #10
 8007060:	4610      	mov	r0, r2
 8007062:	4619      	mov	r1, r3
 8007064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007066:	2200      	movs	r2, #0
 8007068:	60bb      	str	r3, [r7, #8]
 800706a:	60fa      	str	r2, [r7, #12]
 800706c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007070:	f7f9 fdba 	bl	8000be8 <__aeabi_uldivmod>
 8007074:	4602      	mov	r2, r0
 8007076:	460b      	mov	r3, r1
 8007078:	4613      	mov	r3, r2
 800707a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800707c:	4b0b      	ldr	r3, [pc, #44]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x180>)
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	0c1b      	lsrs	r3, r3, #16
 8007082:	f003 0303 	and.w	r3, r3, #3
 8007086:	3301      	adds	r3, #1
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800708c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800708e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007090:	fbb2 f3f3 	udiv	r3, r2, r3
 8007094:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007096:	e002      	b.n	800709e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007098:	4b05      	ldr	r3, [pc, #20]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800709a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800709c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800709e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3740      	adds	r7, #64	@ 0x40
 80070a4:	46bd      	mov	sp, r7
 80070a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070aa:	bf00      	nop
 80070ac:	40023800 	.word	0x40023800
 80070b0:	00f42400 	.word	0x00f42400
 80070b4:	017d7840 	.word	0x017d7840

080070b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070b8:	b480      	push	{r7}
 80070ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070bc:	4b03      	ldr	r3, [pc, #12]	@ (80070cc <HAL_RCC_GetHCLKFreq+0x14>)
 80070be:	681b      	ldr	r3, [r3, #0]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	20000000 	.word	0x20000000

080070d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070d4:	f7ff fff0 	bl	80070b8 <HAL_RCC_GetHCLKFreq>
 80070d8:	4602      	mov	r2, r0
 80070da:	4b05      	ldr	r3, [pc, #20]	@ (80070f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	0a9b      	lsrs	r3, r3, #10
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	4903      	ldr	r1, [pc, #12]	@ (80070f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070e6:	5ccb      	ldrb	r3, [r1, r3]
 80070e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	40023800 	.word	0x40023800
 80070f4:	0800bfac 	.word	0x0800bfac

080070f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80070fc:	f7ff ffdc 	bl	80070b8 <HAL_RCC_GetHCLKFreq>
 8007100:	4602      	mov	r2, r0
 8007102:	4b05      	ldr	r3, [pc, #20]	@ (8007118 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	0b5b      	lsrs	r3, r3, #13
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	4903      	ldr	r1, [pc, #12]	@ (800711c <HAL_RCC_GetPCLK2Freq+0x24>)
 800710e:	5ccb      	ldrb	r3, [r1, r3]
 8007110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007114:	4618      	mov	r0, r3
 8007116:	bd80      	pop	{r7, pc}
 8007118:	40023800 	.word	0x40023800
 800711c:	0800bfac 	.word	0x0800bfac

08007120 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b088      	sub	sp, #32
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007128:	2300      	movs	r3, #0
 800712a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800712c:	2300      	movs	r3, #0
 800712e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007130:	2300      	movs	r3, #0
 8007132:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007134:	2300      	movs	r3, #0
 8007136:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007138:	2300      	movs	r3, #0
 800713a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0301 	and.w	r3, r3, #1
 8007144:	2b00      	cmp	r3, #0
 8007146:	d012      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007148:	4b69      	ldr	r3, [pc, #420]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	4a68      	ldr	r2, [pc, #416]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800714e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007152:	6093      	str	r3, [r2, #8]
 8007154:	4b66      	ldr	r3, [pc, #408]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007156:	689a      	ldr	r2, [r3, #8]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800715c:	4964      	ldr	r1, [pc, #400]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800715e:	4313      	orrs	r3, r2
 8007160:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800716a:	2301      	movs	r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d017      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800717a:	4b5d      	ldr	r3, [pc, #372]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800717c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007180:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007188:	4959      	ldr	r1, [pc, #356]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800718a:	4313      	orrs	r3, r2
 800718c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007198:	d101      	bne.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800719a:	2301      	movs	r3, #1
 800719c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80071a6:	2301      	movs	r3, #1
 80071a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d017      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80071b6:	4b4e      	ldr	r3, [pc, #312]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c4:	494a      	ldr	r1, [pc, #296]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071d4:	d101      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80071d6:	2301      	movs	r3, #1
 80071d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80071e2:	2301      	movs	r3, #1
 80071e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d001      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80071f2:	2301      	movs	r3, #1
 80071f4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0320 	and.w	r3, r3, #32
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 808b 	beq.w	800731a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007204:	4b3a      	ldr	r3, [pc, #232]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007208:	4a39      	ldr	r2, [pc, #228]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800720a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800720e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007210:	4b37      	ldr	r3, [pc, #220]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007218:	60bb      	str	r3, [r7, #8]
 800721a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800721c:	4b35      	ldr	r3, [pc, #212]	@ (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a34      	ldr	r2, [pc, #208]	@ (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007226:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007228:	f7fd fbc0 	bl	80049ac <HAL_GetTick>
 800722c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800722e:	e008      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007230:	f7fd fbbc 	bl	80049ac <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	2b64      	cmp	r3, #100	@ 0x64
 800723c:	d901      	bls.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e357      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007242:	4b2c      	ldr	r3, [pc, #176]	@ (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800724a:	2b00      	cmp	r3, #0
 800724c:	d0f0      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800724e:	4b28      	ldr	r3, [pc, #160]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007256:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d035      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	d02e      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800726c:	4b20      	ldr	r3, [pc, #128]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800726e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007274:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007276:	4b1e      	ldr	r3, [pc, #120]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800727a:	4a1d      	ldr	r2, [pc, #116]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800727c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007280:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007282:	4b1b      	ldr	r3, [pc, #108]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007286:	4a1a      	ldr	r2, [pc, #104]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800728c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800728e:	4a18      	ldr	r2, [pc, #96]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007294:	4b16      	ldr	r3, [pc, #88]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007298:	f003 0301 	and.w	r3, r3, #1
 800729c:	2b01      	cmp	r3, #1
 800729e:	d114      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a0:	f7fd fb84 	bl	80049ac <HAL_GetTick>
 80072a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072a6:	e00a      	b.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072a8:	f7fd fb80 	bl	80049ac <HAL_GetTick>
 80072ac:	4602      	mov	r2, r0
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	1ad3      	subs	r3, r2, r3
 80072b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d901      	bls.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e319      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072be:	4b0c      	ldr	r3, [pc, #48]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0ee      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072d6:	d111      	bne.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80072d8:	4b05      	ldr	r3, [pc, #20]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80072e4:	4b04      	ldr	r3, [pc, #16]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80072e6:	400b      	ands	r3, r1
 80072e8:	4901      	ldr	r1, [pc, #4]	@ (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	608b      	str	r3, [r1, #8]
 80072ee:	e00b      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80072f0:	40023800 	.word	0x40023800
 80072f4:	40007000 	.word	0x40007000
 80072f8:	0ffffcff 	.word	0x0ffffcff
 80072fc:	4baa      	ldr	r3, [pc, #680]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	4aa9      	ldr	r2, [pc, #676]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007302:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007306:	6093      	str	r3, [r2, #8]
 8007308:	4ba7      	ldr	r3, [pc, #668]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800730a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007314:	49a4      	ldr	r1, [pc, #656]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007316:	4313      	orrs	r3, r2
 8007318:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0310 	and.w	r3, r3, #16
 8007322:	2b00      	cmp	r3, #0
 8007324:	d010      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007326:	4ba0      	ldr	r3, [pc, #640]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800732c:	4a9e      	ldr	r2, [pc, #632]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800732e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007332:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007336:	4b9c      	ldr	r3, [pc, #624]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007338:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007340:	4999      	ldr	r1, [pc, #612]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007342:	4313      	orrs	r3, r2
 8007344:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00a      	beq.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007354:	4b94      	ldr	r3, [pc, #592]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800735a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007362:	4991      	ldr	r1, [pc, #580]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007364:	4313      	orrs	r3, r2
 8007366:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00a      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007376:	4b8c      	ldr	r3, [pc, #560]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800737c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007384:	4988      	ldr	r1, [pc, #544]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007386:	4313      	orrs	r3, r2
 8007388:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00a      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007398:	4b83      	ldr	r3, [pc, #524]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800739a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a6:	4980      	ldr	r1, [pc, #512]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00a      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80073ba:	4b7b      	ldr	r3, [pc, #492]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073c8:	4977      	ldr	r1, [pc, #476]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00a      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073dc:	4b72      	ldr	r3, [pc, #456]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e2:	f023 0203 	bic.w	r2, r3, #3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ea:	496f      	ldr	r1, [pc, #444]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00a      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073fe:	4b6a      	ldr	r3, [pc, #424]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007404:	f023 020c 	bic.w	r2, r3, #12
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800740c:	4966      	ldr	r1, [pc, #408]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800740e:	4313      	orrs	r3, r2
 8007410:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00a      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007420:	4b61      	ldr	r3, [pc, #388]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007426:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800742e:	495e      	ldr	r1, [pc, #376]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007430:	4313      	orrs	r3, r2
 8007432:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00a      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007442:	4b59      	ldr	r3, [pc, #356]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007448:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007450:	4955      	ldr	r1, [pc, #340]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007452:	4313      	orrs	r3, r2
 8007454:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00a      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007464:	4b50      	ldr	r3, [pc, #320]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007472:	494d      	ldr	r1, [pc, #308]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007474:	4313      	orrs	r3, r2
 8007476:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00a      	beq.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007486:	4b48      	ldr	r3, [pc, #288]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800748c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007494:	4944      	ldr	r1, [pc, #272]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007496:	4313      	orrs	r3, r2
 8007498:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d00a      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80074a8:	4b3f      	ldr	r3, [pc, #252]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074b6:	493c      	ldr	r1, [pc, #240]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80074ca:	4b37      	ldr	r3, [pc, #220]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074d8:	4933      	ldr	r1, [pc, #204]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074da:	4313      	orrs	r3, r2
 80074dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d00a      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80074ec:	4b2e      	ldr	r3, [pc, #184]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074f2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80074fa:	492b      	ldr	r1, [pc, #172]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d011      	beq.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800750e:	4b26      	ldr	r3, [pc, #152]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007514:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800751c:	4922      	ldr	r1, [pc, #136]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800751e:	4313      	orrs	r3, r2
 8007520:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800752c:	d101      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800752e:	2301      	movs	r3, #1
 8007530:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0308 	and.w	r3, r3, #8
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800753e:	2301      	movs	r3, #1
 8007540:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00a      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800754e:	4b16      	ldr	r3, [pc, #88]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007554:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800755c:	4912      	ldr	r1, [pc, #72]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800755e:	4313      	orrs	r3, r2
 8007560:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00b      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007570:	4b0d      	ldr	r3, [pc, #52]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007576:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007580:	4909      	ldr	r1, [pc, #36]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007582:	4313      	orrs	r3, r2
 8007584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	2b01      	cmp	r3, #1
 800758c:	d006      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 80d9 	beq.w	800774e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800759c:	4b02      	ldr	r3, [pc, #8]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a01      	ldr	r2, [pc, #4]	@ (80075a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80075a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075a6:	e001      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80075a8:	40023800 	.word	0x40023800
 80075ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ae:	f7fd f9fd 	bl	80049ac <HAL_GetTick>
 80075b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075b4:	e008      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075b6:	f7fd f9f9 	bl	80049ac <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b64      	cmp	r3, #100	@ 0x64
 80075c2:	d901      	bls.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e194      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075c8:	4b6c      	ldr	r3, [pc, #432]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1f0      	bne.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0301 	and.w	r3, r3, #1
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d021      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d11d      	bne.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80075e8:	4b64      	ldr	r3, [pc, #400]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ee:	0c1b      	lsrs	r3, r3, #16
 80075f0:	f003 0303 	and.w	r3, r3, #3
 80075f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075f6:	4b61      	ldr	r3, [pc, #388]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075fc:	0e1b      	lsrs	r3, r3, #24
 80075fe:	f003 030f 	and.w	r3, r3, #15
 8007602:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	019a      	lsls	r2, r3, #6
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	041b      	lsls	r3, r3, #16
 800760e:	431a      	orrs	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	061b      	lsls	r3, r3, #24
 8007614:	431a      	orrs	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	071b      	lsls	r3, r3, #28
 800761c:	4957      	ldr	r1, [pc, #348]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800761e:	4313      	orrs	r3, r2
 8007620:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800762c:	2b00      	cmp	r3, #0
 800762e:	d004      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007634:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007638:	d00a      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007642:	2b00      	cmp	r3, #0
 8007644:	d02e      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800764a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800764e:	d129      	bne.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007650:	4b4a      	ldr	r3, [pc, #296]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007652:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007656:	0c1b      	lsrs	r3, r3, #16
 8007658:	f003 0303 	and.w	r3, r3, #3
 800765c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800765e:	4b47      	ldr	r3, [pc, #284]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007664:	0f1b      	lsrs	r3, r3, #28
 8007666:	f003 0307 	and.w	r3, r3, #7
 800766a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	019a      	lsls	r2, r3, #6
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	041b      	lsls	r3, r3, #16
 8007676:	431a      	orrs	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	061b      	lsls	r3, r3, #24
 800767e:	431a      	orrs	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	071b      	lsls	r3, r3, #28
 8007684:	493d      	ldr	r1, [pc, #244]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007686:	4313      	orrs	r3, r2
 8007688:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800768c:	4b3b      	ldr	r3, [pc, #236]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800768e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007692:	f023 021f 	bic.w	r2, r3, #31
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769a:	3b01      	subs	r3, #1
 800769c:	4937      	ldr	r1, [pc, #220]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d01d      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80076b0:	4b32      	ldr	r3, [pc, #200]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80076b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076b6:	0e1b      	lsrs	r3, r3, #24
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80076be:	4b2f      	ldr	r3, [pc, #188]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80076c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076c4:	0f1b      	lsrs	r3, r3, #28
 80076c6:	f003 0307 	and.w	r3, r3, #7
 80076ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	019a      	lsls	r2, r3, #6
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	041b      	lsls	r3, r3, #16
 80076d8:	431a      	orrs	r2, r3
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	061b      	lsls	r3, r3, #24
 80076de:	431a      	orrs	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	071b      	lsls	r3, r3, #28
 80076e4:	4925      	ldr	r1, [pc, #148]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80076e6:	4313      	orrs	r3, r2
 80076e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d011      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	019a      	lsls	r2, r3, #6
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	041b      	lsls	r3, r3, #16
 8007704:	431a      	orrs	r2, r3
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	061b      	lsls	r3, r3, #24
 800770c:	431a      	orrs	r2, r3
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	071b      	lsls	r3, r3, #28
 8007714:	4919      	ldr	r1, [pc, #100]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007716:	4313      	orrs	r3, r2
 8007718:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800771c:	4b17      	ldr	r3, [pc, #92]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a16      	ldr	r2, [pc, #88]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007722:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007726:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007728:	f7fd f940 	bl	80049ac <HAL_GetTick>
 800772c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800772e:	e008      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007730:	f7fd f93c 	bl	80049ac <HAL_GetTick>
 8007734:	4602      	mov	r2, r0
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	2b64      	cmp	r3, #100	@ 0x64
 800773c:	d901      	bls.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800773e:	2303      	movs	r3, #3
 8007740:	e0d7      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007742:	4b0e      	ldr	r3, [pc, #56]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0f0      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	2b01      	cmp	r3, #1
 8007752:	f040 80cd 	bne.w	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007756:	4b09      	ldr	r3, [pc, #36]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a08      	ldr	r2, [pc, #32]	@ (800777c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800775c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007760:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007762:	f7fd f923 	bl	80049ac <HAL_GetTick>
 8007766:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007768:	e00a      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800776a:	f7fd f91f 	bl	80049ac <HAL_GetTick>
 800776e:	4602      	mov	r2, r0
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b64      	cmp	r3, #100	@ 0x64
 8007776:	d903      	bls.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e0ba      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800777c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007780:	4b5e      	ldr	r3, [pc, #376]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007788:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800778c:	d0ed      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d003      	beq.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d009      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d02e      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d12a      	bne.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80077b6:	4b51      	ldr	r3, [pc, #324]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077bc:	0c1b      	lsrs	r3, r3, #16
 80077be:	f003 0303 	and.w	r3, r3, #3
 80077c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80077c4:	4b4d      	ldr	r3, [pc, #308]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ca:	0f1b      	lsrs	r3, r3, #28
 80077cc:	f003 0307 	and.w	r3, r3, #7
 80077d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	019a      	lsls	r2, r3, #6
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	041b      	lsls	r3, r3, #16
 80077dc:	431a      	orrs	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	061b      	lsls	r3, r3, #24
 80077e4:	431a      	orrs	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	071b      	lsls	r3, r3, #28
 80077ea:	4944      	ldr	r1, [pc, #272]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80077f2:	4b42      	ldr	r3, [pc, #264]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077f8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007800:	3b01      	subs	r3, #1
 8007802:	021b      	lsls	r3, r3, #8
 8007804:	493d      	ldr	r1, [pc, #244]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007806:	4313      	orrs	r3, r2
 8007808:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d022      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800781c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007820:	d11d      	bne.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007822:	4b36      	ldr	r3, [pc, #216]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007828:	0e1b      	lsrs	r3, r3, #24
 800782a:	f003 030f 	and.w	r3, r3, #15
 800782e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007830:	4b32      	ldr	r3, [pc, #200]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007836:	0f1b      	lsrs	r3, r3, #28
 8007838:	f003 0307 	and.w	r3, r3, #7
 800783c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	019a      	lsls	r2, r3, #6
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a1b      	ldr	r3, [r3, #32]
 8007848:	041b      	lsls	r3, r3, #16
 800784a:	431a      	orrs	r2, r3
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	061b      	lsls	r3, r3, #24
 8007850:	431a      	orrs	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	071b      	lsls	r3, r3, #28
 8007856:	4929      	ldr	r1, [pc, #164]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007858:	4313      	orrs	r3, r2
 800785a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0308 	and.w	r3, r3, #8
 8007866:	2b00      	cmp	r3, #0
 8007868:	d028      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800786a:	4b24      	ldr	r3, [pc, #144]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800786c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007870:	0e1b      	lsrs	r3, r3, #24
 8007872:	f003 030f 	and.w	r3, r3, #15
 8007876:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007878:	4b20      	ldr	r3, [pc, #128]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800787a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800787e:	0c1b      	lsrs	r3, r3, #16
 8007880:	f003 0303 	and.w	r3, r3, #3
 8007884:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	019a      	lsls	r2, r3, #6
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	041b      	lsls	r3, r3, #16
 8007890:	431a      	orrs	r2, r3
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	061b      	lsls	r3, r3, #24
 8007896:	431a      	orrs	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	69db      	ldr	r3, [r3, #28]
 800789c:	071b      	lsls	r3, r3, #28
 800789e:	4917      	ldr	r1, [pc, #92]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078a0:	4313      	orrs	r3, r2
 80078a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80078a6:	4b15      	ldr	r3, [pc, #84]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b4:	4911      	ldr	r1, [pc, #68]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80078bc:	4b0f      	ldr	r3, [pc, #60]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a0e      	ldr	r2, [pc, #56]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c8:	f7fd f870 	bl	80049ac <HAL_GetTick>
 80078cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80078ce:	e008      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80078d0:	f7fd f86c 	bl	80049ac <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b64      	cmp	r3, #100	@ 0x64
 80078dc:	d901      	bls.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e007      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80078e2:	4b06      	ldr	r3, [pc, #24]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078ee:	d1ef      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3720      	adds	r7, #32
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	40023800 	.word	0x40023800

08007900 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a80      	ldr	r2, [pc, #512]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 8007910:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007912:	4b80      	ldr	r3, [pc, #512]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007914:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007918:	099b      	lsrs	r3, r3, #6
 800791a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007922:	4b7c      	ldr	r3, [pc, #496]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007928:	0c1b      	lsrs	r3, r3, #16
 800792a:	f003 0203 	and.w	r2, r3, #3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007932:	4b78      	ldr	r3, [pc, #480]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007934:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007938:	0e1b      	lsrs	r3, r3, #24
 800793a:	f003 020f 	and.w	r2, r3, #15
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007942:	4b74      	ldr	r3, [pc, #464]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007948:	0f1b      	lsrs	r3, r3, #28
 800794a:	f003 0207 	and.w	r2, r3, #7
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8007952:	4b70      	ldr	r3, [pc, #448]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007958:	099b      	lsrs	r3, r3, #6
 800795a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007962:	4b6c      	ldr	r3, [pc, #432]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007968:	0c1b      	lsrs	r3, r3, #16
 800796a:	f003 0203 	and.w	r2, r3, #3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007972:	4b68      	ldr	r3, [pc, #416]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007978:	0e1b      	lsrs	r3, r3, #24
 800797a:	f003 020f 	and.w	r2, r3, #15
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007982:	4b64      	ldr	r3, [pc, #400]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007988:	0f1b      	lsrs	r3, r3, #28
 800798a:	f003 0207 	and.w	r2, r3, #7
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 8007992:	4b60      	ldr	r3, [pc, #384]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007994:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007998:	f003 021f 	and.w	r2, r3, #31
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 80079a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079a6:	0a1b      	lsrs	r3, r3, #8
 80079a8:	f003 021f 	and.w	r2, r3, #31
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 80079b0:	4b58      	ldr	r3, [pc, #352]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079b6:	0c1b      	lsrs	r3, r3, #16
 80079b8:	f003 0203 	and.w	r2, r3, #3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 80079c0:	4b54      	ldr	r3, [pc, #336]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079c6:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 80079ce:	4b51      	ldr	r3, [pc, #324]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079d4:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 80079dc:	4b4d      	ldr	r3, [pc, #308]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 80079e8:	4b4a      	ldr	r3, [pc, #296]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 80079f6:	4b47      	ldr	r3, [pc, #284]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80079f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fc:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 8007a04:	4b43      	ldr	r3, [pc, #268]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a0a:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 8007a12:	4b40      	ldr	r3, [pc, #256]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a18:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8007a20:	4b3c      	ldr	r3, [pc, #240]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a26:	f003 0203 	and.w	r2, r3, #3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 8007a2e:	4b39      	ldr	r3, [pc, #228]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a34:	f003 020c 	and.w	r2, r3, #12
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8007a3c:	4b35      	ldr	r3, [pc, #212]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a42:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8007a4a:	4b32      	ldr	r3, [pc, #200]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a50:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 8007a58:	4b2e      	ldr	r3, [pc, #184]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5e:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 8007a66:	4b2b      	ldr	r3, [pc, #172]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a6c:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 8007a74:	4b27      	ldr	r3, [pc, #156]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7a:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 8007a82:	4b24      	ldr	r3, [pc, #144]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a88:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007a90:	4b20      	ldr	r3, [pc, #128]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a96:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 8007a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aa4:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8007aac:	4b19      	ldr	r3, [pc, #100]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab2:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007aba:	4b16      	ldr	r3, [pc, #88]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007aca:	4b12      	ldr	r3, [pc, #72]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007ad2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 8007ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d103      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8007af8:	e003      	b.n	8007b02 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007b00:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8007b02:	bf00      	nop
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	00fffff1 	.word	0x00fffff1
 8007b14:	40023800 	.word	0x40023800

08007b18 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b087      	sub	sp, #28
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8007b24:	2300      	movs	r3, #0
 8007b26:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b36:	f040 808d 	bne.w	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007b3a:	4b93      	ldr	r3, [pc, #588]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b40:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007b48:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b50:	d07c      	beq.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b58:	d87b      	bhi.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b66:	d039      	beq.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007b68:	e073      	b.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007b6a:	4b87      	ldr	r3, [pc, #540]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d108      	bne.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007b76:	4b84      	ldr	r3, [pc, #528]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b7e:	4a83      	ldr	r2, [pc, #524]	@ (8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b84:	613b      	str	r3, [r7, #16]
 8007b86:	e007      	b.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007b88:	4b7f      	ldr	r3, [pc, #508]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b90:	4a7f      	ldr	r2, [pc, #508]	@ (8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b96:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007b98:	4b7b      	ldr	r3, [pc, #492]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b9e:	0e1b      	lsrs	r3, r3, #24
 8007ba0:	f003 030f 	and.w	r3, r3, #15
 8007ba4:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007ba6:	4b78      	ldr	r3, [pc, #480]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bac:	099b      	lsrs	r3, r3, #6
 8007bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	fb03 f202 	mul.w	r2, r3, r2
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bbe:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8007bc0:	4b71      	ldr	r3, [pc, #452]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bc6:	0a1b      	lsrs	r3, r3, #8
 8007bc8:	f003 031f 	and.w	r3, r3, #31
 8007bcc:	3301      	adds	r3, #1
 8007bce:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bd8:	617b      	str	r3, [r7, #20]
        break;
 8007bda:	e03b      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007bdc:	4b6a      	ldr	r3, [pc, #424]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d108      	bne.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007be8:	4b67      	ldr	r3, [pc, #412]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bf0:	4a66      	ldr	r2, [pc, #408]	@ (8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bf6:	613b      	str	r3, [r7, #16]
 8007bf8:	e007      	b.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007bfa:	4b63      	ldr	r3, [pc, #396]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c02:	4a63      	ldr	r2, [pc, #396]	@ (8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c08:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007c0a:	4b5f      	ldr	r3, [pc, #380]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c10:	0e1b      	lsrs	r3, r3, #24
 8007c12:	f003 030f 	and.w	r3, r3, #15
 8007c16:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007c18:	4b5b      	ldr	r3, [pc, #364]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c1e:	099b      	lsrs	r3, r3, #6
 8007c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c24:	693a      	ldr	r2, [r7, #16]
 8007c26:	fb03 f202 	mul.w	r2, r3, r2
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c30:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8007c32:	4b55      	ldr	r3, [pc, #340]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c38:	f003 031f 	and.w	r3, r3, #31
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c48:	617b      	str	r3, [r7, #20]
        break;
 8007c4a:	e003      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007c4c:	4b51      	ldr	r3, [pc, #324]	@ (8007d94 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007c4e:	617b      	str	r3, [r7, #20]
        break;
 8007c50:	e000      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8007c52:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c5a:	f040 808d 	bne.w	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c64:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007c6c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c74:	d07c      	beq.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c7c:	d87b      	bhi.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d004      	beq.n	8007c8e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c8a:	d039      	beq.n	8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007c8c:	e073      	b.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d108      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007c9a:	4b3b      	ldr	r3, [pc, #236]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ca2:	4a3a      	ldr	r2, [pc, #232]	@ (8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ca8:	613b      	str	r3, [r7, #16]
 8007caa:	e007      	b.n	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007cac:	4b36      	ldr	r3, [pc, #216]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cb4:	4a36      	ldr	r2, [pc, #216]	@ (8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cba:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007cbc:	4b32      	ldr	r3, [pc, #200]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cc2:	0e1b      	lsrs	r3, r3, #24
 8007cc4:	f003 030f 	and.w	r3, r3, #15
 8007cc8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007cca:	4b2f      	ldr	r3, [pc, #188]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd0:	099b      	lsrs	r3, r3, #6
 8007cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	fb03 f202 	mul.w	r2, r3, r2
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ce2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8007ce4:	4b28      	ldr	r3, [pc, #160]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cea:	0a1b      	lsrs	r3, r3, #8
 8007cec:	f003 031f 	and.w	r3, r3, #31
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cfc:	617b      	str	r3, [r7, #20]
        break;
 8007cfe:	e03b      	b.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007d00:	4b21      	ldr	r3, [pc, #132]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d108      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d14:	4a1d      	ldr	r2, [pc, #116]	@ (8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1a:	613b      	str	r3, [r7, #16]
 8007d1c:	e007      	b.n	8007d2e <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d26:	4a1a      	ldr	r2, [pc, #104]	@ (8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007d2e:	4b16      	ldr	r3, [pc, #88]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d34:	0e1b      	lsrs	r3, r3, #24
 8007d36:	f003 030f 	and.w	r3, r3, #15
 8007d3a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007d3c:	4b12      	ldr	r3, [pc, #72]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d42:	099b      	lsrs	r3, r3, #6
 8007d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d48:	693a      	ldr	r2, [r7, #16]
 8007d4a:	fb03 f202 	mul.w	r2, r3, r2
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d54:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8007d56:	4b0c      	ldr	r3, [pc, #48]	@ (8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d5c:	f003 031f 	and.w	r3, r3, #31
 8007d60:	3301      	adds	r3, #1
 8007d62:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d6c:	617b      	str	r3, [r7, #20]
        break;
 8007d6e:	e003      	b.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007d70:	4b08      	ldr	r3, [pc, #32]	@ (8007d94 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007d72:	617b      	str	r3, [r7, #20]
        break;
 8007d74:	e000      	b.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8007d76:	bf00      	nop
      }
    }
  }

  return frequency;
 8007d78:	697b      	ldr	r3, [r7, #20]
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	371c      	adds	r7, #28
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	40023800 	.word	0x40023800
 8007d8c:	00f42400 	.word	0x00f42400
 8007d90:	017d7840 	.word	0x017d7840
 8007d94:	00bb8000 	.word	0x00bb8000

08007d98 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b088      	sub	sp, #32
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8007da0:	2300      	movs	r3, #0
 8007da2:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8007da8:	2300      	movs	r3, #0
 8007daa:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d101      	bne.n	8007db6 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e156      	b.n	8008064 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d106      	bne.n	8007dd0 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7f9 fe96 	bl	8001afc <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 fb85 	bl	80084e8 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d00c      	beq.n	8007e00 <HAL_SAI_Init+0x68>
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	d80d      	bhi.n	8007e06 <HAL_SAI_Init+0x6e>
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d002      	beq.n	8007df4 <HAL_SAI_Init+0x5c>
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d003      	beq.n	8007dfa <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8007df2:	e008      	b.n	8007e06 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8007df4:	2300      	movs	r3, #0
 8007df6:	61fb      	str	r3, [r7, #28]
      break;
 8007df8:	e006      	b.n	8007e08 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007dfa:	2310      	movs	r3, #16
 8007dfc:	61fb      	str	r3, [r7, #28]
      break;
 8007dfe:	e003      	b.n	8007e08 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007e00:	2320      	movs	r3, #32
 8007e02:	61fb      	str	r3, [r7, #28]
      break;
 8007e04:	e000      	b.n	8007e08 <HAL_SAI_Init+0x70>
      break;
 8007e06:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	2b03      	cmp	r3, #3
 8007e0e:	d81e      	bhi.n	8007e4e <HAL_SAI_Init+0xb6>
 8007e10:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <HAL_SAI_Init+0x80>)
 8007e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e16:	bf00      	nop
 8007e18:	08007e29 	.word	0x08007e29
 8007e1c:	08007e2f 	.word	0x08007e2f
 8007e20:	08007e37 	.word	0x08007e37
 8007e24:	08007e3f 	.word	0x08007e3f
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	617b      	str	r3, [r7, #20]
    }
    break;
 8007e2c:	e010      	b.n	8007e50 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007e2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e32:	617b      	str	r3, [r7, #20]
    }
    break;
 8007e34:	e00c      	b.n	8007e50 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007e36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e3a:	617b      	str	r3, [r7, #20]
    }
    break;
 8007e3c:	e008      	b.n	8007e50 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007e3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e42:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	f043 0301 	orr.w	r3, r3, #1
 8007e4a:	61fb      	str	r3, [r7, #28]
    }
    break;
 8007e4c:	e000      	b.n	8007e50 <HAL_SAI_Init+0xb8>
    default:
      break;
 8007e4e:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a85      	ldr	r2, [pc, #532]	@ (800806c <HAL_SAI_Init+0x2d4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d004      	beq.n	8007e64 <HAL_SAI_Init+0xcc>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a84      	ldr	r2, [pc, #528]	@ (8008070 <HAL_SAI_Init+0x2d8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d103      	bne.n	8007e6c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8007e64:	4a83      	ldr	r2, [pc, #524]	@ (8008074 <HAL_SAI_Init+0x2dc>)
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	6013      	str	r3, [r2, #0]
 8007e6a:	e002      	b.n	8007e72 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007e6c:	4a82      	ldr	r2, [pc, #520]	@ (8008078 <HAL_SAI_Init+0x2e0>)
 8007e6e:	69fb      	ldr	r3, [r7, #28]
 8007e70:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d04c      	beq.n	8007f14 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a7a      	ldr	r2, [pc, #488]	@ (800806c <HAL_SAI_Init+0x2d4>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d004      	beq.n	8007e92 <HAL_SAI_Init+0xfa>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a78      	ldr	r2, [pc, #480]	@ (8008070 <HAL_SAI_Init+0x2d8>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d104      	bne.n	8007e9c <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007e92:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007e96:	f7ff fe3f 	bl	8007b18 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e9a:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a76      	ldr	r2, [pc, #472]	@ (800807c <HAL_SAI_Init+0x2e4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d004      	beq.n	8007eb0 <HAL_SAI_Init+0x118>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a75      	ldr	r2, [pc, #468]	@ (8008080 <HAL_SAI_Init+0x2e8>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d104      	bne.n	8007eba <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007eb0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007eb4:	f7ff fe30 	bl	8007b18 <HAL_RCCEx_GetPeriphCLKFreq>
 8007eb8:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007eba:	693a      	ldr	r2, [r7, #16]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	005b      	lsls	r3, r3, #1
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	69db      	ldr	r3, [r3, #28]
 8007eca:	025b      	lsls	r3, r3, #9
 8007ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed0:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4a6b      	ldr	r2, [pc, #428]	@ (8008084 <HAL_SAI_Init+0x2ec>)
 8007ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eda:	08da      	lsrs	r2, r3, #3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8007ee0:	68f9      	ldr	r1, [r7, #12]
 8007ee2:	4b68      	ldr	r3, [pc, #416]	@ (8008084 <HAL_SAI_Init+0x2ec>)
 8007ee4:	fba3 2301 	umull	r2, r3, r3, r1
 8007ee8:	08da      	lsrs	r2, r3, #3
 8007eea:	4613      	mov	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4413      	add	r3, r2
 8007ef0:	005b      	lsls	r3, r3, #1
 8007ef2:	1aca      	subs	r2, r1, r3
 8007ef4:	2a08      	cmp	r2, #8
 8007ef6:	d904      	bls.n	8007f02 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a1b      	ldr	r3, [r3, #32]
 8007efc:	1c5a      	adds	r2, r3, #1
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f06:	2b04      	cmp	r3, #4
 8007f08:	d104      	bne.n	8007f14 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6a1b      	ldr	r3, [r3, #32]
 8007f0e:	085a      	lsrs	r2, r3, #1
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d003      	beq.n	8007f24 <HAL_SAI_Init+0x18c>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d109      	bne.n	8007f38 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_SAI_Init+0x198>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	e001      	b.n	8007f34 <HAL_SAI_Init+0x19c>
 8007f30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f34:	61bb      	str	r3, [r7, #24]
 8007f36:	e008      	b.n	8007f4a <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d102      	bne.n	8007f46 <HAL_SAI_Init+0x1ae>
 8007f40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f44:	e000      	b.n	8007f48 <HAL_SAI_Init+0x1b0>
 8007f46:	2300      	movs	r3, #0
 8007f48:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	6819      	ldr	r1, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	4b4c      	ldr	r3, [pc, #304]	@ (8008088 <HAL_SAI_Init+0x2f0>)
 8007f56:	400b      	ands	r3, r1
 8007f58:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	6819      	ldr	r1, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	685a      	ldr	r2, [r3, #4]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f68:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007f6e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f74:	431a      	orrs	r2, r3
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8007f82:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007f8e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6a1b      	ldr	r3, [r3, #32]
 8007f94:	051b      	lsls	r3, r3, #20
 8007f96:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	430a      	orrs	r2, r1
 8007f9e:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6859      	ldr	r1, [r3, #4]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	4b38      	ldr	r3, [pc, #224]	@ (800808c <HAL_SAI_Init+0x2f4>)
 8007fac:	400b      	ands	r3, r1
 8007fae:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	6859      	ldr	r1, [r3, #4]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	699a      	ldr	r2, [r3, #24]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fbe:	431a      	orrs	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc4:	431a      	orrs	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	430a      	orrs	r2, r1
 8007fcc:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6899      	ldr	r1, [r3, #8]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8008090 <HAL_SAI_Init+0x2f8>)
 8007fda:	400b      	ands	r3, r1
 8007fdc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6899      	ldr	r1, [r3, #8]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe8:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8007fee:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8007ff4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8007ffa:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008000:	3b01      	subs	r3, #1
 8008002:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008004:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68d9      	ldr	r1, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800801c:	400b      	ands	r3, r1
 800801e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68d9      	ldr	r1, [r3, #12]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800802e:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008034:	041b      	lsls	r3, r3, #16
 8008036:	431a      	orrs	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800803c:	3b01      	subs	r3, #1
 800803e:	021b      	lsls	r3, r3, #8
 8008040:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	430a      	orrs	r2, r1
 8008048:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3720      	adds	r7, #32
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	40015804 	.word	0x40015804
 8008070:	40015824 	.word	0x40015824
 8008074:	40015800 	.word	0x40015800
 8008078:	40015c00 	.word	0x40015c00
 800807c:	40015c04 	.word	0x40015c04
 8008080:	40015c24 	.word	0x40015c24
 8008084:	cccccccd 	.word	0xcccccccd
 8008088:	ff05c010 	.word	0xff05c010
 800808c:	ffff1ff0 	.word	0xffff1ff0
 8008090:	fff88000 	.word	0xfff88000

08008094 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d101      	bne.n	80080a6 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e027      	b.n	80080f6 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2202      	movs	r2, #2
 80080aa:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2200      	movs	r2, #0
 80080b4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f04f 32ff 	mov.w	r2, #4294967295
 80080be:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 fa11 	bl	80084e8 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f042 0208 	orr.w	r2, r2, #8
 80080d4:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f7f9 fdec 	bl	8001cb4 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b084      	sub	sp, #16
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008106:	2300      	movs	r3, #0
 8008108:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008110:	2b01      	cmp	r3, #1
 8008112:	d101      	bne.n	8008118 <HAL_SAI_DMAStop+0x1a>
 8008114:	2302      	movs	r3, #2
 8008116:	e061      	b.n	80081dc <HAL_SAI_DMAStop+0xde>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f000 f9e1 	bl	80084e8 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008134:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d01c      	beq.n	8008178 <HAL_SAI_DMAStop+0x7a>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b12      	cmp	r3, #18
 8008148:	d116      	bne.n	8008178 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800814e:	4618      	mov	r0, r3
 8008150:	f7fc ff52 	bl	8004ff8 <HAL_DMA_Abort>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00e      	beq.n	8008178 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800815e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008160:	2b80      	cmp	r3, #128	@ 0x80
 8008162:	d009      	beq.n	8008178 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800816e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800817c:	2b00      	cmp	r3, #0
 800817e:	d01c      	beq.n	80081ba <HAL_SAI_DMAStop+0xbc>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008186:	b2db      	uxtb	r3, r3
 8008188:	2b22      	cmp	r3, #34	@ 0x22
 800818a:	d116      	bne.n	80081ba <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008190:	4618      	mov	r0, r3
 8008192:	f7fc ff31 	bl	8004ff8 <HAL_DMA_Abort>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00e      	beq.n	80081ba <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081a2:	2b80      	cmp	r3, #128	@ 0x80
 80081a4:	d009      	beq.n	80081ba <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	685a      	ldr	r2, [r3, #4]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f042 0208 	orr.w	r2, r2, #8
 80081c8:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 80081da:	7bfb      	ldrb	r3, [r7, #15]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b086      	sub	sp, #24
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	60b9      	str	r1, [r7, #8]
 80081ee:	4613      	mov	r3, r2
 80081f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80081f2:	f7fc fbdb 	bl	80049ac <HAL_GetTick>
 80081f6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d002      	beq.n	8008204 <HAL_SAI_Transmit_DMA+0x20>
 80081fe:	88fb      	ldrh	r3, [r7, #6]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d101      	bne.n	8008208 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	e093      	b.n	8008330 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800820e:	b2db      	uxtb	r3, r3
 8008210:	2b01      	cmp	r3, #1
 8008212:	f040 808c 	bne.w	800832e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800821c:	2b01      	cmp	r3, #1
 800821e:	d101      	bne.n	8008224 <HAL_SAI_Transmit_DMA+0x40>
 8008220:	2302      	movs	r3, #2
 8008222:	e085      	b.n	8008330 <HAL_SAI_Transmit_DMA+0x14c>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	88fa      	ldrh	r2, [r7, #6]
 8008236:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	88fa      	ldrh	r2, [r7, #6]
 800823e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2212      	movs	r2, #18
 800824e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008256:	4a38      	ldr	r2, [pc, #224]	@ (8008338 <HAL_SAI_Transmit_DMA+0x154>)
 8008258:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800825e:	4a37      	ldr	r2, [pc, #220]	@ (800833c <HAL_SAI_Transmit_DMA+0x158>)
 8008260:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008266:	4a36      	ldr	r2, [pc, #216]	@ (8008340 <HAL_SAI_Transmit_DMA+0x15c>)
 8008268:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800826e:	2200      	movs	r2, #0
 8008270:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800827a:	4619      	mov	r1, r3
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	331c      	adds	r3, #28
 8008282:	461a      	mov	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800828a:	f7fc fe55 	bl	8004f38 <HAL_DMA_Start_IT>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d005      	beq.n	80082a0 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e047      	b.n	8008330 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80082a0:	2100      	movs	r1, #0
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f000 f8ea 	bl	800847c <SAI_InterruptFlag>
 80082a8:	4601      	mov	r1, r0
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	691a      	ldr	r2, [r3, #16]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	430a      	orrs	r2, r1
 80082b6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80082c6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80082c8:	e015      	b.n	80082f6 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80082ca:	f7fc fb6f 	bl	80049ac <HAL_GetTick>
 80082ce:	4602      	mov	r2, r0
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	1ad3      	subs	r3, r2, r3
 80082d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082d8:	d90d      	bls.n	80082f6 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e01c      	b.n	8008330 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	695b      	ldr	r3, [r3, #20]
 80082fc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d0e2      	beq.n	80082ca <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d107      	bne.n	8008322 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008320:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	e000      	b.n	8008330 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800832e:	2302      	movs	r3, #2
  }
}
 8008330:	4618      	mov	r0, r3
 8008332:	3718      	adds	r7, #24
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}
 8008338:	080085b9 	.word	0x080085b9
 800833c:	08008559 	.word	0x08008559
 8008340:	08008651 	.word	0x08008651

08008344 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	4613      	mov	r3, r2
 8008350:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <HAL_SAI_Receive_DMA+0x1a>
 8008358:	88fb      	ldrh	r3, [r7, #6]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e074      	b.n	800844c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b01      	cmp	r3, #1
 800836c:	d16d      	bne.n	800844a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_SAI_Receive_DMA+0x38>
 8008378:	2302      	movs	r3, #2
 800837a:	e067      	b.n	800844c <HAL_SAI_Receive_DMA+0x108>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	88fa      	ldrh	r2, [r7, #6]
 800838e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	88fa      	ldrh	r2, [r7, #6]
 8008396:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2222      	movs	r2, #34	@ 0x22
 80083a6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083ae:	4a29      	ldr	r2, [pc, #164]	@ (8008454 <HAL_SAI_Receive_DMA+0x110>)
 80083b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083b6:	4a28      	ldr	r2, [pc, #160]	@ (8008458 <HAL_SAI_Receive_DMA+0x114>)
 80083b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083be:	4a27      	ldr	r2, [pc, #156]	@ (800845c <HAL_SAI_Receive_DMA+0x118>)
 80083c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c6:	2200      	movs	r2, #0
 80083c8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	331c      	adds	r3, #28
 80083d4:	4619      	mov	r1, r3
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083da:	461a      	mov	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80083e2:	f7fc fda9 	bl	8004f38 <HAL_DMA_Start_IT>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d005      	beq.n	80083f8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e029      	b.n	800844c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80083f8:	2100      	movs	r1, #0
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	f000 f83e 	bl	800847c <SAI_InterruptFlag>
 8008400:	4601      	mov	r1, r0
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	691a      	ldr	r2, [r3, #16]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800841e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d107      	bne.n	800843e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800843c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	e000      	b.n	800844c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800844a:	2302      	movs	r3, #2
  }
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	08008635 	.word	0x08008635
 8008458:	080085d5 	.word	0x080085d5
 800845c:	08008651 	.word	0x08008651

08008460 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  return hsai->State;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800846e:	b2db      	uxtb	r3, r3
}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8008486:	2301      	movs	r3, #1
 8008488:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d103      	bne.n	8008498 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f043 0308 	orr.w	r3, r3, #8
 8008496:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849c:	2b08      	cmp	r3, #8
 800849e:	d10b      	bne.n	80084b8 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80084a4:	2b03      	cmp	r3, #3
 80084a6:	d003      	beq.n	80084b0 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d103      	bne.n	80084b8 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f043 0310 	orr.w	r3, r3, #16
 80084b6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	2b03      	cmp	r3, #3
 80084be:	d003      	beq.n	80084c8 <SAI_InterruptFlag+0x4c>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d104      	bne.n	80084d2 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	e003      	b.n	80084da <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f043 0304 	orr.w	r3, r3, #4
 80084d8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80084da:	68fb      	ldr	r3, [r7, #12]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 80084f0:	4b17      	ldr	r3, [pc, #92]	@ (8008550 <SAI_Disable+0x68>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a17      	ldr	r2, [pc, #92]	@ (8008554 <SAI_Disable+0x6c>)
 80084f6:	fba2 2303 	umull	r2, r3, r2, r3
 80084fa:	0b1b      	lsrs	r3, r3, #12
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008512:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	1e5a      	subs	r2, r3, #1
 8008518:	60fa      	str	r2, [r7, #12]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10a      	bne.n	8008534 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008524:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	72fb      	strb	r3, [r7, #11]
      break;
 8008532:	e006      	b.n	8008542 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1e8      	bne.n	8008514 <SAI_Disable+0x2c>

  return status;
 8008542:	7afb      	ldrb	r3, [r7, #11]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	20000000 	.word	0x20000000
 8008554:	95cbec1b 	.word	0x95cbec1b

08008558 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008564:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	69db      	ldr	r3, [r3, #28]
 800856a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800856e:	d01c      	beq.n	80085aa <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008586:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008588:	2100      	movs	r1, #0
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f7ff ff76 	bl	800847c <SAI_InterruptFlag>
 8008590:	4603      	mov	r3, r0
 8008592:	43d9      	mvns	r1, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	691a      	ldr	r2, [r3, #16]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	400a      	ands	r2, r1
 80085a0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2201      	movs	r2, #1
 80085a6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f7fb fbdc 	bl	8003d68 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80085b0:	bf00      	nop
 80085b2:	3710      	adds	r7, #16
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f7fb fbd8 	bl	8003d7c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80085cc:	bf00      	nop
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	69db      	ldr	r3, [r3, #28]
 80085e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ea:	d01c      	beq.n	8008626 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80085fa:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008604:	2100      	movs	r1, #0
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f7ff ff38 	bl	800847c <SAI_InterruptFlag>
 800860c:	4603      	mov	r3, r0
 800860e:	43d9      	mvns	r1, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	691a      	ldr	r2, [r3, #16]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	400a      	ands	r2, r1
 800861c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2201      	movs	r2, #1
 8008622:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7fb fe26 	bl	8004278 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800862c:	bf00      	nop
 800862e:	3710      	adds	r7, #16
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008640:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f7fb fe22 	bl	800428c <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8008648:	bf00      	nop
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800865c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008664:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008674:	2b01      	cmp	r3, #1
 8008676:	d004      	beq.n	8008682 <SAI_DMAError+0x32>
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800867c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800867e:	2b01      	cmp	r3, #1
 8008680:	d112      	bne.n	80086a8 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008690:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8008692:	68f8      	ldr	r0, [r7, #12]
 8008694:	f7ff ff28 	bl	80084e8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f7fb fb71 	bl	8003d90 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80086ae:	bf00      	nop
 80086b0:	3710      	adds	r7, #16
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80086b6:	b580      	push	{r7, lr}
 80086b8:	b082      	sub	sp, #8
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
 80086be:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d101      	bne.n	80086ca <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e025      	b.n	8008716 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d106      	bne.n	80086e4 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7f8 fd04 	bl	80010ec <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2202      	movs	r2, #2
 80086e8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	3304      	adds	r3, #4
 80086f4:	4619      	mov	r1, r3
 80086f6:	4610      	mov	r0, r2
 80086f8:	f000 fd74 	bl	80091e4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6818      	ldr	r0, [r3, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	461a      	mov	r2, r3
 8008706:	6839      	ldr	r1, [r7, #0]
 8008708:	f000 fdc8 	bl	800929c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b086      	sub	sp, #24
 8008722:	af00      	add	r7, sp, #0
 8008724:	60f8      	str	r0, [r7, #12]
 8008726:	60b9      	str	r1, [r7, #8]
 8008728:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008730:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8008732:	7dfb      	ldrb	r3, [r7, #23]
 8008734:	2b02      	cmp	r3, #2
 8008736:	d101      	bne.n	800873c <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8008738:	2302      	movs	r3, #2
 800873a:	e021      	b.n	8008780 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	2b01      	cmp	r3, #1
 8008740:	d002      	beq.n	8008748 <HAL_SDRAM_SendCommand+0x2a>
 8008742:	7dfb      	ldrb	r3, [r7, #23]
 8008744:	2b05      	cmp	r3, #5
 8008746:	d118      	bne.n	800877a <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	68b9      	ldr	r1, [r7, #8]
 8008758:	4618      	mov	r0, r3
 800875a:	f000 fe09 	bl	8009370 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b02      	cmp	r3, #2
 8008764:	d104      	bne.n	8008770 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2205      	movs	r2, #5
 800876a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800876e:	e006      	b.n	800877e <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008778:	e001      	b.n	800877e <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e000      	b.n	8008780 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3718      	adds	r7, #24
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b02      	cmp	r3, #2
 800879c:	d101      	bne.n	80087a2 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800879e:	2302      	movs	r3, #2
 80087a0:	e016      	b.n	80087d0 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d10f      	bne.n	80087ce <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2202      	movs	r2, #2
 80087b2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	4618      	mov	r0, r3
 80087be:	f000 fdfb 	bl	80093b8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80087ca:	2300      	movs	r3, #0
 80087cc:	e000      	b.n	80087d0 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3708      	adds	r7, #8
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d101      	bne.n	80087ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	e040      	b.n	800886c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d106      	bne.n	8008800 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f7f9 fc34 	bl	8002068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2224      	movs	r2, #36	@ 0x24
 8008804:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f022 0201 	bic.w	r2, r2, #1
 8008814:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881a:	2b00      	cmp	r3, #0
 800881c:	d002      	beq.n	8008824 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fb16 	bl	8008e50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 f8af 	bl	8008988 <UART_SetConfig>
 800882a:	4603      	mov	r3, r0
 800882c:	2b01      	cmp	r3, #1
 800882e:	d101      	bne.n	8008834 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e01b      	b.n	800886c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	685a      	ldr	r2, [r3, #4]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008842:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689a      	ldr	r2, [r3, #8]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008852:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f042 0201 	orr.w	r2, r2, #1
 8008862:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fb95 	bl	8008f94 <UART_CheckIdleState>
 800886a:	4603      	mov	r3, r0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3708      	adds	r7, #8
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b08a      	sub	sp, #40	@ 0x28
 8008878:	af02      	add	r7, sp, #8
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	603b      	str	r3, [r7, #0]
 8008880:	4613      	mov	r3, r2
 8008882:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008888:	2b20      	cmp	r3, #32
 800888a:	d177      	bne.n	800897c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d002      	beq.n	8008898 <HAL_UART_Transmit+0x24>
 8008892:	88fb      	ldrh	r3, [r7, #6]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d101      	bne.n	800889c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e070      	b.n	800897e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2221      	movs	r2, #33	@ 0x21
 80088a8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088aa:	f7fc f87f 	bl	80049ac <HAL_GetTick>
 80088ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	88fa      	ldrh	r2, [r7, #6]
 80088b4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	88fa      	ldrh	r2, [r7, #6]
 80088bc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088c8:	d108      	bne.n	80088dc <HAL_UART_Transmit+0x68>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d104      	bne.n	80088dc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80088d2:	2300      	movs	r3, #0
 80088d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	61bb      	str	r3, [r7, #24]
 80088da:	e003      	b.n	80088e4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088e0:	2300      	movs	r3, #0
 80088e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088e4:	e02f      	b.n	8008946 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2200      	movs	r2, #0
 80088ee:	2180      	movs	r1, #128	@ 0x80
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f000 fba6 	bl	8009042 <UART_WaitOnFlagUntilTimeout>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d004      	beq.n	8008906 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2220      	movs	r2, #32
 8008900:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e03b      	b.n	800897e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10b      	bne.n	8008924 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	461a      	mov	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800891a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	3302      	adds	r3, #2
 8008920:	61bb      	str	r3, [r7, #24]
 8008922:	e007      	b.n	8008934 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	781a      	ldrb	r2, [r3, #0]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800892e:	69fb      	ldr	r3, [r7, #28]
 8008930:	3301      	adds	r3, #1
 8008932:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800893a:	b29b      	uxth	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	b29a      	uxth	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800894c:	b29b      	uxth	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1c9      	bne.n	80088e6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2200      	movs	r2, #0
 800895a:	2140      	movs	r1, #64	@ 0x40
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 fb70 	bl	8009042 <UART_WaitOnFlagUntilTimeout>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d004      	beq.n	8008972 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2220      	movs	r2, #32
 800896c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e005      	b.n	800897e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2220      	movs	r2, #32
 8008976:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	e000      	b.n	800897e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800897c:	2302      	movs	r3, #2
  }
}
 800897e:	4618      	mov	r0, r3
 8008980:	3720      	adds	r7, #32
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
	...

08008988 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b088      	sub	sp, #32
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	689a      	ldr	r2, [r3, #8]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	431a      	orrs	r2, r3
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	431a      	orrs	r2, r3
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	69db      	ldr	r3, [r3, #28]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4ba6      	ldr	r3, [pc, #664]	@ (8008c4c <UART_SetConfig+0x2c4>)
 80089b4:	4013      	ands	r3, r2
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	6812      	ldr	r2, [r2, #0]
 80089ba:	6979      	ldr	r1, [r7, #20]
 80089bc:	430b      	orrs	r3, r1
 80089be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	699b      	ldr	r3, [r3, #24]
 80089da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6a1b      	ldr	r3, [r3, #32]
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	697a      	ldr	r2, [r7, #20]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a94      	ldr	r2, [pc, #592]	@ (8008c50 <UART_SetConfig+0x2c8>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d120      	bne.n	8008a46 <UART_SetConfig+0xbe>
 8008a04:	4b93      	ldr	r3, [pc, #588]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d816      	bhi.n	8008a40 <UART_SetConfig+0xb8>
 8008a12:	a201      	add	r2, pc, #4	@ (adr r2, 8008a18 <UART_SetConfig+0x90>)
 8008a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a18:	08008a29 	.word	0x08008a29
 8008a1c:	08008a35 	.word	0x08008a35
 8008a20:	08008a2f 	.word	0x08008a2f
 8008a24:	08008a3b 	.word	0x08008a3b
 8008a28:	2301      	movs	r3, #1
 8008a2a:	77fb      	strb	r3, [r7, #31]
 8008a2c:	e150      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a2e:	2302      	movs	r3, #2
 8008a30:	77fb      	strb	r3, [r7, #31]
 8008a32:	e14d      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a34:	2304      	movs	r3, #4
 8008a36:	77fb      	strb	r3, [r7, #31]
 8008a38:	e14a      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a3a:	2308      	movs	r3, #8
 8008a3c:	77fb      	strb	r3, [r7, #31]
 8008a3e:	e147      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a40:	2310      	movs	r3, #16
 8008a42:	77fb      	strb	r3, [r7, #31]
 8008a44:	e144      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a83      	ldr	r2, [pc, #524]	@ (8008c58 <UART_SetConfig+0x2d0>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d132      	bne.n	8008ab6 <UART_SetConfig+0x12e>
 8008a50:	4b80      	ldr	r3, [pc, #512]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a56:	f003 030c 	and.w	r3, r3, #12
 8008a5a:	2b0c      	cmp	r3, #12
 8008a5c:	d828      	bhi.n	8008ab0 <UART_SetConfig+0x128>
 8008a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a64 <UART_SetConfig+0xdc>)
 8008a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a64:	08008a99 	.word	0x08008a99
 8008a68:	08008ab1 	.word	0x08008ab1
 8008a6c:	08008ab1 	.word	0x08008ab1
 8008a70:	08008ab1 	.word	0x08008ab1
 8008a74:	08008aa5 	.word	0x08008aa5
 8008a78:	08008ab1 	.word	0x08008ab1
 8008a7c:	08008ab1 	.word	0x08008ab1
 8008a80:	08008ab1 	.word	0x08008ab1
 8008a84:	08008a9f 	.word	0x08008a9f
 8008a88:	08008ab1 	.word	0x08008ab1
 8008a8c:	08008ab1 	.word	0x08008ab1
 8008a90:	08008ab1 	.word	0x08008ab1
 8008a94:	08008aab 	.word	0x08008aab
 8008a98:	2300      	movs	r3, #0
 8008a9a:	77fb      	strb	r3, [r7, #31]
 8008a9c:	e118      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	77fb      	strb	r3, [r7, #31]
 8008aa2:	e115      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008aa4:	2304      	movs	r3, #4
 8008aa6:	77fb      	strb	r3, [r7, #31]
 8008aa8:	e112      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008aaa:	2308      	movs	r3, #8
 8008aac:	77fb      	strb	r3, [r7, #31]
 8008aae:	e10f      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008ab0:	2310      	movs	r3, #16
 8008ab2:	77fb      	strb	r3, [r7, #31]
 8008ab4:	e10c      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a68      	ldr	r2, [pc, #416]	@ (8008c5c <UART_SetConfig+0x2d4>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d120      	bne.n	8008b02 <UART_SetConfig+0x17a>
 8008ac0:	4b64      	ldr	r3, [pc, #400]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ac6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008aca:	2b30      	cmp	r3, #48	@ 0x30
 8008acc:	d013      	beq.n	8008af6 <UART_SetConfig+0x16e>
 8008ace:	2b30      	cmp	r3, #48	@ 0x30
 8008ad0:	d814      	bhi.n	8008afc <UART_SetConfig+0x174>
 8008ad2:	2b20      	cmp	r3, #32
 8008ad4:	d009      	beq.n	8008aea <UART_SetConfig+0x162>
 8008ad6:	2b20      	cmp	r3, #32
 8008ad8:	d810      	bhi.n	8008afc <UART_SetConfig+0x174>
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d002      	beq.n	8008ae4 <UART_SetConfig+0x15c>
 8008ade:	2b10      	cmp	r3, #16
 8008ae0:	d006      	beq.n	8008af0 <UART_SetConfig+0x168>
 8008ae2:	e00b      	b.n	8008afc <UART_SetConfig+0x174>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	77fb      	strb	r3, [r7, #31]
 8008ae8:	e0f2      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008aea:	2302      	movs	r3, #2
 8008aec:	77fb      	strb	r3, [r7, #31]
 8008aee:	e0ef      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008af0:	2304      	movs	r3, #4
 8008af2:	77fb      	strb	r3, [r7, #31]
 8008af4:	e0ec      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008af6:	2308      	movs	r3, #8
 8008af8:	77fb      	strb	r3, [r7, #31]
 8008afa:	e0e9      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008afc:	2310      	movs	r3, #16
 8008afe:	77fb      	strb	r3, [r7, #31]
 8008b00:	e0e6      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a56      	ldr	r2, [pc, #344]	@ (8008c60 <UART_SetConfig+0x2d8>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d120      	bne.n	8008b4e <UART_SetConfig+0x1c6>
 8008b0c:	4b51      	ldr	r3, [pc, #324]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b12:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008b16:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b18:	d013      	beq.n	8008b42 <UART_SetConfig+0x1ba>
 8008b1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b1c:	d814      	bhi.n	8008b48 <UART_SetConfig+0x1c0>
 8008b1e:	2b80      	cmp	r3, #128	@ 0x80
 8008b20:	d009      	beq.n	8008b36 <UART_SetConfig+0x1ae>
 8008b22:	2b80      	cmp	r3, #128	@ 0x80
 8008b24:	d810      	bhi.n	8008b48 <UART_SetConfig+0x1c0>
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d002      	beq.n	8008b30 <UART_SetConfig+0x1a8>
 8008b2a:	2b40      	cmp	r3, #64	@ 0x40
 8008b2c:	d006      	beq.n	8008b3c <UART_SetConfig+0x1b4>
 8008b2e:	e00b      	b.n	8008b48 <UART_SetConfig+0x1c0>
 8008b30:	2300      	movs	r3, #0
 8008b32:	77fb      	strb	r3, [r7, #31]
 8008b34:	e0cc      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b36:	2302      	movs	r3, #2
 8008b38:	77fb      	strb	r3, [r7, #31]
 8008b3a:	e0c9      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b3c:	2304      	movs	r3, #4
 8008b3e:	77fb      	strb	r3, [r7, #31]
 8008b40:	e0c6      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b42:	2308      	movs	r3, #8
 8008b44:	77fb      	strb	r3, [r7, #31]
 8008b46:	e0c3      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b48:	2310      	movs	r3, #16
 8008b4a:	77fb      	strb	r3, [r7, #31]
 8008b4c:	e0c0      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a44      	ldr	r2, [pc, #272]	@ (8008c64 <UART_SetConfig+0x2dc>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d125      	bne.n	8008ba4 <UART_SetConfig+0x21c>
 8008b58:	4b3e      	ldr	r3, [pc, #248]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b66:	d017      	beq.n	8008b98 <UART_SetConfig+0x210>
 8008b68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b6c:	d817      	bhi.n	8008b9e <UART_SetConfig+0x216>
 8008b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b72:	d00b      	beq.n	8008b8c <UART_SetConfig+0x204>
 8008b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b78:	d811      	bhi.n	8008b9e <UART_SetConfig+0x216>
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <UART_SetConfig+0x1fe>
 8008b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b82:	d006      	beq.n	8008b92 <UART_SetConfig+0x20a>
 8008b84:	e00b      	b.n	8008b9e <UART_SetConfig+0x216>
 8008b86:	2300      	movs	r3, #0
 8008b88:	77fb      	strb	r3, [r7, #31]
 8008b8a:	e0a1      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	77fb      	strb	r3, [r7, #31]
 8008b90:	e09e      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b92:	2304      	movs	r3, #4
 8008b94:	77fb      	strb	r3, [r7, #31]
 8008b96:	e09b      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b98:	2308      	movs	r3, #8
 8008b9a:	77fb      	strb	r3, [r7, #31]
 8008b9c:	e098      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008b9e:	2310      	movs	r3, #16
 8008ba0:	77fb      	strb	r3, [r7, #31]
 8008ba2:	e095      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a2f      	ldr	r2, [pc, #188]	@ (8008c68 <UART_SetConfig+0x2e0>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d125      	bne.n	8008bfa <UART_SetConfig+0x272>
 8008bae:	4b29      	ldr	r3, [pc, #164]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008bb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008bbc:	d017      	beq.n	8008bee <UART_SetConfig+0x266>
 8008bbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008bc2:	d817      	bhi.n	8008bf4 <UART_SetConfig+0x26c>
 8008bc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bc8:	d00b      	beq.n	8008be2 <UART_SetConfig+0x25a>
 8008bca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bce:	d811      	bhi.n	8008bf4 <UART_SetConfig+0x26c>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d003      	beq.n	8008bdc <UART_SetConfig+0x254>
 8008bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bd8:	d006      	beq.n	8008be8 <UART_SetConfig+0x260>
 8008bda:	e00b      	b.n	8008bf4 <UART_SetConfig+0x26c>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	77fb      	strb	r3, [r7, #31]
 8008be0:	e076      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008be2:	2302      	movs	r3, #2
 8008be4:	77fb      	strb	r3, [r7, #31]
 8008be6:	e073      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008be8:	2304      	movs	r3, #4
 8008bea:	77fb      	strb	r3, [r7, #31]
 8008bec:	e070      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008bee:	2308      	movs	r3, #8
 8008bf0:	77fb      	strb	r3, [r7, #31]
 8008bf2:	e06d      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008bf4:	2310      	movs	r3, #16
 8008bf6:	77fb      	strb	r3, [r7, #31]
 8008bf8:	e06a      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8008c6c <UART_SetConfig+0x2e4>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d138      	bne.n	8008c76 <UART_SetConfig+0x2ee>
 8008c04:	4b13      	ldr	r3, [pc, #76]	@ (8008c54 <UART_SetConfig+0x2cc>)
 8008c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c0a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008c0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c12:	d017      	beq.n	8008c44 <UART_SetConfig+0x2bc>
 8008c14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c18:	d82a      	bhi.n	8008c70 <UART_SetConfig+0x2e8>
 8008c1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c1e:	d00b      	beq.n	8008c38 <UART_SetConfig+0x2b0>
 8008c20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c24:	d824      	bhi.n	8008c70 <UART_SetConfig+0x2e8>
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d003      	beq.n	8008c32 <UART_SetConfig+0x2aa>
 8008c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c2e:	d006      	beq.n	8008c3e <UART_SetConfig+0x2b6>
 8008c30:	e01e      	b.n	8008c70 <UART_SetConfig+0x2e8>
 8008c32:	2300      	movs	r3, #0
 8008c34:	77fb      	strb	r3, [r7, #31]
 8008c36:	e04b      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008c38:	2302      	movs	r3, #2
 8008c3a:	77fb      	strb	r3, [r7, #31]
 8008c3c:	e048      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008c3e:	2304      	movs	r3, #4
 8008c40:	77fb      	strb	r3, [r7, #31]
 8008c42:	e045      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008c44:	2308      	movs	r3, #8
 8008c46:	77fb      	strb	r3, [r7, #31]
 8008c48:	e042      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008c4a:	bf00      	nop
 8008c4c:	efff69f3 	.word	0xefff69f3
 8008c50:	40011000 	.word	0x40011000
 8008c54:	40023800 	.word	0x40023800
 8008c58:	40004400 	.word	0x40004400
 8008c5c:	40004800 	.word	0x40004800
 8008c60:	40004c00 	.word	0x40004c00
 8008c64:	40005000 	.word	0x40005000
 8008c68:	40011400 	.word	0x40011400
 8008c6c:	40007800 	.word	0x40007800
 8008c70:	2310      	movs	r3, #16
 8008c72:	77fb      	strb	r3, [r7, #31]
 8008c74:	e02c      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a72      	ldr	r2, [pc, #456]	@ (8008e44 <UART_SetConfig+0x4bc>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d125      	bne.n	8008ccc <UART_SetConfig+0x344>
 8008c80:	4b71      	ldr	r3, [pc, #452]	@ (8008e48 <UART_SetConfig+0x4c0>)
 8008c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c86:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008c8a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008c8e:	d017      	beq.n	8008cc0 <UART_SetConfig+0x338>
 8008c90:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008c94:	d817      	bhi.n	8008cc6 <UART_SetConfig+0x33e>
 8008c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c9a:	d00b      	beq.n	8008cb4 <UART_SetConfig+0x32c>
 8008c9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ca0:	d811      	bhi.n	8008cc6 <UART_SetConfig+0x33e>
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d003      	beq.n	8008cae <UART_SetConfig+0x326>
 8008ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008caa:	d006      	beq.n	8008cba <UART_SetConfig+0x332>
 8008cac:	e00b      	b.n	8008cc6 <UART_SetConfig+0x33e>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	77fb      	strb	r3, [r7, #31]
 8008cb2:	e00d      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008cb4:	2302      	movs	r3, #2
 8008cb6:	77fb      	strb	r3, [r7, #31]
 8008cb8:	e00a      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008cba:	2304      	movs	r3, #4
 8008cbc:	77fb      	strb	r3, [r7, #31]
 8008cbe:	e007      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008cc0:	2308      	movs	r3, #8
 8008cc2:	77fb      	strb	r3, [r7, #31]
 8008cc4:	e004      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008cc6:	2310      	movs	r3, #16
 8008cc8:	77fb      	strb	r3, [r7, #31]
 8008cca:	e001      	b.n	8008cd0 <UART_SetConfig+0x348>
 8008ccc:	2310      	movs	r3, #16
 8008cce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd8:	d15b      	bne.n	8008d92 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008cda:	7ffb      	ldrb	r3, [r7, #31]
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d828      	bhi.n	8008d32 <UART_SetConfig+0x3aa>
 8008ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ce8 <UART_SetConfig+0x360>)
 8008ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ce6:	bf00      	nop
 8008ce8:	08008d0d 	.word	0x08008d0d
 8008cec:	08008d15 	.word	0x08008d15
 8008cf0:	08008d1d 	.word	0x08008d1d
 8008cf4:	08008d33 	.word	0x08008d33
 8008cf8:	08008d23 	.word	0x08008d23
 8008cfc:	08008d33 	.word	0x08008d33
 8008d00:	08008d33 	.word	0x08008d33
 8008d04:	08008d33 	.word	0x08008d33
 8008d08:	08008d2b 	.word	0x08008d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d0c:	f7fe f9e0 	bl	80070d0 <HAL_RCC_GetPCLK1Freq>
 8008d10:	61b8      	str	r0, [r7, #24]
        break;
 8008d12:	e013      	b.n	8008d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d14:	f7fe f9f0 	bl	80070f8 <HAL_RCC_GetPCLK2Freq>
 8008d18:	61b8      	str	r0, [r7, #24]
        break;
 8008d1a:	e00f      	b.n	8008d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d1c:	4b4b      	ldr	r3, [pc, #300]	@ (8008e4c <UART_SetConfig+0x4c4>)
 8008d1e:	61bb      	str	r3, [r7, #24]
        break;
 8008d20:	e00c      	b.n	8008d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d22:	f7fe f903 	bl	8006f2c <HAL_RCC_GetSysClockFreq>
 8008d26:	61b8      	str	r0, [r7, #24]
        break;
 8008d28:	e008      	b.n	8008d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d2e:	61bb      	str	r3, [r7, #24]
        break;
 8008d30:	e004      	b.n	8008d3c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	77bb      	strb	r3, [r7, #30]
        break;
 8008d3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d074      	beq.n	8008e2c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	005a      	lsls	r2, r3, #1
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	085b      	lsrs	r3, r3, #1
 8008d4c:	441a      	add	r2, r3
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	2b0f      	cmp	r3, #15
 8008d5c:	d916      	bls.n	8008d8c <UART_SetConfig+0x404>
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d64:	d212      	bcs.n	8008d8c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	b29b      	uxth	r3, r3
 8008d6a:	f023 030f 	bic.w	r3, r3, #15
 8008d6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	085b      	lsrs	r3, r3, #1
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	f003 0307 	and.w	r3, r3, #7
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	89fb      	ldrh	r3, [r7, #14]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	89fa      	ldrh	r2, [r7, #14]
 8008d88:	60da      	str	r2, [r3, #12]
 8008d8a:	e04f      	b.n	8008e2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	77bb      	strb	r3, [r7, #30]
 8008d90:	e04c      	b.n	8008e2c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d92:	7ffb      	ldrb	r3, [r7, #31]
 8008d94:	2b08      	cmp	r3, #8
 8008d96:	d828      	bhi.n	8008dea <UART_SetConfig+0x462>
 8008d98:	a201      	add	r2, pc, #4	@ (adr r2, 8008da0 <UART_SetConfig+0x418>)
 8008d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9e:	bf00      	nop
 8008da0:	08008dc5 	.word	0x08008dc5
 8008da4:	08008dcd 	.word	0x08008dcd
 8008da8:	08008dd5 	.word	0x08008dd5
 8008dac:	08008deb 	.word	0x08008deb
 8008db0:	08008ddb 	.word	0x08008ddb
 8008db4:	08008deb 	.word	0x08008deb
 8008db8:	08008deb 	.word	0x08008deb
 8008dbc:	08008deb 	.word	0x08008deb
 8008dc0:	08008de3 	.word	0x08008de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dc4:	f7fe f984 	bl	80070d0 <HAL_RCC_GetPCLK1Freq>
 8008dc8:	61b8      	str	r0, [r7, #24]
        break;
 8008dca:	e013      	b.n	8008df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dcc:	f7fe f994 	bl	80070f8 <HAL_RCC_GetPCLK2Freq>
 8008dd0:	61b8      	str	r0, [r7, #24]
        break;
 8008dd2:	e00f      	b.n	8008df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8008e4c <UART_SetConfig+0x4c4>)
 8008dd6:	61bb      	str	r3, [r7, #24]
        break;
 8008dd8:	e00c      	b.n	8008df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dda:	f7fe f8a7 	bl	8006f2c <HAL_RCC_GetSysClockFreq>
 8008dde:	61b8      	str	r0, [r7, #24]
        break;
 8008de0:	e008      	b.n	8008df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008de2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de6:	61bb      	str	r3, [r7, #24]
        break;
 8008de8:	e004      	b.n	8008df4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008dea:	2300      	movs	r3, #0
 8008dec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	77bb      	strb	r3, [r7, #30]
        break;
 8008df2:	bf00      	nop
    }

    if (pclk != 0U)
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d018      	beq.n	8008e2c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	085a      	lsrs	r2, r3, #1
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	441a      	add	r2, r3
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	2b0f      	cmp	r3, #15
 8008e12:	d909      	bls.n	8008e28 <UART_SetConfig+0x4a0>
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e1a:	d205      	bcs.n	8008e28 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	60da      	str	r2, [r3, #12]
 8008e26:	e001      	b.n	8008e2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008e38:	7fbb      	ldrb	r3, [r7, #30]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3720      	adds	r7, #32
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	40007c00 	.word	0x40007c00
 8008e48:	40023800 	.word	0x40023800
 8008e4c:	00f42400 	.word	0x00f42400

08008e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5c:	f003 0308 	and.w	r3, r3, #8
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00a      	beq.n	8008e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	430a      	orrs	r2, r1
 8008e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ea0:	f003 0302 	and.w	r3, r3, #2
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00a      	beq.n	8008ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec2:	f003 0304 	and.w	r3, r3, #4
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00a      	beq.n	8008ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	430a      	orrs	r2, r1
 8008ede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ee4:	f003 0310 	and.w	r3, r3, #16
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d00a      	beq.n	8008f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f06:	f003 0320 	and.w	r3, r3, #32
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00a      	beq.n	8008f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	430a      	orrs	r2, r1
 8008f22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d01a      	beq.n	8008f66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	430a      	orrs	r2, r1
 8008f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f4e:	d10a      	bne.n	8008f66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	430a      	orrs	r2, r1
 8008f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00a      	beq.n	8008f88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	430a      	orrs	r2, r1
 8008f86:	605a      	str	r2, [r3, #4]
  }
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b08c      	sub	sp, #48	@ 0x30
 8008f98:	af02      	add	r7, sp, #8
 8008f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008fa4:	f7fb fd02 	bl	80049ac <HAL_GetTick>
 8008fa8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 0308 	and.w	r3, r3, #8
 8008fb4:	2b08      	cmp	r3, #8
 8008fb6:	d12e      	bne.n	8009016 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fb8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f83b 	bl	8009042 <UART_WaitOnFlagUntilTimeout>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d021      	beq.n	8009016 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	e853 3f00 	ldrex	r3, [r3]
 8008fde:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fe6:	623b      	str	r3, [r7, #32]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	461a      	mov	r2, r3
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	61fb      	str	r3, [r7, #28]
 8008ff2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff4:	69b9      	ldr	r1, [r7, #24]
 8008ff6:	69fa      	ldr	r2, [r7, #28]
 8008ff8:	e841 2300 	strex	r3, r2, [r1]
 8008ffc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1e6      	bne.n	8008fd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2220      	movs	r2, #32
 8009008:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009012:	2303      	movs	r3, #3
 8009014:	e011      	b.n	800903a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2220      	movs	r2, #32
 800901a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2220      	movs	r2, #32
 8009020:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3728      	adds	r7, #40	@ 0x28
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	603b      	str	r3, [r7, #0]
 800904e:	4613      	mov	r3, r2
 8009050:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009052:	e04f      	b.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905a:	d04b      	beq.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800905c:	f7fb fca6 	bl	80049ac <HAL_GetTick>
 8009060:	4602      	mov	r2, r0
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	69ba      	ldr	r2, [r7, #24]
 8009068:	429a      	cmp	r2, r3
 800906a:	d302      	bcc.n	8009072 <UART_WaitOnFlagUntilTimeout+0x30>
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d101      	bne.n	8009076 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e04e      	b.n	8009114 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f003 0304 	and.w	r3, r3, #4
 8009080:	2b00      	cmp	r3, #0
 8009082:	d037      	beq.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	2b80      	cmp	r3, #128	@ 0x80
 8009088:	d034      	beq.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2b40      	cmp	r3, #64	@ 0x40
 800908e:	d031      	beq.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	69db      	ldr	r3, [r3, #28]
 8009096:	f003 0308 	and.w	r3, r3, #8
 800909a:	2b08      	cmp	r3, #8
 800909c:	d110      	bne.n	80090c0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	2208      	movs	r2, #8
 80090a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	f000 f838 	bl	800911c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2208      	movs	r2, #8
 80090b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e029      	b.n	8009114 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	69db      	ldr	r3, [r3, #28]
 80090c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090ce:	d111      	bne.n	80090f4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80090d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090da:	68f8      	ldr	r0, [r7, #12]
 80090dc:	f000 f81e 	bl	800911c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2220      	movs	r2, #32
 80090e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80090f0:	2303      	movs	r3, #3
 80090f2:	e00f      	b.n	8009114 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	69da      	ldr	r2, [r3, #28]
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	4013      	ands	r3, r2
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	429a      	cmp	r2, r3
 8009102:	bf0c      	ite	eq
 8009104:	2301      	moveq	r3, #1
 8009106:	2300      	movne	r3, #0
 8009108:	b2db      	uxtb	r3, r3
 800910a:	461a      	mov	r2, r3
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	429a      	cmp	r2, r3
 8009110:	d0a0      	beq.n	8009054 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009112:	2300      	movs	r3, #0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800911c:	b480      	push	{r7}
 800911e:	b095      	sub	sp, #84	@ 0x54
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800912c:	e853 3f00 	ldrex	r3, [r3]
 8009130:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009134:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009138:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	461a      	mov	r2, r3
 8009140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009142:	643b      	str	r3, [r7, #64]	@ 0x40
 8009144:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009146:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009148:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800914a:	e841 2300 	strex	r3, r2, [r1]
 800914e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1e6      	bne.n	8009124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	3308      	adds	r3, #8
 800915c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915e:	6a3b      	ldr	r3, [r7, #32]
 8009160:	e853 3f00 	ldrex	r3, [r3]
 8009164:	61fb      	str	r3, [r7, #28]
   return(result);
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	f023 0301 	bic.w	r3, r3, #1
 800916c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3308      	adds	r3, #8
 8009174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009178:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800917c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800917e:	e841 2300 	strex	r3, r2, [r1]
 8009182:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1e5      	bne.n	8009156 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800918e:	2b01      	cmp	r3, #1
 8009190:	d118      	bne.n	80091c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	e853 3f00 	ldrex	r3, [r3]
 800919e:	60bb      	str	r3, [r7, #8]
   return(result);
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	f023 0310 	bic.w	r3, r3, #16
 80091a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	461a      	mov	r2, r3
 80091ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091b0:	61bb      	str	r3, [r7, #24]
 80091b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b4:	6979      	ldr	r1, [r7, #20]
 80091b6:	69ba      	ldr	r2, [r7, #24]
 80091b8:	e841 2300 	strex	r3, r2, [r1]
 80091bc:	613b      	str	r3, [r7, #16]
   return(result);
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1e6      	bne.n	8009192 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2200      	movs	r2, #0
 80091d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80091d8:	bf00      	nop
 80091da:	3754      	adds	r7, #84	@ 0x54
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d121      	bne.n	800923a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	4b27      	ldr	r3, [pc, #156]	@ (8009298 <FMC_SDRAM_Init+0xb4>)
 80091fc:	4013      	ands	r3, r2
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	6851      	ldr	r1, [r2, #4]
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	6892      	ldr	r2, [r2, #8]
 8009206:	4311      	orrs	r1, r2
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	68d2      	ldr	r2, [r2, #12]
 800920c:	4311      	orrs	r1, r2
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	6912      	ldr	r2, [r2, #16]
 8009212:	4311      	orrs	r1, r2
 8009214:	683a      	ldr	r2, [r7, #0]
 8009216:	6952      	ldr	r2, [r2, #20]
 8009218:	4311      	orrs	r1, r2
 800921a:	683a      	ldr	r2, [r7, #0]
 800921c:	6992      	ldr	r2, [r2, #24]
 800921e:	4311      	orrs	r1, r2
 8009220:	683a      	ldr	r2, [r7, #0]
 8009222:	69d2      	ldr	r2, [r2, #28]
 8009224:	4311      	orrs	r1, r2
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	6a12      	ldr	r2, [r2, #32]
 800922a:	4311      	orrs	r1, r2
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009230:	430a      	orrs	r2, r1
 8009232:	431a      	orrs	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	601a      	str	r2, [r3, #0]
 8009238:	e026      	b.n	8009288 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	69d9      	ldr	r1, [r3, #28]
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	6a1b      	ldr	r3, [r3, #32]
 800924a:	4319      	orrs	r1, r3
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009250:	430b      	orrs	r3, r1
 8009252:	431a      	orrs	r2, r3
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	685a      	ldr	r2, [r3, #4]
 800925c:	4b0e      	ldr	r3, [pc, #56]	@ (8009298 <FMC_SDRAM_Init+0xb4>)
 800925e:	4013      	ands	r3, r2
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	6851      	ldr	r1, [r2, #4]
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	6892      	ldr	r2, [r2, #8]
 8009268:	4311      	orrs	r1, r2
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	68d2      	ldr	r2, [r2, #12]
 800926e:	4311      	orrs	r1, r2
 8009270:	683a      	ldr	r2, [r7, #0]
 8009272:	6912      	ldr	r2, [r2, #16]
 8009274:	4311      	orrs	r1, r2
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	6952      	ldr	r2, [r2, #20]
 800927a:	4311      	orrs	r1, r2
 800927c:	683a      	ldr	r2, [r7, #0]
 800927e:	6992      	ldr	r2, [r2, #24]
 8009280:	430a      	orrs	r2, r1
 8009282:	431a      	orrs	r2, r3
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	ffff8000 	.word	0xffff8000

0800929c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800929c:	b480      	push	{r7}
 800929e:	b085      	sub	sp, #20
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d128      	bne.n	8009300 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	1e59      	subs	r1, r3, #1
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	3b01      	subs	r3, #1
 80092c2:	011b      	lsls	r3, r3, #4
 80092c4:	4319      	orrs	r1, r3
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	3b01      	subs	r3, #1
 80092cc:	021b      	lsls	r3, r3, #8
 80092ce:	4319      	orrs	r1, r3
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	031b      	lsls	r3, r3, #12
 80092d8:	4319      	orrs	r1, r3
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	691b      	ldr	r3, [r3, #16]
 80092de:	3b01      	subs	r3, #1
 80092e0:	041b      	lsls	r3, r3, #16
 80092e2:	4319      	orrs	r1, r3
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	695b      	ldr	r3, [r3, #20]
 80092e8:	3b01      	subs	r3, #1
 80092ea:	051b      	lsls	r3, r3, #20
 80092ec:	4319      	orrs	r1, r3
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	3b01      	subs	r3, #1
 80092f4:	061b      	lsls	r3, r3, #24
 80092f6:	430b      	orrs	r3, r1
 80092f8:	431a      	orrs	r2, r3
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	609a      	str	r2, [r3, #8]
 80092fe:	e02d      	b.n	800935c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	689a      	ldr	r2, [r3, #8]
 8009304:	4b19      	ldr	r3, [pc, #100]	@ (800936c <FMC_SDRAM_Timing_Init+0xd0>)
 8009306:	4013      	ands	r3, r2
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	68d2      	ldr	r2, [r2, #12]
 800930c:	3a01      	subs	r2, #1
 800930e:	0311      	lsls	r1, r2, #12
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	6952      	ldr	r2, [r2, #20]
 8009314:	3a01      	subs	r2, #1
 8009316:	0512      	lsls	r2, r2, #20
 8009318:	430a      	orrs	r2, r1
 800931a:	431a      	orrs	r2, r3
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	68db      	ldr	r3, [r3, #12]
 8009324:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	1e59      	subs	r1, r3, #1
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	3b01      	subs	r3, #1
 8009334:	011b      	lsls	r3, r3, #4
 8009336:	4319      	orrs	r1, r3
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	3b01      	subs	r3, #1
 800933e:	021b      	lsls	r3, r3, #8
 8009340:	4319      	orrs	r1, r3
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	3b01      	subs	r3, #1
 8009348:	041b      	lsls	r3, r3, #16
 800934a:	4319      	orrs	r1, r3
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	699b      	ldr	r3, [r3, #24]
 8009350:	3b01      	subs	r3, #1
 8009352:	061b      	lsls	r3, r3, #24
 8009354:	430b      	orrs	r3, r1
 8009356:	431a      	orrs	r2, r3
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3714      	adds	r7, #20
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	ff0f0fff 	.word	0xff0f0fff

08009370 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009370:	b480      	push	{r7}
 8009372:	b085      	sub	sp, #20
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	691a      	ldr	r2, [r3, #16]
 8009380:	4b0c      	ldr	r3, [pc, #48]	@ (80093b4 <FMC_SDRAM_SendCommand+0x44>)
 8009382:	4013      	ands	r3, r2
 8009384:	68ba      	ldr	r2, [r7, #8]
 8009386:	6811      	ldr	r1, [r2, #0]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	6852      	ldr	r2, [r2, #4]
 800938c:	4311      	orrs	r1, r2
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	6892      	ldr	r2, [r2, #8]
 8009392:	3a01      	subs	r2, #1
 8009394:	0152      	lsls	r2, r2, #5
 8009396:	4311      	orrs	r1, r2
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	68d2      	ldr	r2, [r2, #12]
 800939c:	0252      	lsls	r2, r2, #9
 800939e:	430a      	orrs	r2, r1
 80093a0:	431a      	orrs	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3714      	adds	r7, #20
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr
 80093b4:	ffc00000 	.word	0xffc00000

080093b8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	695a      	ldr	r2, [r3, #20]
 80093c6:	4b07      	ldr	r3, [pc, #28]	@ (80093e4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80093c8:	4013      	ands	r3, r2
 80093ca:	683a      	ldr	r2, [r7, #0]
 80093cc:	0052      	lsls	r2, r2, #1
 80093ce:	431a      	orrs	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80093d4:	2300      	movs	r3, #0
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	370c      	adds	r7, #12
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	ffffc001 	.word	0xffffc001

080093e8 <__cvt>:
 80093e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093ec:	ec57 6b10 	vmov	r6, r7, d0
 80093f0:	2f00      	cmp	r7, #0
 80093f2:	460c      	mov	r4, r1
 80093f4:	4619      	mov	r1, r3
 80093f6:	463b      	mov	r3, r7
 80093f8:	bfbb      	ittet	lt
 80093fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80093fe:	461f      	movlt	r7, r3
 8009400:	2300      	movge	r3, #0
 8009402:	232d      	movlt	r3, #45	@ 0x2d
 8009404:	700b      	strb	r3, [r1, #0]
 8009406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009408:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800940c:	4691      	mov	r9, r2
 800940e:	f023 0820 	bic.w	r8, r3, #32
 8009412:	bfbc      	itt	lt
 8009414:	4632      	movlt	r2, r6
 8009416:	4616      	movlt	r6, r2
 8009418:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800941c:	d005      	beq.n	800942a <__cvt+0x42>
 800941e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009422:	d100      	bne.n	8009426 <__cvt+0x3e>
 8009424:	3401      	adds	r4, #1
 8009426:	2102      	movs	r1, #2
 8009428:	e000      	b.n	800942c <__cvt+0x44>
 800942a:	2103      	movs	r1, #3
 800942c:	ab03      	add	r3, sp, #12
 800942e:	9301      	str	r3, [sp, #4]
 8009430:	ab02      	add	r3, sp, #8
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	ec47 6b10 	vmov	d0, r6, r7
 8009438:	4653      	mov	r3, sl
 800943a:	4622      	mov	r2, r4
 800943c:	f000 ff4c 	bl	800a2d8 <_dtoa_r>
 8009440:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009444:	4605      	mov	r5, r0
 8009446:	d119      	bne.n	800947c <__cvt+0x94>
 8009448:	f019 0f01 	tst.w	r9, #1
 800944c:	d00e      	beq.n	800946c <__cvt+0x84>
 800944e:	eb00 0904 	add.w	r9, r0, r4
 8009452:	2200      	movs	r2, #0
 8009454:	2300      	movs	r3, #0
 8009456:	4630      	mov	r0, r6
 8009458:	4639      	mov	r1, r7
 800945a:	f7f7 fb55 	bl	8000b08 <__aeabi_dcmpeq>
 800945e:	b108      	cbz	r0, 8009464 <__cvt+0x7c>
 8009460:	f8cd 900c 	str.w	r9, [sp, #12]
 8009464:	2230      	movs	r2, #48	@ 0x30
 8009466:	9b03      	ldr	r3, [sp, #12]
 8009468:	454b      	cmp	r3, r9
 800946a:	d31e      	bcc.n	80094aa <__cvt+0xc2>
 800946c:	9b03      	ldr	r3, [sp, #12]
 800946e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009470:	1b5b      	subs	r3, r3, r5
 8009472:	4628      	mov	r0, r5
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	b004      	add	sp, #16
 8009478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800947c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009480:	eb00 0904 	add.w	r9, r0, r4
 8009484:	d1e5      	bne.n	8009452 <__cvt+0x6a>
 8009486:	7803      	ldrb	r3, [r0, #0]
 8009488:	2b30      	cmp	r3, #48	@ 0x30
 800948a:	d10a      	bne.n	80094a2 <__cvt+0xba>
 800948c:	2200      	movs	r2, #0
 800948e:	2300      	movs	r3, #0
 8009490:	4630      	mov	r0, r6
 8009492:	4639      	mov	r1, r7
 8009494:	f7f7 fb38 	bl	8000b08 <__aeabi_dcmpeq>
 8009498:	b918      	cbnz	r0, 80094a2 <__cvt+0xba>
 800949a:	f1c4 0401 	rsb	r4, r4, #1
 800949e:	f8ca 4000 	str.w	r4, [sl]
 80094a2:	f8da 3000 	ldr.w	r3, [sl]
 80094a6:	4499      	add	r9, r3
 80094a8:	e7d3      	b.n	8009452 <__cvt+0x6a>
 80094aa:	1c59      	adds	r1, r3, #1
 80094ac:	9103      	str	r1, [sp, #12]
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	e7d9      	b.n	8009466 <__cvt+0x7e>

080094b2 <__exponent>:
 80094b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094b4:	2900      	cmp	r1, #0
 80094b6:	bfba      	itte	lt
 80094b8:	4249      	neglt	r1, r1
 80094ba:	232d      	movlt	r3, #45	@ 0x2d
 80094bc:	232b      	movge	r3, #43	@ 0x2b
 80094be:	2909      	cmp	r1, #9
 80094c0:	7002      	strb	r2, [r0, #0]
 80094c2:	7043      	strb	r3, [r0, #1]
 80094c4:	dd29      	ble.n	800951a <__exponent+0x68>
 80094c6:	f10d 0307 	add.w	r3, sp, #7
 80094ca:	461d      	mov	r5, r3
 80094cc:	270a      	movs	r7, #10
 80094ce:	461a      	mov	r2, r3
 80094d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80094d4:	fb07 1416 	mls	r4, r7, r6, r1
 80094d8:	3430      	adds	r4, #48	@ 0x30
 80094da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80094de:	460c      	mov	r4, r1
 80094e0:	2c63      	cmp	r4, #99	@ 0x63
 80094e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80094e6:	4631      	mov	r1, r6
 80094e8:	dcf1      	bgt.n	80094ce <__exponent+0x1c>
 80094ea:	3130      	adds	r1, #48	@ 0x30
 80094ec:	1e94      	subs	r4, r2, #2
 80094ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80094f2:	1c41      	adds	r1, r0, #1
 80094f4:	4623      	mov	r3, r4
 80094f6:	42ab      	cmp	r3, r5
 80094f8:	d30a      	bcc.n	8009510 <__exponent+0x5e>
 80094fa:	f10d 0309 	add.w	r3, sp, #9
 80094fe:	1a9b      	subs	r3, r3, r2
 8009500:	42ac      	cmp	r4, r5
 8009502:	bf88      	it	hi
 8009504:	2300      	movhi	r3, #0
 8009506:	3302      	adds	r3, #2
 8009508:	4403      	add	r3, r0
 800950a:	1a18      	subs	r0, r3, r0
 800950c:	b003      	add	sp, #12
 800950e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009510:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009514:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009518:	e7ed      	b.n	80094f6 <__exponent+0x44>
 800951a:	2330      	movs	r3, #48	@ 0x30
 800951c:	3130      	adds	r1, #48	@ 0x30
 800951e:	7083      	strb	r3, [r0, #2]
 8009520:	70c1      	strb	r1, [r0, #3]
 8009522:	1d03      	adds	r3, r0, #4
 8009524:	e7f1      	b.n	800950a <__exponent+0x58>
	...

08009528 <_printf_float>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	b08d      	sub	sp, #52	@ 0x34
 800952e:	460c      	mov	r4, r1
 8009530:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009534:	4616      	mov	r6, r2
 8009536:	461f      	mov	r7, r3
 8009538:	4605      	mov	r5, r0
 800953a:	f000 fdbf 	bl	800a0bc <_localeconv_r>
 800953e:	6803      	ldr	r3, [r0, #0]
 8009540:	9304      	str	r3, [sp, #16]
 8009542:	4618      	mov	r0, r3
 8009544:	f7f6 feb4 	bl	80002b0 <strlen>
 8009548:	2300      	movs	r3, #0
 800954a:	930a      	str	r3, [sp, #40]	@ 0x28
 800954c:	f8d8 3000 	ldr.w	r3, [r8]
 8009550:	9005      	str	r0, [sp, #20]
 8009552:	3307      	adds	r3, #7
 8009554:	f023 0307 	bic.w	r3, r3, #7
 8009558:	f103 0208 	add.w	r2, r3, #8
 800955c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009560:	f8d4 b000 	ldr.w	fp, [r4]
 8009564:	f8c8 2000 	str.w	r2, [r8]
 8009568:	e9d3 8900 	ldrd	r8, r9, [r3]
 800956c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009570:	9307      	str	r3, [sp, #28]
 8009572:	f8cd 8018 	str.w	r8, [sp, #24]
 8009576:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800957a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800957e:	4b9c      	ldr	r3, [pc, #624]	@ (80097f0 <_printf_float+0x2c8>)
 8009580:	f04f 32ff 	mov.w	r2, #4294967295
 8009584:	f7f7 faf2 	bl	8000b6c <__aeabi_dcmpun>
 8009588:	bb70      	cbnz	r0, 80095e8 <_printf_float+0xc0>
 800958a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800958e:	4b98      	ldr	r3, [pc, #608]	@ (80097f0 <_printf_float+0x2c8>)
 8009590:	f04f 32ff 	mov.w	r2, #4294967295
 8009594:	f7f7 facc 	bl	8000b30 <__aeabi_dcmple>
 8009598:	bb30      	cbnz	r0, 80095e8 <_printf_float+0xc0>
 800959a:	2200      	movs	r2, #0
 800959c:	2300      	movs	r3, #0
 800959e:	4640      	mov	r0, r8
 80095a0:	4649      	mov	r1, r9
 80095a2:	f7f7 fabb 	bl	8000b1c <__aeabi_dcmplt>
 80095a6:	b110      	cbz	r0, 80095ae <_printf_float+0x86>
 80095a8:	232d      	movs	r3, #45	@ 0x2d
 80095aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095ae:	4a91      	ldr	r2, [pc, #580]	@ (80097f4 <_printf_float+0x2cc>)
 80095b0:	4b91      	ldr	r3, [pc, #580]	@ (80097f8 <_printf_float+0x2d0>)
 80095b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80095b6:	bf94      	ite	ls
 80095b8:	4690      	movls	r8, r2
 80095ba:	4698      	movhi	r8, r3
 80095bc:	2303      	movs	r3, #3
 80095be:	6123      	str	r3, [r4, #16]
 80095c0:	f02b 0304 	bic.w	r3, fp, #4
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	f04f 0900 	mov.w	r9, #0
 80095ca:	9700      	str	r7, [sp, #0]
 80095cc:	4633      	mov	r3, r6
 80095ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80095d0:	4621      	mov	r1, r4
 80095d2:	4628      	mov	r0, r5
 80095d4:	f000 f9d2 	bl	800997c <_printf_common>
 80095d8:	3001      	adds	r0, #1
 80095da:	f040 808d 	bne.w	80096f8 <_printf_float+0x1d0>
 80095de:	f04f 30ff 	mov.w	r0, #4294967295
 80095e2:	b00d      	add	sp, #52	@ 0x34
 80095e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e8:	4642      	mov	r2, r8
 80095ea:	464b      	mov	r3, r9
 80095ec:	4640      	mov	r0, r8
 80095ee:	4649      	mov	r1, r9
 80095f0:	f7f7 fabc 	bl	8000b6c <__aeabi_dcmpun>
 80095f4:	b140      	cbz	r0, 8009608 <_printf_float+0xe0>
 80095f6:	464b      	mov	r3, r9
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	bfbc      	itt	lt
 80095fc:	232d      	movlt	r3, #45	@ 0x2d
 80095fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009602:	4a7e      	ldr	r2, [pc, #504]	@ (80097fc <_printf_float+0x2d4>)
 8009604:	4b7e      	ldr	r3, [pc, #504]	@ (8009800 <_printf_float+0x2d8>)
 8009606:	e7d4      	b.n	80095b2 <_printf_float+0x8a>
 8009608:	6863      	ldr	r3, [r4, #4]
 800960a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800960e:	9206      	str	r2, [sp, #24]
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	d13b      	bne.n	800968c <_printf_float+0x164>
 8009614:	2306      	movs	r3, #6
 8009616:	6063      	str	r3, [r4, #4]
 8009618:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800961c:	2300      	movs	r3, #0
 800961e:	6022      	str	r2, [r4, #0]
 8009620:	9303      	str	r3, [sp, #12]
 8009622:	ab0a      	add	r3, sp, #40	@ 0x28
 8009624:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009628:	ab09      	add	r3, sp, #36	@ 0x24
 800962a:	9300      	str	r3, [sp, #0]
 800962c:	6861      	ldr	r1, [r4, #4]
 800962e:	ec49 8b10 	vmov	d0, r8, r9
 8009632:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009636:	4628      	mov	r0, r5
 8009638:	f7ff fed6 	bl	80093e8 <__cvt>
 800963c:	9b06      	ldr	r3, [sp, #24]
 800963e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009640:	2b47      	cmp	r3, #71	@ 0x47
 8009642:	4680      	mov	r8, r0
 8009644:	d129      	bne.n	800969a <_printf_float+0x172>
 8009646:	1cc8      	adds	r0, r1, #3
 8009648:	db02      	blt.n	8009650 <_printf_float+0x128>
 800964a:	6863      	ldr	r3, [r4, #4]
 800964c:	4299      	cmp	r1, r3
 800964e:	dd41      	ble.n	80096d4 <_printf_float+0x1ac>
 8009650:	f1aa 0a02 	sub.w	sl, sl, #2
 8009654:	fa5f fa8a 	uxtb.w	sl, sl
 8009658:	3901      	subs	r1, #1
 800965a:	4652      	mov	r2, sl
 800965c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009660:	9109      	str	r1, [sp, #36]	@ 0x24
 8009662:	f7ff ff26 	bl	80094b2 <__exponent>
 8009666:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009668:	1813      	adds	r3, r2, r0
 800966a:	2a01      	cmp	r2, #1
 800966c:	4681      	mov	r9, r0
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	dc02      	bgt.n	8009678 <_printf_float+0x150>
 8009672:	6822      	ldr	r2, [r4, #0]
 8009674:	07d2      	lsls	r2, r2, #31
 8009676:	d501      	bpl.n	800967c <_printf_float+0x154>
 8009678:	3301      	adds	r3, #1
 800967a:	6123      	str	r3, [r4, #16]
 800967c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009680:	2b00      	cmp	r3, #0
 8009682:	d0a2      	beq.n	80095ca <_printf_float+0xa2>
 8009684:	232d      	movs	r3, #45	@ 0x2d
 8009686:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800968a:	e79e      	b.n	80095ca <_printf_float+0xa2>
 800968c:	9a06      	ldr	r2, [sp, #24]
 800968e:	2a47      	cmp	r2, #71	@ 0x47
 8009690:	d1c2      	bne.n	8009618 <_printf_float+0xf0>
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1c0      	bne.n	8009618 <_printf_float+0xf0>
 8009696:	2301      	movs	r3, #1
 8009698:	e7bd      	b.n	8009616 <_printf_float+0xee>
 800969a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800969e:	d9db      	bls.n	8009658 <_printf_float+0x130>
 80096a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80096a4:	d118      	bne.n	80096d8 <_printf_float+0x1b0>
 80096a6:	2900      	cmp	r1, #0
 80096a8:	6863      	ldr	r3, [r4, #4]
 80096aa:	dd0b      	ble.n	80096c4 <_printf_float+0x19c>
 80096ac:	6121      	str	r1, [r4, #16]
 80096ae:	b913      	cbnz	r3, 80096b6 <_printf_float+0x18e>
 80096b0:	6822      	ldr	r2, [r4, #0]
 80096b2:	07d0      	lsls	r0, r2, #31
 80096b4:	d502      	bpl.n	80096bc <_printf_float+0x194>
 80096b6:	3301      	adds	r3, #1
 80096b8:	440b      	add	r3, r1
 80096ba:	6123      	str	r3, [r4, #16]
 80096bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80096be:	f04f 0900 	mov.w	r9, #0
 80096c2:	e7db      	b.n	800967c <_printf_float+0x154>
 80096c4:	b913      	cbnz	r3, 80096cc <_printf_float+0x1a4>
 80096c6:	6822      	ldr	r2, [r4, #0]
 80096c8:	07d2      	lsls	r2, r2, #31
 80096ca:	d501      	bpl.n	80096d0 <_printf_float+0x1a8>
 80096cc:	3302      	adds	r3, #2
 80096ce:	e7f4      	b.n	80096ba <_printf_float+0x192>
 80096d0:	2301      	movs	r3, #1
 80096d2:	e7f2      	b.n	80096ba <_printf_float+0x192>
 80096d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80096d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096da:	4299      	cmp	r1, r3
 80096dc:	db05      	blt.n	80096ea <_printf_float+0x1c2>
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	6121      	str	r1, [r4, #16]
 80096e2:	07d8      	lsls	r0, r3, #31
 80096e4:	d5ea      	bpl.n	80096bc <_printf_float+0x194>
 80096e6:	1c4b      	adds	r3, r1, #1
 80096e8:	e7e7      	b.n	80096ba <_printf_float+0x192>
 80096ea:	2900      	cmp	r1, #0
 80096ec:	bfd4      	ite	le
 80096ee:	f1c1 0202 	rsble	r2, r1, #2
 80096f2:	2201      	movgt	r2, #1
 80096f4:	4413      	add	r3, r2
 80096f6:	e7e0      	b.n	80096ba <_printf_float+0x192>
 80096f8:	6823      	ldr	r3, [r4, #0]
 80096fa:	055a      	lsls	r2, r3, #21
 80096fc:	d407      	bmi.n	800970e <_printf_float+0x1e6>
 80096fe:	6923      	ldr	r3, [r4, #16]
 8009700:	4642      	mov	r2, r8
 8009702:	4631      	mov	r1, r6
 8009704:	4628      	mov	r0, r5
 8009706:	47b8      	blx	r7
 8009708:	3001      	adds	r0, #1
 800970a:	d12b      	bne.n	8009764 <_printf_float+0x23c>
 800970c:	e767      	b.n	80095de <_printf_float+0xb6>
 800970e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009712:	f240 80dd 	bls.w	80098d0 <_printf_float+0x3a8>
 8009716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800971a:	2200      	movs	r2, #0
 800971c:	2300      	movs	r3, #0
 800971e:	f7f7 f9f3 	bl	8000b08 <__aeabi_dcmpeq>
 8009722:	2800      	cmp	r0, #0
 8009724:	d033      	beq.n	800978e <_printf_float+0x266>
 8009726:	4a37      	ldr	r2, [pc, #220]	@ (8009804 <_printf_float+0x2dc>)
 8009728:	2301      	movs	r3, #1
 800972a:	4631      	mov	r1, r6
 800972c:	4628      	mov	r0, r5
 800972e:	47b8      	blx	r7
 8009730:	3001      	adds	r0, #1
 8009732:	f43f af54 	beq.w	80095de <_printf_float+0xb6>
 8009736:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800973a:	4543      	cmp	r3, r8
 800973c:	db02      	blt.n	8009744 <_printf_float+0x21c>
 800973e:	6823      	ldr	r3, [r4, #0]
 8009740:	07d8      	lsls	r0, r3, #31
 8009742:	d50f      	bpl.n	8009764 <_printf_float+0x23c>
 8009744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009748:	4631      	mov	r1, r6
 800974a:	4628      	mov	r0, r5
 800974c:	47b8      	blx	r7
 800974e:	3001      	adds	r0, #1
 8009750:	f43f af45 	beq.w	80095de <_printf_float+0xb6>
 8009754:	f04f 0900 	mov.w	r9, #0
 8009758:	f108 38ff 	add.w	r8, r8, #4294967295
 800975c:	f104 0a1a 	add.w	sl, r4, #26
 8009760:	45c8      	cmp	r8, r9
 8009762:	dc09      	bgt.n	8009778 <_printf_float+0x250>
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	079b      	lsls	r3, r3, #30
 8009768:	f100 8103 	bmi.w	8009972 <_printf_float+0x44a>
 800976c:	68e0      	ldr	r0, [r4, #12]
 800976e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009770:	4298      	cmp	r0, r3
 8009772:	bfb8      	it	lt
 8009774:	4618      	movlt	r0, r3
 8009776:	e734      	b.n	80095e2 <_printf_float+0xba>
 8009778:	2301      	movs	r3, #1
 800977a:	4652      	mov	r2, sl
 800977c:	4631      	mov	r1, r6
 800977e:	4628      	mov	r0, r5
 8009780:	47b8      	blx	r7
 8009782:	3001      	adds	r0, #1
 8009784:	f43f af2b 	beq.w	80095de <_printf_float+0xb6>
 8009788:	f109 0901 	add.w	r9, r9, #1
 800978c:	e7e8      	b.n	8009760 <_printf_float+0x238>
 800978e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009790:	2b00      	cmp	r3, #0
 8009792:	dc39      	bgt.n	8009808 <_printf_float+0x2e0>
 8009794:	4a1b      	ldr	r2, [pc, #108]	@ (8009804 <_printf_float+0x2dc>)
 8009796:	2301      	movs	r3, #1
 8009798:	4631      	mov	r1, r6
 800979a:	4628      	mov	r0, r5
 800979c:	47b8      	blx	r7
 800979e:	3001      	adds	r0, #1
 80097a0:	f43f af1d 	beq.w	80095de <_printf_float+0xb6>
 80097a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80097a8:	ea59 0303 	orrs.w	r3, r9, r3
 80097ac:	d102      	bne.n	80097b4 <_printf_float+0x28c>
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	07d9      	lsls	r1, r3, #31
 80097b2:	d5d7      	bpl.n	8009764 <_printf_float+0x23c>
 80097b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097b8:	4631      	mov	r1, r6
 80097ba:	4628      	mov	r0, r5
 80097bc:	47b8      	blx	r7
 80097be:	3001      	adds	r0, #1
 80097c0:	f43f af0d 	beq.w	80095de <_printf_float+0xb6>
 80097c4:	f04f 0a00 	mov.w	sl, #0
 80097c8:	f104 0b1a 	add.w	fp, r4, #26
 80097cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097ce:	425b      	negs	r3, r3
 80097d0:	4553      	cmp	r3, sl
 80097d2:	dc01      	bgt.n	80097d8 <_printf_float+0x2b0>
 80097d4:	464b      	mov	r3, r9
 80097d6:	e793      	b.n	8009700 <_printf_float+0x1d8>
 80097d8:	2301      	movs	r3, #1
 80097da:	465a      	mov	r2, fp
 80097dc:	4631      	mov	r1, r6
 80097de:	4628      	mov	r0, r5
 80097e0:	47b8      	blx	r7
 80097e2:	3001      	adds	r0, #1
 80097e4:	f43f aefb 	beq.w	80095de <_printf_float+0xb6>
 80097e8:	f10a 0a01 	add.w	sl, sl, #1
 80097ec:	e7ee      	b.n	80097cc <_printf_float+0x2a4>
 80097ee:	bf00      	nop
 80097f0:	7fefffff 	.word	0x7fefffff
 80097f4:	0800bfc4 	.word	0x0800bfc4
 80097f8:	0800bfc8 	.word	0x0800bfc8
 80097fc:	0800bfcc 	.word	0x0800bfcc
 8009800:	0800bfd0 	.word	0x0800bfd0
 8009804:	0800bfd4 	.word	0x0800bfd4
 8009808:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800980a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800980e:	4553      	cmp	r3, sl
 8009810:	bfa8      	it	ge
 8009812:	4653      	movge	r3, sl
 8009814:	2b00      	cmp	r3, #0
 8009816:	4699      	mov	r9, r3
 8009818:	dc36      	bgt.n	8009888 <_printf_float+0x360>
 800981a:	f04f 0b00 	mov.w	fp, #0
 800981e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009822:	f104 021a 	add.w	r2, r4, #26
 8009826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009828:	9306      	str	r3, [sp, #24]
 800982a:	eba3 0309 	sub.w	r3, r3, r9
 800982e:	455b      	cmp	r3, fp
 8009830:	dc31      	bgt.n	8009896 <_printf_float+0x36e>
 8009832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009834:	459a      	cmp	sl, r3
 8009836:	dc3a      	bgt.n	80098ae <_printf_float+0x386>
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	07da      	lsls	r2, r3, #31
 800983c:	d437      	bmi.n	80098ae <_printf_float+0x386>
 800983e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009840:	ebaa 0903 	sub.w	r9, sl, r3
 8009844:	9b06      	ldr	r3, [sp, #24]
 8009846:	ebaa 0303 	sub.w	r3, sl, r3
 800984a:	4599      	cmp	r9, r3
 800984c:	bfa8      	it	ge
 800984e:	4699      	movge	r9, r3
 8009850:	f1b9 0f00 	cmp.w	r9, #0
 8009854:	dc33      	bgt.n	80098be <_printf_float+0x396>
 8009856:	f04f 0800 	mov.w	r8, #0
 800985a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800985e:	f104 0b1a 	add.w	fp, r4, #26
 8009862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009864:	ebaa 0303 	sub.w	r3, sl, r3
 8009868:	eba3 0309 	sub.w	r3, r3, r9
 800986c:	4543      	cmp	r3, r8
 800986e:	f77f af79 	ble.w	8009764 <_printf_float+0x23c>
 8009872:	2301      	movs	r3, #1
 8009874:	465a      	mov	r2, fp
 8009876:	4631      	mov	r1, r6
 8009878:	4628      	mov	r0, r5
 800987a:	47b8      	blx	r7
 800987c:	3001      	adds	r0, #1
 800987e:	f43f aeae 	beq.w	80095de <_printf_float+0xb6>
 8009882:	f108 0801 	add.w	r8, r8, #1
 8009886:	e7ec      	b.n	8009862 <_printf_float+0x33a>
 8009888:	4642      	mov	r2, r8
 800988a:	4631      	mov	r1, r6
 800988c:	4628      	mov	r0, r5
 800988e:	47b8      	blx	r7
 8009890:	3001      	adds	r0, #1
 8009892:	d1c2      	bne.n	800981a <_printf_float+0x2f2>
 8009894:	e6a3      	b.n	80095de <_printf_float+0xb6>
 8009896:	2301      	movs	r3, #1
 8009898:	4631      	mov	r1, r6
 800989a:	4628      	mov	r0, r5
 800989c:	9206      	str	r2, [sp, #24]
 800989e:	47b8      	blx	r7
 80098a0:	3001      	adds	r0, #1
 80098a2:	f43f ae9c 	beq.w	80095de <_printf_float+0xb6>
 80098a6:	9a06      	ldr	r2, [sp, #24]
 80098a8:	f10b 0b01 	add.w	fp, fp, #1
 80098ac:	e7bb      	b.n	8009826 <_printf_float+0x2fe>
 80098ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098b2:	4631      	mov	r1, r6
 80098b4:	4628      	mov	r0, r5
 80098b6:	47b8      	blx	r7
 80098b8:	3001      	adds	r0, #1
 80098ba:	d1c0      	bne.n	800983e <_printf_float+0x316>
 80098bc:	e68f      	b.n	80095de <_printf_float+0xb6>
 80098be:	9a06      	ldr	r2, [sp, #24]
 80098c0:	464b      	mov	r3, r9
 80098c2:	4442      	add	r2, r8
 80098c4:	4631      	mov	r1, r6
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b8      	blx	r7
 80098ca:	3001      	adds	r0, #1
 80098cc:	d1c3      	bne.n	8009856 <_printf_float+0x32e>
 80098ce:	e686      	b.n	80095de <_printf_float+0xb6>
 80098d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80098d4:	f1ba 0f01 	cmp.w	sl, #1
 80098d8:	dc01      	bgt.n	80098de <_printf_float+0x3b6>
 80098da:	07db      	lsls	r3, r3, #31
 80098dc:	d536      	bpl.n	800994c <_printf_float+0x424>
 80098de:	2301      	movs	r3, #1
 80098e0:	4642      	mov	r2, r8
 80098e2:	4631      	mov	r1, r6
 80098e4:	4628      	mov	r0, r5
 80098e6:	47b8      	blx	r7
 80098e8:	3001      	adds	r0, #1
 80098ea:	f43f ae78 	beq.w	80095de <_printf_float+0xb6>
 80098ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098f2:	4631      	mov	r1, r6
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b8      	blx	r7
 80098f8:	3001      	adds	r0, #1
 80098fa:	f43f ae70 	beq.w	80095de <_printf_float+0xb6>
 80098fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009902:	2200      	movs	r2, #0
 8009904:	2300      	movs	r3, #0
 8009906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800990a:	f7f7 f8fd 	bl	8000b08 <__aeabi_dcmpeq>
 800990e:	b9c0      	cbnz	r0, 8009942 <_printf_float+0x41a>
 8009910:	4653      	mov	r3, sl
 8009912:	f108 0201 	add.w	r2, r8, #1
 8009916:	4631      	mov	r1, r6
 8009918:	4628      	mov	r0, r5
 800991a:	47b8      	blx	r7
 800991c:	3001      	adds	r0, #1
 800991e:	d10c      	bne.n	800993a <_printf_float+0x412>
 8009920:	e65d      	b.n	80095de <_printf_float+0xb6>
 8009922:	2301      	movs	r3, #1
 8009924:	465a      	mov	r2, fp
 8009926:	4631      	mov	r1, r6
 8009928:	4628      	mov	r0, r5
 800992a:	47b8      	blx	r7
 800992c:	3001      	adds	r0, #1
 800992e:	f43f ae56 	beq.w	80095de <_printf_float+0xb6>
 8009932:	f108 0801 	add.w	r8, r8, #1
 8009936:	45d0      	cmp	r8, sl
 8009938:	dbf3      	blt.n	8009922 <_printf_float+0x3fa>
 800993a:	464b      	mov	r3, r9
 800993c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009940:	e6df      	b.n	8009702 <_printf_float+0x1da>
 8009942:	f04f 0800 	mov.w	r8, #0
 8009946:	f104 0b1a 	add.w	fp, r4, #26
 800994a:	e7f4      	b.n	8009936 <_printf_float+0x40e>
 800994c:	2301      	movs	r3, #1
 800994e:	4642      	mov	r2, r8
 8009950:	e7e1      	b.n	8009916 <_printf_float+0x3ee>
 8009952:	2301      	movs	r3, #1
 8009954:	464a      	mov	r2, r9
 8009956:	4631      	mov	r1, r6
 8009958:	4628      	mov	r0, r5
 800995a:	47b8      	blx	r7
 800995c:	3001      	adds	r0, #1
 800995e:	f43f ae3e 	beq.w	80095de <_printf_float+0xb6>
 8009962:	f108 0801 	add.w	r8, r8, #1
 8009966:	68e3      	ldr	r3, [r4, #12]
 8009968:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800996a:	1a5b      	subs	r3, r3, r1
 800996c:	4543      	cmp	r3, r8
 800996e:	dcf0      	bgt.n	8009952 <_printf_float+0x42a>
 8009970:	e6fc      	b.n	800976c <_printf_float+0x244>
 8009972:	f04f 0800 	mov.w	r8, #0
 8009976:	f104 0919 	add.w	r9, r4, #25
 800997a:	e7f4      	b.n	8009966 <_printf_float+0x43e>

0800997c <_printf_common>:
 800997c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009980:	4616      	mov	r6, r2
 8009982:	4698      	mov	r8, r3
 8009984:	688a      	ldr	r2, [r1, #8]
 8009986:	690b      	ldr	r3, [r1, #16]
 8009988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800998c:	4293      	cmp	r3, r2
 800998e:	bfb8      	it	lt
 8009990:	4613      	movlt	r3, r2
 8009992:	6033      	str	r3, [r6, #0]
 8009994:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009998:	4607      	mov	r7, r0
 800999a:	460c      	mov	r4, r1
 800999c:	b10a      	cbz	r2, 80099a2 <_printf_common+0x26>
 800999e:	3301      	adds	r3, #1
 80099a0:	6033      	str	r3, [r6, #0]
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	0699      	lsls	r1, r3, #26
 80099a6:	bf42      	ittt	mi
 80099a8:	6833      	ldrmi	r3, [r6, #0]
 80099aa:	3302      	addmi	r3, #2
 80099ac:	6033      	strmi	r3, [r6, #0]
 80099ae:	6825      	ldr	r5, [r4, #0]
 80099b0:	f015 0506 	ands.w	r5, r5, #6
 80099b4:	d106      	bne.n	80099c4 <_printf_common+0x48>
 80099b6:	f104 0a19 	add.w	sl, r4, #25
 80099ba:	68e3      	ldr	r3, [r4, #12]
 80099bc:	6832      	ldr	r2, [r6, #0]
 80099be:	1a9b      	subs	r3, r3, r2
 80099c0:	42ab      	cmp	r3, r5
 80099c2:	dc26      	bgt.n	8009a12 <_printf_common+0x96>
 80099c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099c8:	6822      	ldr	r2, [r4, #0]
 80099ca:	3b00      	subs	r3, #0
 80099cc:	bf18      	it	ne
 80099ce:	2301      	movne	r3, #1
 80099d0:	0692      	lsls	r2, r2, #26
 80099d2:	d42b      	bmi.n	8009a2c <_printf_common+0xb0>
 80099d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099d8:	4641      	mov	r1, r8
 80099da:	4638      	mov	r0, r7
 80099dc:	47c8      	blx	r9
 80099de:	3001      	adds	r0, #1
 80099e0:	d01e      	beq.n	8009a20 <_printf_common+0xa4>
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	6922      	ldr	r2, [r4, #16]
 80099e6:	f003 0306 	and.w	r3, r3, #6
 80099ea:	2b04      	cmp	r3, #4
 80099ec:	bf02      	ittt	eq
 80099ee:	68e5      	ldreq	r5, [r4, #12]
 80099f0:	6833      	ldreq	r3, [r6, #0]
 80099f2:	1aed      	subeq	r5, r5, r3
 80099f4:	68a3      	ldr	r3, [r4, #8]
 80099f6:	bf0c      	ite	eq
 80099f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099fc:	2500      	movne	r5, #0
 80099fe:	4293      	cmp	r3, r2
 8009a00:	bfc4      	itt	gt
 8009a02:	1a9b      	subgt	r3, r3, r2
 8009a04:	18ed      	addgt	r5, r5, r3
 8009a06:	2600      	movs	r6, #0
 8009a08:	341a      	adds	r4, #26
 8009a0a:	42b5      	cmp	r5, r6
 8009a0c:	d11a      	bne.n	8009a44 <_printf_common+0xc8>
 8009a0e:	2000      	movs	r0, #0
 8009a10:	e008      	b.n	8009a24 <_printf_common+0xa8>
 8009a12:	2301      	movs	r3, #1
 8009a14:	4652      	mov	r2, sl
 8009a16:	4641      	mov	r1, r8
 8009a18:	4638      	mov	r0, r7
 8009a1a:	47c8      	blx	r9
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	d103      	bne.n	8009a28 <_printf_common+0xac>
 8009a20:	f04f 30ff 	mov.w	r0, #4294967295
 8009a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a28:	3501      	adds	r5, #1
 8009a2a:	e7c6      	b.n	80099ba <_printf_common+0x3e>
 8009a2c:	18e1      	adds	r1, r4, r3
 8009a2e:	1c5a      	adds	r2, r3, #1
 8009a30:	2030      	movs	r0, #48	@ 0x30
 8009a32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a36:	4422      	add	r2, r4
 8009a38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a40:	3302      	adds	r3, #2
 8009a42:	e7c7      	b.n	80099d4 <_printf_common+0x58>
 8009a44:	2301      	movs	r3, #1
 8009a46:	4622      	mov	r2, r4
 8009a48:	4641      	mov	r1, r8
 8009a4a:	4638      	mov	r0, r7
 8009a4c:	47c8      	blx	r9
 8009a4e:	3001      	adds	r0, #1
 8009a50:	d0e6      	beq.n	8009a20 <_printf_common+0xa4>
 8009a52:	3601      	adds	r6, #1
 8009a54:	e7d9      	b.n	8009a0a <_printf_common+0x8e>
	...

08009a58 <_printf_i>:
 8009a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a5c:	7e0f      	ldrb	r7, [r1, #24]
 8009a5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a60:	2f78      	cmp	r7, #120	@ 0x78
 8009a62:	4691      	mov	r9, r2
 8009a64:	4680      	mov	r8, r0
 8009a66:	460c      	mov	r4, r1
 8009a68:	469a      	mov	sl, r3
 8009a6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a6e:	d807      	bhi.n	8009a80 <_printf_i+0x28>
 8009a70:	2f62      	cmp	r7, #98	@ 0x62
 8009a72:	d80a      	bhi.n	8009a8a <_printf_i+0x32>
 8009a74:	2f00      	cmp	r7, #0
 8009a76:	f000 80d2 	beq.w	8009c1e <_printf_i+0x1c6>
 8009a7a:	2f58      	cmp	r7, #88	@ 0x58
 8009a7c:	f000 80b9 	beq.w	8009bf2 <_printf_i+0x19a>
 8009a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a88:	e03a      	b.n	8009b00 <_printf_i+0xa8>
 8009a8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a8e:	2b15      	cmp	r3, #21
 8009a90:	d8f6      	bhi.n	8009a80 <_printf_i+0x28>
 8009a92:	a101      	add	r1, pc, #4	@ (adr r1, 8009a98 <_printf_i+0x40>)
 8009a94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a98:	08009af1 	.word	0x08009af1
 8009a9c:	08009b05 	.word	0x08009b05
 8009aa0:	08009a81 	.word	0x08009a81
 8009aa4:	08009a81 	.word	0x08009a81
 8009aa8:	08009a81 	.word	0x08009a81
 8009aac:	08009a81 	.word	0x08009a81
 8009ab0:	08009b05 	.word	0x08009b05
 8009ab4:	08009a81 	.word	0x08009a81
 8009ab8:	08009a81 	.word	0x08009a81
 8009abc:	08009a81 	.word	0x08009a81
 8009ac0:	08009a81 	.word	0x08009a81
 8009ac4:	08009c05 	.word	0x08009c05
 8009ac8:	08009b2f 	.word	0x08009b2f
 8009acc:	08009bbf 	.word	0x08009bbf
 8009ad0:	08009a81 	.word	0x08009a81
 8009ad4:	08009a81 	.word	0x08009a81
 8009ad8:	08009c27 	.word	0x08009c27
 8009adc:	08009a81 	.word	0x08009a81
 8009ae0:	08009b2f 	.word	0x08009b2f
 8009ae4:	08009a81 	.word	0x08009a81
 8009ae8:	08009a81 	.word	0x08009a81
 8009aec:	08009bc7 	.word	0x08009bc7
 8009af0:	6833      	ldr	r3, [r6, #0]
 8009af2:	1d1a      	adds	r2, r3, #4
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	6032      	str	r2, [r6, #0]
 8009af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009afc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b00:	2301      	movs	r3, #1
 8009b02:	e09d      	b.n	8009c40 <_printf_i+0x1e8>
 8009b04:	6833      	ldr	r3, [r6, #0]
 8009b06:	6820      	ldr	r0, [r4, #0]
 8009b08:	1d19      	adds	r1, r3, #4
 8009b0a:	6031      	str	r1, [r6, #0]
 8009b0c:	0606      	lsls	r6, r0, #24
 8009b0e:	d501      	bpl.n	8009b14 <_printf_i+0xbc>
 8009b10:	681d      	ldr	r5, [r3, #0]
 8009b12:	e003      	b.n	8009b1c <_printf_i+0xc4>
 8009b14:	0645      	lsls	r5, r0, #25
 8009b16:	d5fb      	bpl.n	8009b10 <_printf_i+0xb8>
 8009b18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b1c:	2d00      	cmp	r5, #0
 8009b1e:	da03      	bge.n	8009b28 <_printf_i+0xd0>
 8009b20:	232d      	movs	r3, #45	@ 0x2d
 8009b22:	426d      	negs	r5, r5
 8009b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b28:	4859      	ldr	r0, [pc, #356]	@ (8009c90 <_printf_i+0x238>)
 8009b2a:	230a      	movs	r3, #10
 8009b2c:	e011      	b.n	8009b52 <_printf_i+0xfa>
 8009b2e:	6821      	ldr	r1, [r4, #0]
 8009b30:	6833      	ldr	r3, [r6, #0]
 8009b32:	0608      	lsls	r0, r1, #24
 8009b34:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b38:	d402      	bmi.n	8009b40 <_printf_i+0xe8>
 8009b3a:	0649      	lsls	r1, r1, #25
 8009b3c:	bf48      	it	mi
 8009b3e:	b2ad      	uxthmi	r5, r5
 8009b40:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b42:	4853      	ldr	r0, [pc, #332]	@ (8009c90 <_printf_i+0x238>)
 8009b44:	6033      	str	r3, [r6, #0]
 8009b46:	bf14      	ite	ne
 8009b48:	230a      	movne	r3, #10
 8009b4a:	2308      	moveq	r3, #8
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b52:	6866      	ldr	r6, [r4, #4]
 8009b54:	60a6      	str	r6, [r4, #8]
 8009b56:	2e00      	cmp	r6, #0
 8009b58:	bfa2      	ittt	ge
 8009b5a:	6821      	ldrge	r1, [r4, #0]
 8009b5c:	f021 0104 	bicge.w	r1, r1, #4
 8009b60:	6021      	strge	r1, [r4, #0]
 8009b62:	b90d      	cbnz	r5, 8009b68 <_printf_i+0x110>
 8009b64:	2e00      	cmp	r6, #0
 8009b66:	d04b      	beq.n	8009c00 <_printf_i+0x1a8>
 8009b68:	4616      	mov	r6, r2
 8009b6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b6e:	fb03 5711 	mls	r7, r3, r1, r5
 8009b72:	5dc7      	ldrb	r7, [r0, r7]
 8009b74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b78:	462f      	mov	r7, r5
 8009b7a:	42bb      	cmp	r3, r7
 8009b7c:	460d      	mov	r5, r1
 8009b7e:	d9f4      	bls.n	8009b6a <_printf_i+0x112>
 8009b80:	2b08      	cmp	r3, #8
 8009b82:	d10b      	bne.n	8009b9c <_printf_i+0x144>
 8009b84:	6823      	ldr	r3, [r4, #0]
 8009b86:	07df      	lsls	r7, r3, #31
 8009b88:	d508      	bpl.n	8009b9c <_printf_i+0x144>
 8009b8a:	6923      	ldr	r3, [r4, #16]
 8009b8c:	6861      	ldr	r1, [r4, #4]
 8009b8e:	4299      	cmp	r1, r3
 8009b90:	bfde      	ittt	le
 8009b92:	2330      	movle	r3, #48	@ 0x30
 8009b94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b9c:	1b92      	subs	r2, r2, r6
 8009b9e:	6122      	str	r2, [r4, #16]
 8009ba0:	f8cd a000 	str.w	sl, [sp]
 8009ba4:	464b      	mov	r3, r9
 8009ba6:	aa03      	add	r2, sp, #12
 8009ba8:	4621      	mov	r1, r4
 8009baa:	4640      	mov	r0, r8
 8009bac:	f7ff fee6 	bl	800997c <_printf_common>
 8009bb0:	3001      	adds	r0, #1
 8009bb2:	d14a      	bne.n	8009c4a <_printf_i+0x1f2>
 8009bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb8:	b004      	add	sp, #16
 8009bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	f043 0320 	orr.w	r3, r3, #32
 8009bc4:	6023      	str	r3, [r4, #0]
 8009bc6:	4833      	ldr	r0, [pc, #204]	@ (8009c94 <_printf_i+0x23c>)
 8009bc8:	2778      	movs	r7, #120	@ 0x78
 8009bca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bce:	6823      	ldr	r3, [r4, #0]
 8009bd0:	6831      	ldr	r1, [r6, #0]
 8009bd2:	061f      	lsls	r7, r3, #24
 8009bd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bd8:	d402      	bmi.n	8009be0 <_printf_i+0x188>
 8009bda:	065f      	lsls	r7, r3, #25
 8009bdc:	bf48      	it	mi
 8009bde:	b2ad      	uxthmi	r5, r5
 8009be0:	6031      	str	r1, [r6, #0]
 8009be2:	07d9      	lsls	r1, r3, #31
 8009be4:	bf44      	itt	mi
 8009be6:	f043 0320 	orrmi.w	r3, r3, #32
 8009bea:	6023      	strmi	r3, [r4, #0]
 8009bec:	b11d      	cbz	r5, 8009bf6 <_printf_i+0x19e>
 8009bee:	2310      	movs	r3, #16
 8009bf0:	e7ac      	b.n	8009b4c <_printf_i+0xf4>
 8009bf2:	4827      	ldr	r0, [pc, #156]	@ (8009c90 <_printf_i+0x238>)
 8009bf4:	e7e9      	b.n	8009bca <_printf_i+0x172>
 8009bf6:	6823      	ldr	r3, [r4, #0]
 8009bf8:	f023 0320 	bic.w	r3, r3, #32
 8009bfc:	6023      	str	r3, [r4, #0]
 8009bfe:	e7f6      	b.n	8009bee <_printf_i+0x196>
 8009c00:	4616      	mov	r6, r2
 8009c02:	e7bd      	b.n	8009b80 <_printf_i+0x128>
 8009c04:	6833      	ldr	r3, [r6, #0]
 8009c06:	6825      	ldr	r5, [r4, #0]
 8009c08:	6961      	ldr	r1, [r4, #20]
 8009c0a:	1d18      	adds	r0, r3, #4
 8009c0c:	6030      	str	r0, [r6, #0]
 8009c0e:	062e      	lsls	r6, r5, #24
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	d501      	bpl.n	8009c18 <_printf_i+0x1c0>
 8009c14:	6019      	str	r1, [r3, #0]
 8009c16:	e002      	b.n	8009c1e <_printf_i+0x1c6>
 8009c18:	0668      	lsls	r0, r5, #25
 8009c1a:	d5fb      	bpl.n	8009c14 <_printf_i+0x1bc>
 8009c1c:	8019      	strh	r1, [r3, #0]
 8009c1e:	2300      	movs	r3, #0
 8009c20:	6123      	str	r3, [r4, #16]
 8009c22:	4616      	mov	r6, r2
 8009c24:	e7bc      	b.n	8009ba0 <_printf_i+0x148>
 8009c26:	6833      	ldr	r3, [r6, #0]
 8009c28:	1d1a      	adds	r2, r3, #4
 8009c2a:	6032      	str	r2, [r6, #0]
 8009c2c:	681e      	ldr	r6, [r3, #0]
 8009c2e:	6862      	ldr	r2, [r4, #4]
 8009c30:	2100      	movs	r1, #0
 8009c32:	4630      	mov	r0, r6
 8009c34:	f7f6 faec 	bl	8000210 <memchr>
 8009c38:	b108      	cbz	r0, 8009c3e <_printf_i+0x1e6>
 8009c3a:	1b80      	subs	r0, r0, r6
 8009c3c:	6060      	str	r0, [r4, #4]
 8009c3e:	6863      	ldr	r3, [r4, #4]
 8009c40:	6123      	str	r3, [r4, #16]
 8009c42:	2300      	movs	r3, #0
 8009c44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c48:	e7aa      	b.n	8009ba0 <_printf_i+0x148>
 8009c4a:	6923      	ldr	r3, [r4, #16]
 8009c4c:	4632      	mov	r2, r6
 8009c4e:	4649      	mov	r1, r9
 8009c50:	4640      	mov	r0, r8
 8009c52:	47d0      	blx	sl
 8009c54:	3001      	adds	r0, #1
 8009c56:	d0ad      	beq.n	8009bb4 <_printf_i+0x15c>
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	079b      	lsls	r3, r3, #30
 8009c5c:	d413      	bmi.n	8009c86 <_printf_i+0x22e>
 8009c5e:	68e0      	ldr	r0, [r4, #12]
 8009c60:	9b03      	ldr	r3, [sp, #12]
 8009c62:	4298      	cmp	r0, r3
 8009c64:	bfb8      	it	lt
 8009c66:	4618      	movlt	r0, r3
 8009c68:	e7a6      	b.n	8009bb8 <_printf_i+0x160>
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	4632      	mov	r2, r6
 8009c6e:	4649      	mov	r1, r9
 8009c70:	4640      	mov	r0, r8
 8009c72:	47d0      	blx	sl
 8009c74:	3001      	adds	r0, #1
 8009c76:	d09d      	beq.n	8009bb4 <_printf_i+0x15c>
 8009c78:	3501      	adds	r5, #1
 8009c7a:	68e3      	ldr	r3, [r4, #12]
 8009c7c:	9903      	ldr	r1, [sp, #12]
 8009c7e:	1a5b      	subs	r3, r3, r1
 8009c80:	42ab      	cmp	r3, r5
 8009c82:	dcf2      	bgt.n	8009c6a <_printf_i+0x212>
 8009c84:	e7eb      	b.n	8009c5e <_printf_i+0x206>
 8009c86:	2500      	movs	r5, #0
 8009c88:	f104 0619 	add.w	r6, r4, #25
 8009c8c:	e7f5      	b.n	8009c7a <_printf_i+0x222>
 8009c8e:	bf00      	nop
 8009c90:	0800bfd6 	.word	0x0800bfd6
 8009c94:	0800bfe7 	.word	0x0800bfe7

08009c98 <std>:
 8009c98:	2300      	movs	r3, #0
 8009c9a:	b510      	push	{r4, lr}
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	e9c0 3300 	strd	r3, r3, [r0]
 8009ca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ca6:	6083      	str	r3, [r0, #8]
 8009ca8:	8181      	strh	r1, [r0, #12]
 8009caa:	6643      	str	r3, [r0, #100]	@ 0x64
 8009cac:	81c2      	strh	r2, [r0, #14]
 8009cae:	6183      	str	r3, [r0, #24]
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	2208      	movs	r2, #8
 8009cb4:	305c      	adds	r0, #92	@ 0x5c
 8009cb6:	f000 f9f9 	bl	800a0ac <memset>
 8009cba:	4b0d      	ldr	r3, [pc, #52]	@ (8009cf0 <std+0x58>)
 8009cbc:	6263      	str	r3, [r4, #36]	@ 0x24
 8009cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8009cf4 <std+0x5c>)
 8009cc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8009cf8 <std+0x60>)
 8009cc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8009cfc <std+0x64>)
 8009cc8:	6323      	str	r3, [r4, #48]	@ 0x30
 8009cca:	4b0d      	ldr	r3, [pc, #52]	@ (8009d00 <std+0x68>)
 8009ccc:	6224      	str	r4, [r4, #32]
 8009cce:	429c      	cmp	r4, r3
 8009cd0:	d006      	beq.n	8009ce0 <std+0x48>
 8009cd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009cd6:	4294      	cmp	r4, r2
 8009cd8:	d002      	beq.n	8009ce0 <std+0x48>
 8009cda:	33d0      	adds	r3, #208	@ 0xd0
 8009cdc:	429c      	cmp	r4, r3
 8009cde:	d105      	bne.n	8009cec <std+0x54>
 8009ce0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ce8:	f000 ba5c 	b.w	800a1a4 <__retarget_lock_init_recursive>
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	bf00      	nop
 8009cf0:	08009efd 	.word	0x08009efd
 8009cf4:	08009f1f 	.word	0x08009f1f
 8009cf8:	08009f57 	.word	0x08009f57
 8009cfc:	08009f7b 	.word	0x08009f7b
 8009d00:	200209dc 	.word	0x200209dc

08009d04 <stdio_exit_handler>:
 8009d04:	4a02      	ldr	r2, [pc, #8]	@ (8009d10 <stdio_exit_handler+0xc>)
 8009d06:	4903      	ldr	r1, [pc, #12]	@ (8009d14 <stdio_exit_handler+0x10>)
 8009d08:	4803      	ldr	r0, [pc, #12]	@ (8009d18 <stdio_exit_handler+0x14>)
 8009d0a:	f000 b869 	b.w	8009de0 <_fwalk_sglue>
 8009d0e:	bf00      	nop
 8009d10:	20000050 	.word	0x20000050
 8009d14:	0800baf1 	.word	0x0800baf1
 8009d18:	20000060 	.word	0x20000060

08009d1c <cleanup_stdio>:
 8009d1c:	6841      	ldr	r1, [r0, #4]
 8009d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8009d50 <cleanup_stdio+0x34>)
 8009d20:	4299      	cmp	r1, r3
 8009d22:	b510      	push	{r4, lr}
 8009d24:	4604      	mov	r4, r0
 8009d26:	d001      	beq.n	8009d2c <cleanup_stdio+0x10>
 8009d28:	f001 fee2 	bl	800baf0 <_fflush_r>
 8009d2c:	68a1      	ldr	r1, [r4, #8]
 8009d2e:	4b09      	ldr	r3, [pc, #36]	@ (8009d54 <cleanup_stdio+0x38>)
 8009d30:	4299      	cmp	r1, r3
 8009d32:	d002      	beq.n	8009d3a <cleanup_stdio+0x1e>
 8009d34:	4620      	mov	r0, r4
 8009d36:	f001 fedb 	bl	800baf0 <_fflush_r>
 8009d3a:	68e1      	ldr	r1, [r4, #12]
 8009d3c:	4b06      	ldr	r3, [pc, #24]	@ (8009d58 <cleanup_stdio+0x3c>)
 8009d3e:	4299      	cmp	r1, r3
 8009d40:	d004      	beq.n	8009d4c <cleanup_stdio+0x30>
 8009d42:	4620      	mov	r0, r4
 8009d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d48:	f001 bed2 	b.w	800baf0 <_fflush_r>
 8009d4c:	bd10      	pop	{r4, pc}
 8009d4e:	bf00      	nop
 8009d50:	200209dc 	.word	0x200209dc
 8009d54:	20020a44 	.word	0x20020a44
 8009d58:	20020aac 	.word	0x20020aac

08009d5c <global_stdio_init.part.0>:
 8009d5c:	b510      	push	{r4, lr}
 8009d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8009d8c <global_stdio_init.part.0+0x30>)
 8009d60:	4c0b      	ldr	r4, [pc, #44]	@ (8009d90 <global_stdio_init.part.0+0x34>)
 8009d62:	4a0c      	ldr	r2, [pc, #48]	@ (8009d94 <global_stdio_init.part.0+0x38>)
 8009d64:	601a      	str	r2, [r3, #0]
 8009d66:	4620      	mov	r0, r4
 8009d68:	2200      	movs	r2, #0
 8009d6a:	2104      	movs	r1, #4
 8009d6c:	f7ff ff94 	bl	8009c98 <std>
 8009d70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d74:	2201      	movs	r2, #1
 8009d76:	2109      	movs	r1, #9
 8009d78:	f7ff ff8e 	bl	8009c98 <std>
 8009d7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d80:	2202      	movs	r2, #2
 8009d82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d86:	2112      	movs	r1, #18
 8009d88:	f7ff bf86 	b.w	8009c98 <std>
 8009d8c:	20020b14 	.word	0x20020b14
 8009d90:	200209dc 	.word	0x200209dc
 8009d94:	08009d05 	.word	0x08009d05

08009d98 <__sfp_lock_acquire>:
 8009d98:	4801      	ldr	r0, [pc, #4]	@ (8009da0 <__sfp_lock_acquire+0x8>)
 8009d9a:	f000 ba04 	b.w	800a1a6 <__retarget_lock_acquire_recursive>
 8009d9e:	bf00      	nop
 8009da0:	20020b1d 	.word	0x20020b1d

08009da4 <__sfp_lock_release>:
 8009da4:	4801      	ldr	r0, [pc, #4]	@ (8009dac <__sfp_lock_release+0x8>)
 8009da6:	f000 b9ff 	b.w	800a1a8 <__retarget_lock_release_recursive>
 8009daa:	bf00      	nop
 8009dac:	20020b1d 	.word	0x20020b1d

08009db0 <__sinit>:
 8009db0:	b510      	push	{r4, lr}
 8009db2:	4604      	mov	r4, r0
 8009db4:	f7ff fff0 	bl	8009d98 <__sfp_lock_acquire>
 8009db8:	6a23      	ldr	r3, [r4, #32]
 8009dba:	b11b      	cbz	r3, 8009dc4 <__sinit+0x14>
 8009dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dc0:	f7ff bff0 	b.w	8009da4 <__sfp_lock_release>
 8009dc4:	4b04      	ldr	r3, [pc, #16]	@ (8009dd8 <__sinit+0x28>)
 8009dc6:	6223      	str	r3, [r4, #32]
 8009dc8:	4b04      	ldr	r3, [pc, #16]	@ (8009ddc <__sinit+0x2c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1f5      	bne.n	8009dbc <__sinit+0xc>
 8009dd0:	f7ff ffc4 	bl	8009d5c <global_stdio_init.part.0>
 8009dd4:	e7f2      	b.n	8009dbc <__sinit+0xc>
 8009dd6:	bf00      	nop
 8009dd8:	08009d1d 	.word	0x08009d1d
 8009ddc:	20020b14 	.word	0x20020b14

08009de0 <_fwalk_sglue>:
 8009de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de4:	4607      	mov	r7, r0
 8009de6:	4688      	mov	r8, r1
 8009de8:	4614      	mov	r4, r2
 8009dea:	2600      	movs	r6, #0
 8009dec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009df0:	f1b9 0901 	subs.w	r9, r9, #1
 8009df4:	d505      	bpl.n	8009e02 <_fwalk_sglue+0x22>
 8009df6:	6824      	ldr	r4, [r4, #0]
 8009df8:	2c00      	cmp	r4, #0
 8009dfa:	d1f7      	bne.n	8009dec <_fwalk_sglue+0xc>
 8009dfc:	4630      	mov	r0, r6
 8009dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e02:	89ab      	ldrh	r3, [r5, #12]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	d907      	bls.n	8009e18 <_fwalk_sglue+0x38>
 8009e08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	d003      	beq.n	8009e18 <_fwalk_sglue+0x38>
 8009e10:	4629      	mov	r1, r5
 8009e12:	4638      	mov	r0, r7
 8009e14:	47c0      	blx	r8
 8009e16:	4306      	orrs	r6, r0
 8009e18:	3568      	adds	r5, #104	@ 0x68
 8009e1a:	e7e9      	b.n	8009df0 <_fwalk_sglue+0x10>

08009e1c <iprintf>:
 8009e1c:	b40f      	push	{r0, r1, r2, r3}
 8009e1e:	b507      	push	{r0, r1, r2, lr}
 8009e20:	4906      	ldr	r1, [pc, #24]	@ (8009e3c <iprintf+0x20>)
 8009e22:	ab04      	add	r3, sp, #16
 8009e24:	6808      	ldr	r0, [r1, #0]
 8009e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e2a:	6881      	ldr	r1, [r0, #8]
 8009e2c:	9301      	str	r3, [sp, #4]
 8009e2e:	f001 fcc3 	bl	800b7b8 <_vfiprintf_r>
 8009e32:	b003      	add	sp, #12
 8009e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e38:	b004      	add	sp, #16
 8009e3a:	4770      	bx	lr
 8009e3c:	2000005c 	.word	0x2000005c

08009e40 <_puts_r>:
 8009e40:	6a03      	ldr	r3, [r0, #32]
 8009e42:	b570      	push	{r4, r5, r6, lr}
 8009e44:	6884      	ldr	r4, [r0, #8]
 8009e46:	4605      	mov	r5, r0
 8009e48:	460e      	mov	r6, r1
 8009e4a:	b90b      	cbnz	r3, 8009e50 <_puts_r+0x10>
 8009e4c:	f7ff ffb0 	bl	8009db0 <__sinit>
 8009e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e52:	07db      	lsls	r3, r3, #31
 8009e54:	d405      	bmi.n	8009e62 <_puts_r+0x22>
 8009e56:	89a3      	ldrh	r3, [r4, #12]
 8009e58:	0598      	lsls	r0, r3, #22
 8009e5a:	d402      	bmi.n	8009e62 <_puts_r+0x22>
 8009e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e5e:	f000 f9a2 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	0719      	lsls	r1, r3, #28
 8009e66:	d502      	bpl.n	8009e6e <_puts_r+0x2e>
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d135      	bne.n	8009eda <_puts_r+0x9a>
 8009e6e:	4621      	mov	r1, r4
 8009e70:	4628      	mov	r0, r5
 8009e72:	f000 f8c5 	bl	800a000 <__swsetup_r>
 8009e76:	b380      	cbz	r0, 8009eda <_puts_r+0x9a>
 8009e78:	f04f 35ff 	mov.w	r5, #4294967295
 8009e7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e7e:	07da      	lsls	r2, r3, #31
 8009e80:	d405      	bmi.n	8009e8e <_puts_r+0x4e>
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	059b      	lsls	r3, r3, #22
 8009e86:	d402      	bmi.n	8009e8e <_puts_r+0x4e>
 8009e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e8a:	f000 f98d 	bl	800a1a8 <__retarget_lock_release_recursive>
 8009e8e:	4628      	mov	r0, r5
 8009e90:	bd70      	pop	{r4, r5, r6, pc}
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	da04      	bge.n	8009ea0 <_puts_r+0x60>
 8009e96:	69a2      	ldr	r2, [r4, #24]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	dc17      	bgt.n	8009ecc <_puts_r+0x8c>
 8009e9c:	290a      	cmp	r1, #10
 8009e9e:	d015      	beq.n	8009ecc <_puts_r+0x8c>
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	6022      	str	r2, [r4, #0]
 8009ea6:	7019      	strb	r1, [r3, #0]
 8009ea8:	68a3      	ldr	r3, [r4, #8]
 8009eaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009eae:	3b01      	subs	r3, #1
 8009eb0:	60a3      	str	r3, [r4, #8]
 8009eb2:	2900      	cmp	r1, #0
 8009eb4:	d1ed      	bne.n	8009e92 <_puts_r+0x52>
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	da11      	bge.n	8009ede <_puts_r+0x9e>
 8009eba:	4622      	mov	r2, r4
 8009ebc:	210a      	movs	r1, #10
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	f000 f85f 	bl	8009f82 <__swbuf_r>
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	d0d7      	beq.n	8009e78 <_puts_r+0x38>
 8009ec8:	250a      	movs	r5, #10
 8009eca:	e7d7      	b.n	8009e7c <_puts_r+0x3c>
 8009ecc:	4622      	mov	r2, r4
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f000 f857 	bl	8009f82 <__swbuf_r>
 8009ed4:	3001      	adds	r0, #1
 8009ed6:	d1e7      	bne.n	8009ea8 <_puts_r+0x68>
 8009ed8:	e7ce      	b.n	8009e78 <_puts_r+0x38>
 8009eda:	3e01      	subs	r6, #1
 8009edc:	e7e4      	b.n	8009ea8 <_puts_r+0x68>
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	1c5a      	adds	r2, r3, #1
 8009ee2:	6022      	str	r2, [r4, #0]
 8009ee4:	220a      	movs	r2, #10
 8009ee6:	701a      	strb	r2, [r3, #0]
 8009ee8:	e7ee      	b.n	8009ec8 <_puts_r+0x88>
	...

08009eec <puts>:
 8009eec:	4b02      	ldr	r3, [pc, #8]	@ (8009ef8 <puts+0xc>)
 8009eee:	4601      	mov	r1, r0
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	f7ff bfa5 	b.w	8009e40 <_puts_r>
 8009ef6:	bf00      	nop
 8009ef8:	2000005c 	.word	0x2000005c

08009efc <__sread>:
 8009efc:	b510      	push	{r4, lr}
 8009efe:	460c      	mov	r4, r1
 8009f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f04:	f000 f900 	bl	800a108 <_read_r>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	bfab      	itete	ge
 8009f0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8009f10:	181b      	addge	r3, r3, r0
 8009f12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f16:	bfac      	ite	ge
 8009f18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f1a:	81a3      	strhlt	r3, [r4, #12]
 8009f1c:	bd10      	pop	{r4, pc}

08009f1e <__swrite>:
 8009f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f22:	461f      	mov	r7, r3
 8009f24:	898b      	ldrh	r3, [r1, #12]
 8009f26:	05db      	lsls	r3, r3, #23
 8009f28:	4605      	mov	r5, r0
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	4616      	mov	r6, r2
 8009f2e:	d505      	bpl.n	8009f3c <__swrite+0x1e>
 8009f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f34:	2302      	movs	r3, #2
 8009f36:	2200      	movs	r2, #0
 8009f38:	f000 f8d4 	bl	800a0e4 <_lseek_r>
 8009f3c:	89a3      	ldrh	r3, [r4, #12]
 8009f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f46:	81a3      	strh	r3, [r4, #12]
 8009f48:	4632      	mov	r2, r6
 8009f4a:	463b      	mov	r3, r7
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f52:	f000 b8eb 	b.w	800a12c <_write_r>

08009f56 <__sseek>:
 8009f56:	b510      	push	{r4, lr}
 8009f58:	460c      	mov	r4, r1
 8009f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f5e:	f000 f8c1 	bl	800a0e4 <_lseek_r>
 8009f62:	1c43      	adds	r3, r0, #1
 8009f64:	89a3      	ldrh	r3, [r4, #12]
 8009f66:	bf15      	itete	ne
 8009f68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f72:	81a3      	strheq	r3, [r4, #12]
 8009f74:	bf18      	it	ne
 8009f76:	81a3      	strhne	r3, [r4, #12]
 8009f78:	bd10      	pop	{r4, pc}

08009f7a <__sclose>:
 8009f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f7e:	f000 b8a1 	b.w	800a0c4 <_close_r>

08009f82 <__swbuf_r>:
 8009f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f84:	460e      	mov	r6, r1
 8009f86:	4614      	mov	r4, r2
 8009f88:	4605      	mov	r5, r0
 8009f8a:	b118      	cbz	r0, 8009f94 <__swbuf_r+0x12>
 8009f8c:	6a03      	ldr	r3, [r0, #32]
 8009f8e:	b90b      	cbnz	r3, 8009f94 <__swbuf_r+0x12>
 8009f90:	f7ff ff0e 	bl	8009db0 <__sinit>
 8009f94:	69a3      	ldr	r3, [r4, #24]
 8009f96:	60a3      	str	r3, [r4, #8]
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	071a      	lsls	r2, r3, #28
 8009f9c:	d501      	bpl.n	8009fa2 <__swbuf_r+0x20>
 8009f9e:	6923      	ldr	r3, [r4, #16]
 8009fa0:	b943      	cbnz	r3, 8009fb4 <__swbuf_r+0x32>
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	f000 f82b 	bl	800a000 <__swsetup_r>
 8009faa:	b118      	cbz	r0, 8009fb4 <__swbuf_r+0x32>
 8009fac:	f04f 37ff 	mov.w	r7, #4294967295
 8009fb0:	4638      	mov	r0, r7
 8009fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fb4:	6823      	ldr	r3, [r4, #0]
 8009fb6:	6922      	ldr	r2, [r4, #16]
 8009fb8:	1a98      	subs	r0, r3, r2
 8009fba:	6963      	ldr	r3, [r4, #20]
 8009fbc:	b2f6      	uxtb	r6, r6
 8009fbe:	4283      	cmp	r3, r0
 8009fc0:	4637      	mov	r7, r6
 8009fc2:	dc05      	bgt.n	8009fd0 <__swbuf_r+0x4e>
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	f001 fd92 	bl	800baf0 <_fflush_r>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d1ed      	bne.n	8009fac <__swbuf_r+0x2a>
 8009fd0:	68a3      	ldr	r3, [r4, #8]
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	60a3      	str	r3, [r4, #8]
 8009fd6:	6823      	ldr	r3, [r4, #0]
 8009fd8:	1c5a      	adds	r2, r3, #1
 8009fda:	6022      	str	r2, [r4, #0]
 8009fdc:	701e      	strb	r6, [r3, #0]
 8009fde:	6962      	ldr	r2, [r4, #20]
 8009fe0:	1c43      	adds	r3, r0, #1
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d004      	beq.n	8009ff0 <__swbuf_r+0x6e>
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	07db      	lsls	r3, r3, #31
 8009fea:	d5e1      	bpl.n	8009fb0 <__swbuf_r+0x2e>
 8009fec:	2e0a      	cmp	r6, #10
 8009fee:	d1df      	bne.n	8009fb0 <__swbuf_r+0x2e>
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	f001 fd7c 	bl	800baf0 <_fflush_r>
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d0d9      	beq.n	8009fb0 <__swbuf_r+0x2e>
 8009ffc:	e7d6      	b.n	8009fac <__swbuf_r+0x2a>
	...

0800a000 <__swsetup_r>:
 800a000:	b538      	push	{r3, r4, r5, lr}
 800a002:	4b29      	ldr	r3, [pc, #164]	@ (800a0a8 <__swsetup_r+0xa8>)
 800a004:	4605      	mov	r5, r0
 800a006:	6818      	ldr	r0, [r3, #0]
 800a008:	460c      	mov	r4, r1
 800a00a:	b118      	cbz	r0, 800a014 <__swsetup_r+0x14>
 800a00c:	6a03      	ldr	r3, [r0, #32]
 800a00e:	b90b      	cbnz	r3, 800a014 <__swsetup_r+0x14>
 800a010:	f7ff fece 	bl	8009db0 <__sinit>
 800a014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a018:	0719      	lsls	r1, r3, #28
 800a01a:	d422      	bmi.n	800a062 <__swsetup_r+0x62>
 800a01c:	06da      	lsls	r2, r3, #27
 800a01e:	d407      	bmi.n	800a030 <__swsetup_r+0x30>
 800a020:	2209      	movs	r2, #9
 800a022:	602a      	str	r2, [r5, #0]
 800a024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a028:	81a3      	strh	r3, [r4, #12]
 800a02a:	f04f 30ff 	mov.w	r0, #4294967295
 800a02e:	e033      	b.n	800a098 <__swsetup_r+0x98>
 800a030:	0758      	lsls	r0, r3, #29
 800a032:	d512      	bpl.n	800a05a <__swsetup_r+0x5a>
 800a034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a036:	b141      	cbz	r1, 800a04a <__swsetup_r+0x4a>
 800a038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a03c:	4299      	cmp	r1, r3
 800a03e:	d002      	beq.n	800a046 <__swsetup_r+0x46>
 800a040:	4628      	mov	r0, r5
 800a042:	f000 ff0d 	bl	800ae60 <_free_r>
 800a046:	2300      	movs	r3, #0
 800a048:	6363      	str	r3, [r4, #52]	@ 0x34
 800a04a:	89a3      	ldrh	r3, [r4, #12]
 800a04c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a050:	81a3      	strh	r3, [r4, #12]
 800a052:	2300      	movs	r3, #0
 800a054:	6063      	str	r3, [r4, #4]
 800a056:	6923      	ldr	r3, [r4, #16]
 800a058:	6023      	str	r3, [r4, #0]
 800a05a:	89a3      	ldrh	r3, [r4, #12]
 800a05c:	f043 0308 	orr.w	r3, r3, #8
 800a060:	81a3      	strh	r3, [r4, #12]
 800a062:	6923      	ldr	r3, [r4, #16]
 800a064:	b94b      	cbnz	r3, 800a07a <__swsetup_r+0x7a>
 800a066:	89a3      	ldrh	r3, [r4, #12]
 800a068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a06c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a070:	d003      	beq.n	800a07a <__swsetup_r+0x7a>
 800a072:	4621      	mov	r1, r4
 800a074:	4628      	mov	r0, r5
 800a076:	f001 fd89 	bl	800bb8c <__smakebuf_r>
 800a07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a07e:	f013 0201 	ands.w	r2, r3, #1
 800a082:	d00a      	beq.n	800a09a <__swsetup_r+0x9a>
 800a084:	2200      	movs	r2, #0
 800a086:	60a2      	str	r2, [r4, #8]
 800a088:	6962      	ldr	r2, [r4, #20]
 800a08a:	4252      	negs	r2, r2
 800a08c:	61a2      	str	r2, [r4, #24]
 800a08e:	6922      	ldr	r2, [r4, #16]
 800a090:	b942      	cbnz	r2, 800a0a4 <__swsetup_r+0xa4>
 800a092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a096:	d1c5      	bne.n	800a024 <__swsetup_r+0x24>
 800a098:	bd38      	pop	{r3, r4, r5, pc}
 800a09a:	0799      	lsls	r1, r3, #30
 800a09c:	bf58      	it	pl
 800a09e:	6962      	ldrpl	r2, [r4, #20]
 800a0a0:	60a2      	str	r2, [r4, #8]
 800a0a2:	e7f4      	b.n	800a08e <__swsetup_r+0x8e>
 800a0a4:	2000      	movs	r0, #0
 800a0a6:	e7f7      	b.n	800a098 <__swsetup_r+0x98>
 800a0a8:	2000005c 	.word	0x2000005c

0800a0ac <memset>:
 800a0ac:	4402      	add	r2, r0
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d100      	bne.n	800a0b6 <memset+0xa>
 800a0b4:	4770      	bx	lr
 800a0b6:	f803 1b01 	strb.w	r1, [r3], #1
 800a0ba:	e7f9      	b.n	800a0b0 <memset+0x4>

0800a0bc <_localeconv_r>:
 800a0bc:	4800      	ldr	r0, [pc, #0]	@ (800a0c0 <_localeconv_r+0x4>)
 800a0be:	4770      	bx	lr
 800a0c0:	2000019c 	.word	0x2000019c

0800a0c4 <_close_r>:
 800a0c4:	b538      	push	{r3, r4, r5, lr}
 800a0c6:	4d06      	ldr	r5, [pc, #24]	@ (800a0e0 <_close_r+0x1c>)
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	4608      	mov	r0, r1
 800a0ce:	602b      	str	r3, [r5, #0]
 800a0d0:	f7f7 ff1e 	bl	8001f10 <_close>
 800a0d4:	1c43      	adds	r3, r0, #1
 800a0d6:	d102      	bne.n	800a0de <_close_r+0x1a>
 800a0d8:	682b      	ldr	r3, [r5, #0]
 800a0da:	b103      	cbz	r3, 800a0de <_close_r+0x1a>
 800a0dc:	6023      	str	r3, [r4, #0]
 800a0de:	bd38      	pop	{r3, r4, r5, pc}
 800a0e0:	20020b18 	.word	0x20020b18

0800a0e4 <_lseek_r>:
 800a0e4:	b538      	push	{r3, r4, r5, lr}
 800a0e6:	4d07      	ldr	r5, [pc, #28]	@ (800a104 <_lseek_r+0x20>)
 800a0e8:	4604      	mov	r4, r0
 800a0ea:	4608      	mov	r0, r1
 800a0ec:	4611      	mov	r1, r2
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	602a      	str	r2, [r5, #0]
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	f7f7 ff33 	bl	8001f5e <_lseek>
 800a0f8:	1c43      	adds	r3, r0, #1
 800a0fa:	d102      	bne.n	800a102 <_lseek_r+0x1e>
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	b103      	cbz	r3, 800a102 <_lseek_r+0x1e>
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	bd38      	pop	{r3, r4, r5, pc}
 800a104:	20020b18 	.word	0x20020b18

0800a108 <_read_r>:
 800a108:	b538      	push	{r3, r4, r5, lr}
 800a10a:	4d07      	ldr	r5, [pc, #28]	@ (800a128 <_read_r+0x20>)
 800a10c:	4604      	mov	r4, r0
 800a10e:	4608      	mov	r0, r1
 800a110:	4611      	mov	r1, r2
 800a112:	2200      	movs	r2, #0
 800a114:	602a      	str	r2, [r5, #0]
 800a116:	461a      	mov	r2, r3
 800a118:	f7f7 fec1 	bl	8001e9e <_read>
 800a11c:	1c43      	adds	r3, r0, #1
 800a11e:	d102      	bne.n	800a126 <_read_r+0x1e>
 800a120:	682b      	ldr	r3, [r5, #0]
 800a122:	b103      	cbz	r3, 800a126 <_read_r+0x1e>
 800a124:	6023      	str	r3, [r4, #0]
 800a126:	bd38      	pop	{r3, r4, r5, pc}
 800a128:	20020b18 	.word	0x20020b18

0800a12c <_write_r>:
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4d07      	ldr	r5, [pc, #28]	@ (800a14c <_write_r+0x20>)
 800a130:	4604      	mov	r4, r0
 800a132:	4608      	mov	r0, r1
 800a134:	4611      	mov	r1, r2
 800a136:	2200      	movs	r2, #0
 800a138:	602a      	str	r2, [r5, #0]
 800a13a:	461a      	mov	r2, r3
 800a13c:	f7f7 fecc 	bl	8001ed8 <_write>
 800a140:	1c43      	adds	r3, r0, #1
 800a142:	d102      	bne.n	800a14a <_write_r+0x1e>
 800a144:	682b      	ldr	r3, [r5, #0]
 800a146:	b103      	cbz	r3, 800a14a <_write_r+0x1e>
 800a148:	6023      	str	r3, [r4, #0]
 800a14a:	bd38      	pop	{r3, r4, r5, pc}
 800a14c:	20020b18 	.word	0x20020b18

0800a150 <__errno>:
 800a150:	4b01      	ldr	r3, [pc, #4]	@ (800a158 <__errno+0x8>)
 800a152:	6818      	ldr	r0, [r3, #0]
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	2000005c 	.word	0x2000005c

0800a15c <__libc_init_array>:
 800a15c:	b570      	push	{r4, r5, r6, lr}
 800a15e:	4d0d      	ldr	r5, [pc, #52]	@ (800a194 <__libc_init_array+0x38>)
 800a160:	4c0d      	ldr	r4, [pc, #52]	@ (800a198 <__libc_init_array+0x3c>)
 800a162:	1b64      	subs	r4, r4, r5
 800a164:	10a4      	asrs	r4, r4, #2
 800a166:	2600      	movs	r6, #0
 800a168:	42a6      	cmp	r6, r4
 800a16a:	d109      	bne.n	800a180 <__libc_init_array+0x24>
 800a16c:	4d0b      	ldr	r5, [pc, #44]	@ (800a19c <__libc_init_array+0x40>)
 800a16e:	4c0c      	ldr	r4, [pc, #48]	@ (800a1a0 <__libc_init_array+0x44>)
 800a170:	f001 fe2a 	bl	800bdc8 <_init>
 800a174:	1b64      	subs	r4, r4, r5
 800a176:	10a4      	asrs	r4, r4, #2
 800a178:	2600      	movs	r6, #0
 800a17a:	42a6      	cmp	r6, r4
 800a17c:	d105      	bne.n	800a18a <__libc_init_array+0x2e>
 800a17e:	bd70      	pop	{r4, r5, r6, pc}
 800a180:	f855 3b04 	ldr.w	r3, [r5], #4
 800a184:	4798      	blx	r3
 800a186:	3601      	adds	r6, #1
 800a188:	e7ee      	b.n	800a168 <__libc_init_array+0xc>
 800a18a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a18e:	4798      	blx	r3
 800a190:	3601      	adds	r6, #1
 800a192:	e7f2      	b.n	800a17a <__libc_init_array+0x1e>
 800a194:	0800c340 	.word	0x0800c340
 800a198:	0800c340 	.word	0x0800c340
 800a19c:	0800c340 	.word	0x0800c340
 800a1a0:	0800c344 	.word	0x0800c344

0800a1a4 <__retarget_lock_init_recursive>:
 800a1a4:	4770      	bx	lr

0800a1a6 <__retarget_lock_acquire_recursive>:
 800a1a6:	4770      	bx	lr

0800a1a8 <__retarget_lock_release_recursive>:
 800a1a8:	4770      	bx	lr

0800a1aa <memcpy>:
 800a1aa:	440a      	add	r2, r1
 800a1ac:	4291      	cmp	r1, r2
 800a1ae:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1b2:	d100      	bne.n	800a1b6 <memcpy+0xc>
 800a1b4:	4770      	bx	lr
 800a1b6:	b510      	push	{r4, lr}
 800a1b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1c0:	4291      	cmp	r1, r2
 800a1c2:	d1f9      	bne.n	800a1b8 <memcpy+0xe>
 800a1c4:	bd10      	pop	{r4, pc}

0800a1c6 <quorem>:
 800a1c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ca:	6903      	ldr	r3, [r0, #16]
 800a1cc:	690c      	ldr	r4, [r1, #16]
 800a1ce:	42a3      	cmp	r3, r4
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	db7e      	blt.n	800a2d2 <quorem+0x10c>
 800a1d4:	3c01      	subs	r4, #1
 800a1d6:	f101 0814 	add.w	r8, r1, #20
 800a1da:	00a3      	lsls	r3, r4, #2
 800a1dc:	f100 0514 	add.w	r5, r0, #20
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1e6:	9301      	str	r3, [sp, #4]
 800a1e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a1ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a1f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800a1fc:	d32e      	bcc.n	800a25c <quorem+0x96>
 800a1fe:	f04f 0a00 	mov.w	sl, #0
 800a202:	46c4      	mov	ip, r8
 800a204:	46ae      	mov	lr, r5
 800a206:	46d3      	mov	fp, sl
 800a208:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a20c:	b298      	uxth	r0, r3
 800a20e:	fb06 a000 	mla	r0, r6, r0, sl
 800a212:	0c02      	lsrs	r2, r0, #16
 800a214:	0c1b      	lsrs	r3, r3, #16
 800a216:	fb06 2303 	mla	r3, r6, r3, r2
 800a21a:	f8de 2000 	ldr.w	r2, [lr]
 800a21e:	b280      	uxth	r0, r0
 800a220:	b292      	uxth	r2, r2
 800a222:	1a12      	subs	r2, r2, r0
 800a224:	445a      	add	r2, fp
 800a226:	f8de 0000 	ldr.w	r0, [lr]
 800a22a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a22e:	b29b      	uxth	r3, r3
 800a230:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a234:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a238:	b292      	uxth	r2, r2
 800a23a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a23e:	45e1      	cmp	r9, ip
 800a240:	f84e 2b04 	str.w	r2, [lr], #4
 800a244:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a248:	d2de      	bcs.n	800a208 <quorem+0x42>
 800a24a:	9b00      	ldr	r3, [sp, #0]
 800a24c:	58eb      	ldr	r3, [r5, r3]
 800a24e:	b92b      	cbnz	r3, 800a25c <quorem+0x96>
 800a250:	9b01      	ldr	r3, [sp, #4]
 800a252:	3b04      	subs	r3, #4
 800a254:	429d      	cmp	r5, r3
 800a256:	461a      	mov	r2, r3
 800a258:	d32f      	bcc.n	800a2ba <quorem+0xf4>
 800a25a:	613c      	str	r4, [r7, #16]
 800a25c:	4638      	mov	r0, r7
 800a25e:	f001 f979 	bl	800b554 <__mcmp>
 800a262:	2800      	cmp	r0, #0
 800a264:	db25      	blt.n	800a2b2 <quorem+0xec>
 800a266:	4629      	mov	r1, r5
 800a268:	2000      	movs	r0, #0
 800a26a:	f858 2b04 	ldr.w	r2, [r8], #4
 800a26e:	f8d1 c000 	ldr.w	ip, [r1]
 800a272:	fa1f fe82 	uxth.w	lr, r2
 800a276:	fa1f f38c 	uxth.w	r3, ip
 800a27a:	eba3 030e 	sub.w	r3, r3, lr
 800a27e:	4403      	add	r3, r0
 800a280:	0c12      	lsrs	r2, r2, #16
 800a282:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a286:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a290:	45c1      	cmp	r9, r8
 800a292:	f841 3b04 	str.w	r3, [r1], #4
 800a296:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a29a:	d2e6      	bcs.n	800a26a <quorem+0xa4>
 800a29c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2a4:	b922      	cbnz	r2, 800a2b0 <quorem+0xea>
 800a2a6:	3b04      	subs	r3, #4
 800a2a8:	429d      	cmp	r5, r3
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	d30b      	bcc.n	800a2c6 <quorem+0x100>
 800a2ae:	613c      	str	r4, [r7, #16]
 800a2b0:	3601      	adds	r6, #1
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	b003      	add	sp, #12
 800a2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ba:	6812      	ldr	r2, [r2, #0]
 800a2bc:	3b04      	subs	r3, #4
 800a2be:	2a00      	cmp	r2, #0
 800a2c0:	d1cb      	bne.n	800a25a <quorem+0x94>
 800a2c2:	3c01      	subs	r4, #1
 800a2c4:	e7c6      	b.n	800a254 <quorem+0x8e>
 800a2c6:	6812      	ldr	r2, [r2, #0]
 800a2c8:	3b04      	subs	r3, #4
 800a2ca:	2a00      	cmp	r2, #0
 800a2cc:	d1ef      	bne.n	800a2ae <quorem+0xe8>
 800a2ce:	3c01      	subs	r4, #1
 800a2d0:	e7ea      	b.n	800a2a8 <quorem+0xe2>
 800a2d2:	2000      	movs	r0, #0
 800a2d4:	e7ee      	b.n	800a2b4 <quorem+0xee>
	...

0800a2d8 <_dtoa_r>:
 800a2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2dc:	69c7      	ldr	r7, [r0, #28]
 800a2de:	b099      	sub	sp, #100	@ 0x64
 800a2e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a2e4:	ec55 4b10 	vmov	r4, r5, d0
 800a2e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a2ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800a2ec:	4683      	mov	fp, r0
 800a2ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a2f2:	b97f      	cbnz	r7, 800a314 <_dtoa_r+0x3c>
 800a2f4:	2010      	movs	r0, #16
 800a2f6:	f000 fdfd 	bl	800aef4 <malloc>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800a300:	b920      	cbnz	r0, 800a30c <_dtoa_r+0x34>
 800a302:	4ba7      	ldr	r3, [pc, #668]	@ (800a5a0 <_dtoa_r+0x2c8>)
 800a304:	21ef      	movs	r1, #239	@ 0xef
 800a306:	48a7      	ldr	r0, [pc, #668]	@ (800a5a4 <_dtoa_r+0x2cc>)
 800a308:	f001 fcae 	bl	800bc68 <__assert_func>
 800a30c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a310:	6007      	str	r7, [r0, #0]
 800a312:	60c7      	str	r7, [r0, #12]
 800a314:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a318:	6819      	ldr	r1, [r3, #0]
 800a31a:	b159      	cbz	r1, 800a334 <_dtoa_r+0x5c>
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	604a      	str	r2, [r1, #4]
 800a320:	2301      	movs	r3, #1
 800a322:	4093      	lsls	r3, r2
 800a324:	608b      	str	r3, [r1, #8]
 800a326:	4658      	mov	r0, fp
 800a328:	f000 feda 	bl	800b0e0 <_Bfree>
 800a32c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a330:	2200      	movs	r2, #0
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	1e2b      	subs	r3, r5, #0
 800a336:	bfb9      	ittee	lt
 800a338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a33c:	9303      	strlt	r3, [sp, #12]
 800a33e:	2300      	movge	r3, #0
 800a340:	6033      	strge	r3, [r6, #0]
 800a342:	9f03      	ldr	r7, [sp, #12]
 800a344:	4b98      	ldr	r3, [pc, #608]	@ (800a5a8 <_dtoa_r+0x2d0>)
 800a346:	bfbc      	itt	lt
 800a348:	2201      	movlt	r2, #1
 800a34a:	6032      	strlt	r2, [r6, #0]
 800a34c:	43bb      	bics	r3, r7
 800a34e:	d112      	bne.n	800a376 <_dtoa_r+0x9e>
 800a350:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a352:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a356:	6013      	str	r3, [r2, #0]
 800a358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a35c:	4323      	orrs	r3, r4
 800a35e:	f000 854d 	beq.w	800adfc <_dtoa_r+0xb24>
 800a362:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a364:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a5bc <_dtoa_r+0x2e4>
 800a368:	2b00      	cmp	r3, #0
 800a36a:	f000 854f 	beq.w	800ae0c <_dtoa_r+0xb34>
 800a36e:	f10a 0303 	add.w	r3, sl, #3
 800a372:	f000 bd49 	b.w	800ae08 <_dtoa_r+0xb30>
 800a376:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a37a:	2200      	movs	r2, #0
 800a37c:	ec51 0b17 	vmov	r0, r1, d7
 800a380:	2300      	movs	r3, #0
 800a382:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a386:	f7f6 fbbf 	bl	8000b08 <__aeabi_dcmpeq>
 800a38a:	4680      	mov	r8, r0
 800a38c:	b158      	cbz	r0, 800a3a6 <_dtoa_r+0xce>
 800a38e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a390:	2301      	movs	r3, #1
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a396:	b113      	cbz	r3, 800a39e <_dtoa_r+0xc6>
 800a398:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a39a:	4b84      	ldr	r3, [pc, #528]	@ (800a5ac <_dtoa_r+0x2d4>)
 800a39c:	6013      	str	r3, [r2, #0]
 800a39e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a5c0 <_dtoa_r+0x2e8>
 800a3a2:	f000 bd33 	b.w	800ae0c <_dtoa_r+0xb34>
 800a3a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3aa:	aa16      	add	r2, sp, #88	@ 0x58
 800a3ac:	a917      	add	r1, sp, #92	@ 0x5c
 800a3ae:	4658      	mov	r0, fp
 800a3b0:	f001 f980 	bl	800b6b4 <__d2b>
 800a3b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a3b8:	4681      	mov	r9, r0
 800a3ba:	2e00      	cmp	r6, #0
 800a3bc:	d077      	beq.n	800a4ae <_dtoa_r+0x1d6>
 800a3be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a3c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a3d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a3d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a3d8:	4619      	mov	r1, r3
 800a3da:	2200      	movs	r2, #0
 800a3dc:	4b74      	ldr	r3, [pc, #464]	@ (800a5b0 <_dtoa_r+0x2d8>)
 800a3de:	f7f5 ff73 	bl	80002c8 <__aeabi_dsub>
 800a3e2:	a369      	add	r3, pc, #420	@ (adr r3, 800a588 <_dtoa_r+0x2b0>)
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f7f6 f926 	bl	8000638 <__aeabi_dmul>
 800a3ec:	a368      	add	r3, pc, #416	@ (adr r3, 800a590 <_dtoa_r+0x2b8>)
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	f7f5 ff6b 	bl	80002cc <__adddf3>
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	460d      	mov	r5, r1
 800a3fc:	f7f6 f8b2 	bl	8000564 <__aeabi_i2d>
 800a400:	a365      	add	r3, pc, #404	@ (adr r3, 800a598 <_dtoa_r+0x2c0>)
 800a402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a406:	f7f6 f917 	bl	8000638 <__aeabi_dmul>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4620      	mov	r0, r4
 800a410:	4629      	mov	r1, r5
 800a412:	f7f5 ff5b 	bl	80002cc <__adddf3>
 800a416:	4604      	mov	r4, r0
 800a418:	460d      	mov	r5, r1
 800a41a:	f7f6 fbbd 	bl	8000b98 <__aeabi_d2iz>
 800a41e:	2200      	movs	r2, #0
 800a420:	4607      	mov	r7, r0
 800a422:	2300      	movs	r3, #0
 800a424:	4620      	mov	r0, r4
 800a426:	4629      	mov	r1, r5
 800a428:	f7f6 fb78 	bl	8000b1c <__aeabi_dcmplt>
 800a42c:	b140      	cbz	r0, 800a440 <_dtoa_r+0x168>
 800a42e:	4638      	mov	r0, r7
 800a430:	f7f6 f898 	bl	8000564 <__aeabi_i2d>
 800a434:	4622      	mov	r2, r4
 800a436:	462b      	mov	r3, r5
 800a438:	f7f6 fb66 	bl	8000b08 <__aeabi_dcmpeq>
 800a43c:	b900      	cbnz	r0, 800a440 <_dtoa_r+0x168>
 800a43e:	3f01      	subs	r7, #1
 800a440:	2f16      	cmp	r7, #22
 800a442:	d851      	bhi.n	800a4e8 <_dtoa_r+0x210>
 800a444:	4b5b      	ldr	r3, [pc, #364]	@ (800a5b4 <_dtoa_r+0x2dc>)
 800a446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a452:	f7f6 fb63 	bl	8000b1c <__aeabi_dcmplt>
 800a456:	2800      	cmp	r0, #0
 800a458:	d048      	beq.n	800a4ec <_dtoa_r+0x214>
 800a45a:	3f01      	subs	r7, #1
 800a45c:	2300      	movs	r3, #0
 800a45e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a460:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a462:	1b9b      	subs	r3, r3, r6
 800a464:	1e5a      	subs	r2, r3, #1
 800a466:	bf44      	itt	mi
 800a468:	f1c3 0801 	rsbmi	r8, r3, #1
 800a46c:	2300      	movmi	r3, #0
 800a46e:	9208      	str	r2, [sp, #32]
 800a470:	bf54      	ite	pl
 800a472:	f04f 0800 	movpl.w	r8, #0
 800a476:	9308      	strmi	r3, [sp, #32]
 800a478:	2f00      	cmp	r7, #0
 800a47a:	db39      	blt.n	800a4f0 <_dtoa_r+0x218>
 800a47c:	9b08      	ldr	r3, [sp, #32]
 800a47e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a480:	443b      	add	r3, r7
 800a482:	9308      	str	r3, [sp, #32]
 800a484:	2300      	movs	r3, #0
 800a486:	930a      	str	r3, [sp, #40]	@ 0x28
 800a488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a48a:	2b09      	cmp	r3, #9
 800a48c:	d864      	bhi.n	800a558 <_dtoa_r+0x280>
 800a48e:	2b05      	cmp	r3, #5
 800a490:	bfc4      	itt	gt
 800a492:	3b04      	subgt	r3, #4
 800a494:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a498:	f1a3 0302 	sub.w	r3, r3, #2
 800a49c:	bfcc      	ite	gt
 800a49e:	2400      	movgt	r4, #0
 800a4a0:	2401      	movle	r4, #1
 800a4a2:	2b03      	cmp	r3, #3
 800a4a4:	d863      	bhi.n	800a56e <_dtoa_r+0x296>
 800a4a6:	e8df f003 	tbb	[pc, r3]
 800a4aa:	372a      	.short	0x372a
 800a4ac:	5535      	.short	0x5535
 800a4ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a4b2:	441e      	add	r6, r3
 800a4b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a4b8:	2b20      	cmp	r3, #32
 800a4ba:	bfc1      	itttt	gt
 800a4bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a4c0:	409f      	lslgt	r7, r3
 800a4c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a4c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a4ca:	bfd6      	itet	le
 800a4cc:	f1c3 0320 	rsble	r3, r3, #32
 800a4d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a4d4:	fa04 f003 	lslle.w	r0, r4, r3
 800a4d8:	f7f6 f834 	bl	8000544 <__aeabi_ui2d>
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a4e2:	3e01      	subs	r6, #1
 800a4e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a4e6:	e777      	b.n	800a3d8 <_dtoa_r+0x100>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e7b8      	b.n	800a45e <_dtoa_r+0x186>
 800a4ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800a4ee:	e7b7      	b.n	800a460 <_dtoa_r+0x188>
 800a4f0:	427b      	negs	r3, r7
 800a4f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	eba8 0807 	sub.w	r8, r8, r7
 800a4fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a4fc:	e7c4      	b.n	800a488 <_dtoa_r+0x1b0>
 800a4fe:	2300      	movs	r3, #0
 800a500:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a504:	2b00      	cmp	r3, #0
 800a506:	dc35      	bgt.n	800a574 <_dtoa_r+0x29c>
 800a508:	2301      	movs	r3, #1
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	9307      	str	r3, [sp, #28]
 800a50e:	461a      	mov	r2, r3
 800a510:	920e      	str	r2, [sp, #56]	@ 0x38
 800a512:	e00b      	b.n	800a52c <_dtoa_r+0x254>
 800a514:	2301      	movs	r3, #1
 800a516:	e7f3      	b.n	800a500 <_dtoa_r+0x228>
 800a518:	2300      	movs	r3, #0
 800a51a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a51c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a51e:	18fb      	adds	r3, r7, r3
 800a520:	9300      	str	r3, [sp, #0]
 800a522:	3301      	adds	r3, #1
 800a524:	2b01      	cmp	r3, #1
 800a526:	9307      	str	r3, [sp, #28]
 800a528:	bfb8      	it	lt
 800a52a:	2301      	movlt	r3, #1
 800a52c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a530:	2100      	movs	r1, #0
 800a532:	2204      	movs	r2, #4
 800a534:	f102 0514 	add.w	r5, r2, #20
 800a538:	429d      	cmp	r5, r3
 800a53a:	d91f      	bls.n	800a57c <_dtoa_r+0x2a4>
 800a53c:	6041      	str	r1, [r0, #4]
 800a53e:	4658      	mov	r0, fp
 800a540:	f000 fd8e 	bl	800b060 <_Balloc>
 800a544:	4682      	mov	sl, r0
 800a546:	2800      	cmp	r0, #0
 800a548:	d13c      	bne.n	800a5c4 <_dtoa_r+0x2ec>
 800a54a:	4b1b      	ldr	r3, [pc, #108]	@ (800a5b8 <_dtoa_r+0x2e0>)
 800a54c:	4602      	mov	r2, r0
 800a54e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a552:	e6d8      	b.n	800a306 <_dtoa_r+0x2e>
 800a554:	2301      	movs	r3, #1
 800a556:	e7e0      	b.n	800a51a <_dtoa_r+0x242>
 800a558:	2401      	movs	r4, #1
 800a55a:	2300      	movs	r3, #0
 800a55c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a55e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a560:	f04f 33ff 	mov.w	r3, #4294967295
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	9307      	str	r3, [sp, #28]
 800a568:	2200      	movs	r2, #0
 800a56a:	2312      	movs	r3, #18
 800a56c:	e7d0      	b.n	800a510 <_dtoa_r+0x238>
 800a56e:	2301      	movs	r3, #1
 800a570:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a572:	e7f5      	b.n	800a560 <_dtoa_r+0x288>
 800a574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	9307      	str	r3, [sp, #28]
 800a57a:	e7d7      	b.n	800a52c <_dtoa_r+0x254>
 800a57c:	3101      	adds	r1, #1
 800a57e:	0052      	lsls	r2, r2, #1
 800a580:	e7d8      	b.n	800a534 <_dtoa_r+0x25c>
 800a582:	bf00      	nop
 800a584:	f3af 8000 	nop.w
 800a588:	636f4361 	.word	0x636f4361
 800a58c:	3fd287a7 	.word	0x3fd287a7
 800a590:	8b60c8b3 	.word	0x8b60c8b3
 800a594:	3fc68a28 	.word	0x3fc68a28
 800a598:	509f79fb 	.word	0x509f79fb
 800a59c:	3fd34413 	.word	0x3fd34413
 800a5a0:	0800c005 	.word	0x0800c005
 800a5a4:	0800c01c 	.word	0x0800c01c
 800a5a8:	7ff00000 	.word	0x7ff00000
 800a5ac:	0800bfd5 	.word	0x0800bfd5
 800a5b0:	3ff80000 	.word	0x3ff80000
 800a5b4:	0800c118 	.word	0x0800c118
 800a5b8:	0800c074 	.word	0x0800c074
 800a5bc:	0800c001 	.word	0x0800c001
 800a5c0:	0800bfd4 	.word	0x0800bfd4
 800a5c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a5c8:	6018      	str	r0, [r3, #0]
 800a5ca:	9b07      	ldr	r3, [sp, #28]
 800a5cc:	2b0e      	cmp	r3, #14
 800a5ce:	f200 80a4 	bhi.w	800a71a <_dtoa_r+0x442>
 800a5d2:	2c00      	cmp	r4, #0
 800a5d4:	f000 80a1 	beq.w	800a71a <_dtoa_r+0x442>
 800a5d8:	2f00      	cmp	r7, #0
 800a5da:	dd33      	ble.n	800a644 <_dtoa_r+0x36c>
 800a5dc:	4bad      	ldr	r3, [pc, #692]	@ (800a894 <_dtoa_r+0x5bc>)
 800a5de:	f007 020f 	and.w	r2, r7, #15
 800a5e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5e6:	ed93 7b00 	vldr	d7, [r3]
 800a5ea:	05f8      	lsls	r0, r7, #23
 800a5ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a5f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a5f4:	d516      	bpl.n	800a624 <_dtoa_r+0x34c>
 800a5f6:	4ba8      	ldr	r3, [pc, #672]	@ (800a898 <_dtoa_r+0x5c0>)
 800a5f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a5fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a600:	f7f6 f944 	bl	800088c <__aeabi_ddiv>
 800a604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a608:	f004 040f 	and.w	r4, r4, #15
 800a60c:	2603      	movs	r6, #3
 800a60e:	4da2      	ldr	r5, [pc, #648]	@ (800a898 <_dtoa_r+0x5c0>)
 800a610:	b954      	cbnz	r4, 800a628 <_dtoa_r+0x350>
 800a612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a61a:	f7f6 f937 	bl	800088c <__aeabi_ddiv>
 800a61e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a622:	e028      	b.n	800a676 <_dtoa_r+0x39e>
 800a624:	2602      	movs	r6, #2
 800a626:	e7f2      	b.n	800a60e <_dtoa_r+0x336>
 800a628:	07e1      	lsls	r1, r4, #31
 800a62a:	d508      	bpl.n	800a63e <_dtoa_r+0x366>
 800a62c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a630:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a634:	f7f6 f800 	bl	8000638 <__aeabi_dmul>
 800a638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a63c:	3601      	adds	r6, #1
 800a63e:	1064      	asrs	r4, r4, #1
 800a640:	3508      	adds	r5, #8
 800a642:	e7e5      	b.n	800a610 <_dtoa_r+0x338>
 800a644:	f000 80d2 	beq.w	800a7ec <_dtoa_r+0x514>
 800a648:	427c      	negs	r4, r7
 800a64a:	4b92      	ldr	r3, [pc, #584]	@ (800a894 <_dtoa_r+0x5bc>)
 800a64c:	4d92      	ldr	r5, [pc, #584]	@ (800a898 <_dtoa_r+0x5c0>)
 800a64e:	f004 020f 	and.w	r2, r4, #15
 800a652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a65e:	f7f5 ffeb 	bl	8000638 <__aeabi_dmul>
 800a662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a666:	1124      	asrs	r4, r4, #4
 800a668:	2300      	movs	r3, #0
 800a66a:	2602      	movs	r6, #2
 800a66c:	2c00      	cmp	r4, #0
 800a66e:	f040 80b2 	bne.w	800a7d6 <_dtoa_r+0x4fe>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d1d3      	bne.n	800a61e <_dtoa_r+0x346>
 800a676:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a678:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f000 80b7 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a682:	4b86      	ldr	r3, [pc, #536]	@ (800a89c <_dtoa_r+0x5c4>)
 800a684:	2200      	movs	r2, #0
 800a686:	4620      	mov	r0, r4
 800a688:	4629      	mov	r1, r5
 800a68a:	f7f6 fa47 	bl	8000b1c <__aeabi_dcmplt>
 800a68e:	2800      	cmp	r0, #0
 800a690:	f000 80ae 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	2b00      	cmp	r3, #0
 800a698:	f000 80aa 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a69c:	9b00      	ldr	r3, [sp, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	dd37      	ble.n	800a712 <_dtoa_r+0x43a>
 800a6a2:	1e7b      	subs	r3, r7, #1
 800a6a4:	9304      	str	r3, [sp, #16]
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	4b7d      	ldr	r3, [pc, #500]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	f7f5 ffc3 	bl	8000638 <__aeabi_dmul>
 800a6b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6b6:	9c00      	ldr	r4, [sp, #0]
 800a6b8:	3601      	adds	r6, #1
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	f7f5 ff52 	bl	8000564 <__aeabi_i2d>
 800a6c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6c4:	f7f5 ffb8 	bl	8000638 <__aeabi_dmul>
 800a6c8:	4b76      	ldr	r3, [pc, #472]	@ (800a8a4 <_dtoa_r+0x5cc>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f7f5 fdfe 	bl	80002cc <__adddf3>
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a6d6:	2c00      	cmp	r4, #0
 800a6d8:	f040 808d 	bne.w	800a7f6 <_dtoa_r+0x51e>
 800a6dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6e0:	4b71      	ldr	r3, [pc, #452]	@ (800a8a8 <_dtoa_r+0x5d0>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f7f5 fdf0 	bl	80002c8 <__aeabi_dsub>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6f0:	462a      	mov	r2, r5
 800a6f2:	4633      	mov	r3, r6
 800a6f4:	f7f6 fa30 	bl	8000b58 <__aeabi_dcmpgt>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	f040 828b 	bne.w	800ac14 <_dtoa_r+0x93c>
 800a6fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a702:	462a      	mov	r2, r5
 800a704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a708:	f7f6 fa08 	bl	8000b1c <__aeabi_dcmplt>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f040 8128 	bne.w	800a962 <_dtoa_r+0x68a>
 800a712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a71a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f2c0 815a 	blt.w	800a9d6 <_dtoa_r+0x6fe>
 800a722:	2f0e      	cmp	r7, #14
 800a724:	f300 8157 	bgt.w	800a9d6 <_dtoa_r+0x6fe>
 800a728:	4b5a      	ldr	r3, [pc, #360]	@ (800a894 <_dtoa_r+0x5bc>)
 800a72a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a72e:	ed93 7b00 	vldr	d7, [r3]
 800a732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a734:	2b00      	cmp	r3, #0
 800a736:	ed8d 7b00 	vstr	d7, [sp]
 800a73a:	da03      	bge.n	800a744 <_dtoa_r+0x46c>
 800a73c:	9b07      	ldr	r3, [sp, #28]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	f340 8101 	ble.w	800a946 <_dtoa_r+0x66e>
 800a744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a748:	4656      	mov	r6, sl
 800a74a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a74e:	4620      	mov	r0, r4
 800a750:	4629      	mov	r1, r5
 800a752:	f7f6 f89b 	bl	800088c <__aeabi_ddiv>
 800a756:	f7f6 fa1f 	bl	8000b98 <__aeabi_d2iz>
 800a75a:	4680      	mov	r8, r0
 800a75c:	f7f5 ff02 	bl	8000564 <__aeabi_i2d>
 800a760:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a764:	f7f5 ff68 	bl	8000638 <__aeabi_dmul>
 800a768:	4602      	mov	r2, r0
 800a76a:	460b      	mov	r3, r1
 800a76c:	4620      	mov	r0, r4
 800a76e:	4629      	mov	r1, r5
 800a770:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a774:	f7f5 fda8 	bl	80002c8 <__aeabi_dsub>
 800a778:	f806 4b01 	strb.w	r4, [r6], #1
 800a77c:	9d07      	ldr	r5, [sp, #28]
 800a77e:	eba6 040a 	sub.w	r4, r6, sl
 800a782:	42a5      	cmp	r5, r4
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	f040 8117 	bne.w	800a9ba <_dtoa_r+0x6e2>
 800a78c:	f7f5 fd9e 	bl	80002cc <__adddf3>
 800a790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a794:	4604      	mov	r4, r0
 800a796:	460d      	mov	r5, r1
 800a798:	f7f6 f9de 	bl	8000b58 <__aeabi_dcmpgt>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	f040 80f9 	bne.w	800a994 <_dtoa_r+0x6bc>
 800a7a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	f7f6 f9ad 	bl	8000b08 <__aeabi_dcmpeq>
 800a7ae:	b118      	cbz	r0, 800a7b8 <_dtoa_r+0x4e0>
 800a7b0:	f018 0f01 	tst.w	r8, #1
 800a7b4:	f040 80ee 	bne.w	800a994 <_dtoa_r+0x6bc>
 800a7b8:	4649      	mov	r1, r9
 800a7ba:	4658      	mov	r0, fp
 800a7bc:	f000 fc90 	bl	800b0e0 <_Bfree>
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	7033      	strb	r3, [r6, #0]
 800a7c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7c6:	3701      	adds	r7, #1
 800a7c8:	601f      	str	r7, [r3, #0]
 800a7ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f000 831d 	beq.w	800ae0c <_dtoa_r+0xb34>
 800a7d2:	601e      	str	r6, [r3, #0]
 800a7d4:	e31a      	b.n	800ae0c <_dtoa_r+0xb34>
 800a7d6:	07e2      	lsls	r2, r4, #31
 800a7d8:	d505      	bpl.n	800a7e6 <_dtoa_r+0x50e>
 800a7da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a7de:	f7f5 ff2b 	bl	8000638 <__aeabi_dmul>
 800a7e2:	3601      	adds	r6, #1
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	1064      	asrs	r4, r4, #1
 800a7e8:	3508      	adds	r5, #8
 800a7ea:	e73f      	b.n	800a66c <_dtoa_r+0x394>
 800a7ec:	2602      	movs	r6, #2
 800a7ee:	e742      	b.n	800a676 <_dtoa_r+0x39e>
 800a7f0:	9c07      	ldr	r4, [sp, #28]
 800a7f2:	9704      	str	r7, [sp, #16]
 800a7f4:	e761      	b.n	800a6ba <_dtoa_r+0x3e2>
 800a7f6:	4b27      	ldr	r3, [pc, #156]	@ (800a894 <_dtoa_r+0x5bc>)
 800a7f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a7fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a802:	4454      	add	r4, sl
 800a804:	2900      	cmp	r1, #0
 800a806:	d053      	beq.n	800a8b0 <_dtoa_r+0x5d8>
 800a808:	4928      	ldr	r1, [pc, #160]	@ (800a8ac <_dtoa_r+0x5d4>)
 800a80a:	2000      	movs	r0, #0
 800a80c:	f7f6 f83e 	bl	800088c <__aeabi_ddiv>
 800a810:	4633      	mov	r3, r6
 800a812:	462a      	mov	r2, r5
 800a814:	f7f5 fd58 	bl	80002c8 <__aeabi_dsub>
 800a818:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a81c:	4656      	mov	r6, sl
 800a81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a822:	f7f6 f9b9 	bl	8000b98 <__aeabi_d2iz>
 800a826:	4605      	mov	r5, r0
 800a828:	f7f5 fe9c 	bl	8000564 <__aeabi_i2d>
 800a82c:	4602      	mov	r2, r0
 800a82e:	460b      	mov	r3, r1
 800a830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a834:	f7f5 fd48 	bl	80002c8 <__aeabi_dsub>
 800a838:	3530      	adds	r5, #48	@ 0x30
 800a83a:	4602      	mov	r2, r0
 800a83c:	460b      	mov	r3, r1
 800a83e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a842:	f806 5b01 	strb.w	r5, [r6], #1
 800a846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a84a:	f7f6 f967 	bl	8000b1c <__aeabi_dcmplt>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d171      	bne.n	800a936 <_dtoa_r+0x65e>
 800a852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a856:	4911      	ldr	r1, [pc, #68]	@ (800a89c <_dtoa_r+0x5c4>)
 800a858:	2000      	movs	r0, #0
 800a85a:	f7f5 fd35 	bl	80002c8 <__aeabi_dsub>
 800a85e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a862:	f7f6 f95b 	bl	8000b1c <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	f040 8095 	bne.w	800a996 <_dtoa_r+0x6be>
 800a86c:	42a6      	cmp	r6, r4
 800a86e:	f43f af50 	beq.w	800a712 <_dtoa_r+0x43a>
 800a872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a876:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a878:	2200      	movs	r2, #0
 800a87a:	f7f5 fedd 	bl	8000638 <__aeabi_dmul>
 800a87e:	4b08      	ldr	r3, [pc, #32]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a884:	2200      	movs	r2, #0
 800a886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a88a:	f7f5 fed5 	bl	8000638 <__aeabi_dmul>
 800a88e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a892:	e7c4      	b.n	800a81e <_dtoa_r+0x546>
 800a894:	0800c118 	.word	0x0800c118
 800a898:	0800c0f0 	.word	0x0800c0f0
 800a89c:	3ff00000 	.word	0x3ff00000
 800a8a0:	40240000 	.word	0x40240000
 800a8a4:	401c0000 	.word	0x401c0000
 800a8a8:	40140000 	.word	0x40140000
 800a8ac:	3fe00000 	.word	0x3fe00000
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	f7f5 fec0 	bl	8000638 <__aeabi_dmul>
 800a8b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a8bc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a8be:	4656      	mov	r6, sl
 800a8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8c4:	f7f6 f968 	bl	8000b98 <__aeabi_d2iz>
 800a8c8:	4605      	mov	r5, r0
 800a8ca:	f7f5 fe4b 	bl	8000564 <__aeabi_i2d>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8d6:	f7f5 fcf7 	bl	80002c8 <__aeabi_dsub>
 800a8da:	3530      	adds	r5, #48	@ 0x30
 800a8dc:	f806 5b01 	strb.w	r5, [r6], #1
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	42a6      	cmp	r6, r4
 800a8e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a8ea:	f04f 0200 	mov.w	r2, #0
 800a8ee:	d124      	bne.n	800a93a <_dtoa_r+0x662>
 800a8f0:	4bac      	ldr	r3, [pc, #688]	@ (800aba4 <_dtoa_r+0x8cc>)
 800a8f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a8f6:	f7f5 fce9 	bl	80002cc <__adddf3>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a902:	f7f6 f929 	bl	8000b58 <__aeabi_dcmpgt>
 800a906:	2800      	cmp	r0, #0
 800a908:	d145      	bne.n	800a996 <_dtoa_r+0x6be>
 800a90a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a90e:	49a5      	ldr	r1, [pc, #660]	@ (800aba4 <_dtoa_r+0x8cc>)
 800a910:	2000      	movs	r0, #0
 800a912:	f7f5 fcd9 	bl	80002c8 <__aeabi_dsub>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a91e:	f7f6 f8fd 	bl	8000b1c <__aeabi_dcmplt>
 800a922:	2800      	cmp	r0, #0
 800a924:	f43f aef5 	beq.w	800a712 <_dtoa_r+0x43a>
 800a928:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a92a:	1e73      	subs	r3, r6, #1
 800a92c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a92e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a932:	2b30      	cmp	r3, #48	@ 0x30
 800a934:	d0f8      	beq.n	800a928 <_dtoa_r+0x650>
 800a936:	9f04      	ldr	r7, [sp, #16]
 800a938:	e73e      	b.n	800a7b8 <_dtoa_r+0x4e0>
 800a93a:	4b9b      	ldr	r3, [pc, #620]	@ (800aba8 <_dtoa_r+0x8d0>)
 800a93c:	f7f5 fe7c 	bl	8000638 <__aeabi_dmul>
 800a940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a944:	e7bc      	b.n	800a8c0 <_dtoa_r+0x5e8>
 800a946:	d10c      	bne.n	800a962 <_dtoa_r+0x68a>
 800a948:	4b98      	ldr	r3, [pc, #608]	@ (800abac <_dtoa_r+0x8d4>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a950:	f7f5 fe72 	bl	8000638 <__aeabi_dmul>
 800a954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a958:	f7f6 f8f4 	bl	8000b44 <__aeabi_dcmpge>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	f000 8157 	beq.w	800ac10 <_dtoa_r+0x938>
 800a962:	2400      	movs	r4, #0
 800a964:	4625      	mov	r5, r4
 800a966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a968:	43db      	mvns	r3, r3
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	4656      	mov	r6, sl
 800a96e:	2700      	movs	r7, #0
 800a970:	4621      	mov	r1, r4
 800a972:	4658      	mov	r0, fp
 800a974:	f000 fbb4 	bl	800b0e0 <_Bfree>
 800a978:	2d00      	cmp	r5, #0
 800a97a:	d0dc      	beq.n	800a936 <_dtoa_r+0x65e>
 800a97c:	b12f      	cbz	r7, 800a98a <_dtoa_r+0x6b2>
 800a97e:	42af      	cmp	r7, r5
 800a980:	d003      	beq.n	800a98a <_dtoa_r+0x6b2>
 800a982:	4639      	mov	r1, r7
 800a984:	4658      	mov	r0, fp
 800a986:	f000 fbab 	bl	800b0e0 <_Bfree>
 800a98a:	4629      	mov	r1, r5
 800a98c:	4658      	mov	r0, fp
 800a98e:	f000 fba7 	bl	800b0e0 <_Bfree>
 800a992:	e7d0      	b.n	800a936 <_dtoa_r+0x65e>
 800a994:	9704      	str	r7, [sp, #16]
 800a996:	4633      	mov	r3, r6
 800a998:	461e      	mov	r6, r3
 800a99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99e:	2a39      	cmp	r2, #57	@ 0x39
 800a9a0:	d107      	bne.n	800a9b2 <_dtoa_r+0x6da>
 800a9a2:	459a      	cmp	sl, r3
 800a9a4:	d1f8      	bne.n	800a998 <_dtoa_r+0x6c0>
 800a9a6:	9a04      	ldr	r2, [sp, #16]
 800a9a8:	3201      	adds	r2, #1
 800a9aa:	9204      	str	r2, [sp, #16]
 800a9ac:	2230      	movs	r2, #48	@ 0x30
 800a9ae:	f88a 2000 	strb.w	r2, [sl]
 800a9b2:	781a      	ldrb	r2, [r3, #0]
 800a9b4:	3201      	adds	r2, #1
 800a9b6:	701a      	strb	r2, [r3, #0]
 800a9b8:	e7bd      	b.n	800a936 <_dtoa_r+0x65e>
 800a9ba:	4b7b      	ldr	r3, [pc, #492]	@ (800aba8 <_dtoa_r+0x8d0>)
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f7f5 fe3b 	bl	8000638 <__aeabi_dmul>
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	460d      	mov	r5, r1
 800a9ca:	f7f6 f89d 	bl	8000b08 <__aeabi_dcmpeq>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	f43f aebb 	beq.w	800a74a <_dtoa_r+0x472>
 800a9d4:	e6f0      	b.n	800a7b8 <_dtoa_r+0x4e0>
 800a9d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a9d8:	2a00      	cmp	r2, #0
 800a9da:	f000 80db 	beq.w	800ab94 <_dtoa_r+0x8bc>
 800a9de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9e0:	2a01      	cmp	r2, #1
 800a9e2:	f300 80bf 	bgt.w	800ab64 <_dtoa_r+0x88c>
 800a9e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a9e8:	2a00      	cmp	r2, #0
 800a9ea:	f000 80b7 	beq.w	800ab5c <_dtoa_r+0x884>
 800a9ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a9f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9f4:	4646      	mov	r6, r8
 800a9f6:	9a08      	ldr	r2, [sp, #32]
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	441a      	add	r2, r3
 800a9fc:	4658      	mov	r0, fp
 800a9fe:	4498      	add	r8, r3
 800aa00:	9208      	str	r2, [sp, #32]
 800aa02:	f000 fc21 	bl	800b248 <__i2b>
 800aa06:	4605      	mov	r5, r0
 800aa08:	b15e      	cbz	r6, 800aa22 <_dtoa_r+0x74a>
 800aa0a:	9b08      	ldr	r3, [sp, #32]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	dd08      	ble.n	800aa22 <_dtoa_r+0x74a>
 800aa10:	42b3      	cmp	r3, r6
 800aa12:	9a08      	ldr	r2, [sp, #32]
 800aa14:	bfa8      	it	ge
 800aa16:	4633      	movge	r3, r6
 800aa18:	eba8 0803 	sub.w	r8, r8, r3
 800aa1c:	1af6      	subs	r6, r6, r3
 800aa1e:	1ad3      	subs	r3, r2, r3
 800aa20:	9308      	str	r3, [sp, #32]
 800aa22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa24:	b1f3      	cbz	r3, 800aa64 <_dtoa_r+0x78c>
 800aa26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	f000 80b7 	beq.w	800ab9c <_dtoa_r+0x8c4>
 800aa2e:	b18c      	cbz	r4, 800aa54 <_dtoa_r+0x77c>
 800aa30:	4629      	mov	r1, r5
 800aa32:	4622      	mov	r2, r4
 800aa34:	4658      	mov	r0, fp
 800aa36:	f000 fcc7 	bl	800b3c8 <__pow5mult>
 800aa3a:	464a      	mov	r2, r9
 800aa3c:	4601      	mov	r1, r0
 800aa3e:	4605      	mov	r5, r0
 800aa40:	4658      	mov	r0, fp
 800aa42:	f000 fc17 	bl	800b274 <__multiply>
 800aa46:	4649      	mov	r1, r9
 800aa48:	9004      	str	r0, [sp, #16]
 800aa4a:	4658      	mov	r0, fp
 800aa4c:	f000 fb48 	bl	800b0e0 <_Bfree>
 800aa50:	9b04      	ldr	r3, [sp, #16]
 800aa52:	4699      	mov	r9, r3
 800aa54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa56:	1b1a      	subs	r2, r3, r4
 800aa58:	d004      	beq.n	800aa64 <_dtoa_r+0x78c>
 800aa5a:	4649      	mov	r1, r9
 800aa5c:	4658      	mov	r0, fp
 800aa5e:	f000 fcb3 	bl	800b3c8 <__pow5mult>
 800aa62:	4681      	mov	r9, r0
 800aa64:	2101      	movs	r1, #1
 800aa66:	4658      	mov	r0, fp
 800aa68:	f000 fbee 	bl	800b248 <__i2b>
 800aa6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa6e:	4604      	mov	r4, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f000 81cf 	beq.w	800ae14 <_dtoa_r+0xb3c>
 800aa76:	461a      	mov	r2, r3
 800aa78:	4601      	mov	r1, r0
 800aa7a:	4658      	mov	r0, fp
 800aa7c:	f000 fca4 	bl	800b3c8 <__pow5mult>
 800aa80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	4604      	mov	r4, r0
 800aa86:	f300 8095 	bgt.w	800abb4 <_dtoa_r+0x8dc>
 800aa8a:	9b02      	ldr	r3, [sp, #8]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	f040 8087 	bne.w	800aba0 <_dtoa_r+0x8c8>
 800aa92:	9b03      	ldr	r3, [sp, #12]
 800aa94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f040 8089 	bne.w	800abb0 <_dtoa_r+0x8d8>
 800aa9e:	9b03      	ldr	r3, [sp, #12]
 800aaa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aaa4:	0d1b      	lsrs	r3, r3, #20
 800aaa6:	051b      	lsls	r3, r3, #20
 800aaa8:	b12b      	cbz	r3, 800aab6 <_dtoa_r+0x7de>
 800aaaa:	9b08      	ldr	r3, [sp, #32]
 800aaac:	3301      	adds	r3, #1
 800aaae:	9308      	str	r3, [sp, #32]
 800aab0:	f108 0801 	add.w	r8, r8, #1
 800aab4:	2301      	movs	r3, #1
 800aab6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f000 81b0 	beq.w	800ae20 <_dtoa_r+0xb48>
 800aac0:	6923      	ldr	r3, [r4, #16]
 800aac2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aac6:	6918      	ldr	r0, [r3, #16]
 800aac8:	f000 fb72 	bl	800b1b0 <__hi0bits>
 800aacc:	f1c0 0020 	rsb	r0, r0, #32
 800aad0:	9b08      	ldr	r3, [sp, #32]
 800aad2:	4418      	add	r0, r3
 800aad4:	f010 001f 	ands.w	r0, r0, #31
 800aad8:	d077      	beq.n	800abca <_dtoa_r+0x8f2>
 800aada:	f1c0 0320 	rsb	r3, r0, #32
 800aade:	2b04      	cmp	r3, #4
 800aae0:	dd6b      	ble.n	800abba <_dtoa_r+0x8e2>
 800aae2:	9b08      	ldr	r3, [sp, #32]
 800aae4:	f1c0 001c 	rsb	r0, r0, #28
 800aae8:	4403      	add	r3, r0
 800aaea:	4480      	add	r8, r0
 800aaec:	4406      	add	r6, r0
 800aaee:	9308      	str	r3, [sp, #32]
 800aaf0:	f1b8 0f00 	cmp.w	r8, #0
 800aaf4:	dd05      	ble.n	800ab02 <_dtoa_r+0x82a>
 800aaf6:	4649      	mov	r1, r9
 800aaf8:	4642      	mov	r2, r8
 800aafa:	4658      	mov	r0, fp
 800aafc:	f000 fcbe 	bl	800b47c <__lshift>
 800ab00:	4681      	mov	r9, r0
 800ab02:	9b08      	ldr	r3, [sp, #32]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	dd05      	ble.n	800ab14 <_dtoa_r+0x83c>
 800ab08:	4621      	mov	r1, r4
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	4658      	mov	r0, fp
 800ab0e:	f000 fcb5 	bl	800b47c <__lshift>
 800ab12:	4604      	mov	r4, r0
 800ab14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d059      	beq.n	800abce <_dtoa_r+0x8f6>
 800ab1a:	4621      	mov	r1, r4
 800ab1c:	4648      	mov	r0, r9
 800ab1e:	f000 fd19 	bl	800b554 <__mcmp>
 800ab22:	2800      	cmp	r0, #0
 800ab24:	da53      	bge.n	800abce <_dtoa_r+0x8f6>
 800ab26:	1e7b      	subs	r3, r7, #1
 800ab28:	9304      	str	r3, [sp, #16]
 800ab2a:	4649      	mov	r1, r9
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	220a      	movs	r2, #10
 800ab30:	4658      	mov	r0, fp
 800ab32:	f000 faf7 	bl	800b124 <__multadd>
 800ab36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab38:	4681      	mov	r9, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 8172 	beq.w	800ae24 <_dtoa_r+0xb4c>
 800ab40:	2300      	movs	r3, #0
 800ab42:	4629      	mov	r1, r5
 800ab44:	220a      	movs	r2, #10
 800ab46:	4658      	mov	r0, fp
 800ab48:	f000 faec 	bl	800b124 <__multadd>
 800ab4c:	9b00      	ldr	r3, [sp, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	4605      	mov	r5, r0
 800ab52:	dc67      	bgt.n	800ac24 <_dtoa_r+0x94c>
 800ab54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	dc41      	bgt.n	800abde <_dtoa_r+0x906>
 800ab5a:	e063      	b.n	800ac24 <_dtoa_r+0x94c>
 800ab5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ab5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ab62:	e746      	b.n	800a9f2 <_dtoa_r+0x71a>
 800ab64:	9b07      	ldr	r3, [sp, #28]
 800ab66:	1e5c      	subs	r4, r3, #1
 800ab68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab6a:	42a3      	cmp	r3, r4
 800ab6c:	bfbf      	itttt	lt
 800ab6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ab70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ab72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ab74:	1ae3      	sublt	r3, r4, r3
 800ab76:	bfb4      	ite	lt
 800ab78:	18d2      	addlt	r2, r2, r3
 800ab7a:	1b1c      	subge	r4, r3, r4
 800ab7c:	9b07      	ldr	r3, [sp, #28]
 800ab7e:	bfbc      	itt	lt
 800ab80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ab82:	2400      	movlt	r4, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bfb5      	itete	lt
 800ab88:	eba8 0603 	sublt.w	r6, r8, r3
 800ab8c:	9b07      	ldrge	r3, [sp, #28]
 800ab8e:	2300      	movlt	r3, #0
 800ab90:	4646      	movge	r6, r8
 800ab92:	e730      	b.n	800a9f6 <_dtoa_r+0x71e>
 800ab94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ab96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ab98:	4646      	mov	r6, r8
 800ab9a:	e735      	b.n	800aa08 <_dtoa_r+0x730>
 800ab9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab9e:	e75c      	b.n	800aa5a <_dtoa_r+0x782>
 800aba0:	2300      	movs	r3, #0
 800aba2:	e788      	b.n	800aab6 <_dtoa_r+0x7de>
 800aba4:	3fe00000 	.word	0x3fe00000
 800aba8:	40240000 	.word	0x40240000
 800abac:	40140000 	.word	0x40140000
 800abb0:	9b02      	ldr	r3, [sp, #8]
 800abb2:	e780      	b.n	800aab6 <_dtoa_r+0x7de>
 800abb4:	2300      	movs	r3, #0
 800abb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800abb8:	e782      	b.n	800aac0 <_dtoa_r+0x7e8>
 800abba:	d099      	beq.n	800aaf0 <_dtoa_r+0x818>
 800abbc:	9a08      	ldr	r2, [sp, #32]
 800abbe:	331c      	adds	r3, #28
 800abc0:	441a      	add	r2, r3
 800abc2:	4498      	add	r8, r3
 800abc4:	441e      	add	r6, r3
 800abc6:	9208      	str	r2, [sp, #32]
 800abc8:	e792      	b.n	800aaf0 <_dtoa_r+0x818>
 800abca:	4603      	mov	r3, r0
 800abcc:	e7f6      	b.n	800abbc <_dtoa_r+0x8e4>
 800abce:	9b07      	ldr	r3, [sp, #28]
 800abd0:	9704      	str	r7, [sp, #16]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	dc20      	bgt.n	800ac18 <_dtoa_r+0x940>
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abda:	2b02      	cmp	r3, #2
 800abdc:	dd1e      	ble.n	800ac1c <_dtoa_r+0x944>
 800abde:	9b00      	ldr	r3, [sp, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f47f aec0 	bne.w	800a966 <_dtoa_r+0x68e>
 800abe6:	4621      	mov	r1, r4
 800abe8:	2205      	movs	r2, #5
 800abea:	4658      	mov	r0, fp
 800abec:	f000 fa9a 	bl	800b124 <__multadd>
 800abf0:	4601      	mov	r1, r0
 800abf2:	4604      	mov	r4, r0
 800abf4:	4648      	mov	r0, r9
 800abf6:	f000 fcad 	bl	800b554 <__mcmp>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	f77f aeb3 	ble.w	800a966 <_dtoa_r+0x68e>
 800ac00:	4656      	mov	r6, sl
 800ac02:	2331      	movs	r3, #49	@ 0x31
 800ac04:	f806 3b01 	strb.w	r3, [r6], #1
 800ac08:	9b04      	ldr	r3, [sp, #16]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	9304      	str	r3, [sp, #16]
 800ac0e:	e6ae      	b.n	800a96e <_dtoa_r+0x696>
 800ac10:	9c07      	ldr	r4, [sp, #28]
 800ac12:	9704      	str	r7, [sp, #16]
 800ac14:	4625      	mov	r5, r4
 800ac16:	e7f3      	b.n	800ac00 <_dtoa_r+0x928>
 800ac18:	9b07      	ldr	r3, [sp, #28]
 800ac1a:	9300      	str	r3, [sp, #0]
 800ac1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f000 8104 	beq.w	800ae2c <_dtoa_r+0xb54>
 800ac24:	2e00      	cmp	r6, #0
 800ac26:	dd05      	ble.n	800ac34 <_dtoa_r+0x95c>
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4632      	mov	r2, r6
 800ac2c:	4658      	mov	r0, fp
 800ac2e:	f000 fc25 	bl	800b47c <__lshift>
 800ac32:	4605      	mov	r5, r0
 800ac34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d05a      	beq.n	800acf0 <_dtoa_r+0xa18>
 800ac3a:	6869      	ldr	r1, [r5, #4]
 800ac3c:	4658      	mov	r0, fp
 800ac3e:	f000 fa0f 	bl	800b060 <_Balloc>
 800ac42:	4606      	mov	r6, r0
 800ac44:	b928      	cbnz	r0, 800ac52 <_dtoa_r+0x97a>
 800ac46:	4b84      	ldr	r3, [pc, #528]	@ (800ae58 <_dtoa_r+0xb80>)
 800ac48:	4602      	mov	r2, r0
 800ac4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ac4e:	f7ff bb5a 	b.w	800a306 <_dtoa_r+0x2e>
 800ac52:	692a      	ldr	r2, [r5, #16]
 800ac54:	3202      	adds	r2, #2
 800ac56:	0092      	lsls	r2, r2, #2
 800ac58:	f105 010c 	add.w	r1, r5, #12
 800ac5c:	300c      	adds	r0, #12
 800ac5e:	f7ff faa4 	bl	800a1aa <memcpy>
 800ac62:	2201      	movs	r2, #1
 800ac64:	4631      	mov	r1, r6
 800ac66:	4658      	mov	r0, fp
 800ac68:	f000 fc08 	bl	800b47c <__lshift>
 800ac6c:	f10a 0301 	add.w	r3, sl, #1
 800ac70:	9307      	str	r3, [sp, #28]
 800ac72:	9b00      	ldr	r3, [sp, #0]
 800ac74:	4453      	add	r3, sl
 800ac76:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac78:	9b02      	ldr	r3, [sp, #8]
 800ac7a:	f003 0301 	and.w	r3, r3, #1
 800ac7e:	462f      	mov	r7, r5
 800ac80:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac82:	4605      	mov	r5, r0
 800ac84:	9b07      	ldr	r3, [sp, #28]
 800ac86:	4621      	mov	r1, r4
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	4648      	mov	r0, r9
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	f7ff fa9a 	bl	800a1c6 <quorem>
 800ac92:	4639      	mov	r1, r7
 800ac94:	9002      	str	r0, [sp, #8]
 800ac96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ac9a:	4648      	mov	r0, r9
 800ac9c:	f000 fc5a 	bl	800b554 <__mcmp>
 800aca0:	462a      	mov	r2, r5
 800aca2:	9008      	str	r0, [sp, #32]
 800aca4:	4621      	mov	r1, r4
 800aca6:	4658      	mov	r0, fp
 800aca8:	f000 fc70 	bl	800b58c <__mdiff>
 800acac:	68c2      	ldr	r2, [r0, #12]
 800acae:	4606      	mov	r6, r0
 800acb0:	bb02      	cbnz	r2, 800acf4 <_dtoa_r+0xa1c>
 800acb2:	4601      	mov	r1, r0
 800acb4:	4648      	mov	r0, r9
 800acb6:	f000 fc4d 	bl	800b554 <__mcmp>
 800acba:	4602      	mov	r2, r0
 800acbc:	4631      	mov	r1, r6
 800acbe:	4658      	mov	r0, fp
 800acc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800acc2:	f000 fa0d 	bl	800b0e0 <_Bfree>
 800acc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acca:	9e07      	ldr	r6, [sp, #28]
 800accc:	ea43 0102 	orr.w	r1, r3, r2
 800acd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acd2:	4319      	orrs	r1, r3
 800acd4:	d110      	bne.n	800acf8 <_dtoa_r+0xa20>
 800acd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800acda:	d029      	beq.n	800ad30 <_dtoa_r+0xa58>
 800acdc:	9b08      	ldr	r3, [sp, #32]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	dd02      	ble.n	800ace8 <_dtoa_r+0xa10>
 800ace2:	9b02      	ldr	r3, [sp, #8]
 800ace4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ace8:	9b00      	ldr	r3, [sp, #0]
 800acea:	f883 8000 	strb.w	r8, [r3]
 800acee:	e63f      	b.n	800a970 <_dtoa_r+0x698>
 800acf0:	4628      	mov	r0, r5
 800acf2:	e7bb      	b.n	800ac6c <_dtoa_r+0x994>
 800acf4:	2201      	movs	r2, #1
 800acf6:	e7e1      	b.n	800acbc <_dtoa_r+0x9e4>
 800acf8:	9b08      	ldr	r3, [sp, #32]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	db04      	blt.n	800ad08 <_dtoa_r+0xa30>
 800acfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad00:	430b      	orrs	r3, r1
 800ad02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad04:	430b      	orrs	r3, r1
 800ad06:	d120      	bne.n	800ad4a <_dtoa_r+0xa72>
 800ad08:	2a00      	cmp	r2, #0
 800ad0a:	dded      	ble.n	800ace8 <_dtoa_r+0xa10>
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	2201      	movs	r2, #1
 800ad10:	4658      	mov	r0, fp
 800ad12:	f000 fbb3 	bl	800b47c <__lshift>
 800ad16:	4621      	mov	r1, r4
 800ad18:	4681      	mov	r9, r0
 800ad1a:	f000 fc1b 	bl	800b554 <__mcmp>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	dc03      	bgt.n	800ad2a <_dtoa_r+0xa52>
 800ad22:	d1e1      	bne.n	800ace8 <_dtoa_r+0xa10>
 800ad24:	f018 0f01 	tst.w	r8, #1
 800ad28:	d0de      	beq.n	800ace8 <_dtoa_r+0xa10>
 800ad2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad2e:	d1d8      	bne.n	800ace2 <_dtoa_r+0xa0a>
 800ad30:	9a00      	ldr	r2, [sp, #0]
 800ad32:	2339      	movs	r3, #57	@ 0x39
 800ad34:	7013      	strb	r3, [r2, #0]
 800ad36:	4633      	mov	r3, r6
 800ad38:	461e      	mov	r6, r3
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ad40:	2a39      	cmp	r2, #57	@ 0x39
 800ad42:	d052      	beq.n	800adea <_dtoa_r+0xb12>
 800ad44:	3201      	adds	r2, #1
 800ad46:	701a      	strb	r2, [r3, #0]
 800ad48:	e612      	b.n	800a970 <_dtoa_r+0x698>
 800ad4a:	2a00      	cmp	r2, #0
 800ad4c:	dd07      	ble.n	800ad5e <_dtoa_r+0xa86>
 800ad4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad52:	d0ed      	beq.n	800ad30 <_dtoa_r+0xa58>
 800ad54:	9a00      	ldr	r2, [sp, #0]
 800ad56:	f108 0301 	add.w	r3, r8, #1
 800ad5a:	7013      	strb	r3, [r2, #0]
 800ad5c:	e608      	b.n	800a970 <_dtoa_r+0x698>
 800ad5e:	9b07      	ldr	r3, [sp, #28]
 800ad60:	9a07      	ldr	r2, [sp, #28]
 800ad62:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ad66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d028      	beq.n	800adbe <_dtoa_r+0xae6>
 800ad6c:	4649      	mov	r1, r9
 800ad6e:	2300      	movs	r3, #0
 800ad70:	220a      	movs	r2, #10
 800ad72:	4658      	mov	r0, fp
 800ad74:	f000 f9d6 	bl	800b124 <__multadd>
 800ad78:	42af      	cmp	r7, r5
 800ad7a:	4681      	mov	r9, r0
 800ad7c:	f04f 0300 	mov.w	r3, #0
 800ad80:	f04f 020a 	mov.w	r2, #10
 800ad84:	4639      	mov	r1, r7
 800ad86:	4658      	mov	r0, fp
 800ad88:	d107      	bne.n	800ad9a <_dtoa_r+0xac2>
 800ad8a:	f000 f9cb 	bl	800b124 <__multadd>
 800ad8e:	4607      	mov	r7, r0
 800ad90:	4605      	mov	r5, r0
 800ad92:	9b07      	ldr	r3, [sp, #28]
 800ad94:	3301      	adds	r3, #1
 800ad96:	9307      	str	r3, [sp, #28]
 800ad98:	e774      	b.n	800ac84 <_dtoa_r+0x9ac>
 800ad9a:	f000 f9c3 	bl	800b124 <__multadd>
 800ad9e:	4629      	mov	r1, r5
 800ada0:	4607      	mov	r7, r0
 800ada2:	2300      	movs	r3, #0
 800ada4:	220a      	movs	r2, #10
 800ada6:	4658      	mov	r0, fp
 800ada8:	f000 f9bc 	bl	800b124 <__multadd>
 800adac:	4605      	mov	r5, r0
 800adae:	e7f0      	b.n	800ad92 <_dtoa_r+0xaba>
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	bfcc      	ite	gt
 800adb6:	461e      	movgt	r6, r3
 800adb8:	2601      	movle	r6, #1
 800adba:	4456      	add	r6, sl
 800adbc:	2700      	movs	r7, #0
 800adbe:	4649      	mov	r1, r9
 800adc0:	2201      	movs	r2, #1
 800adc2:	4658      	mov	r0, fp
 800adc4:	f000 fb5a 	bl	800b47c <__lshift>
 800adc8:	4621      	mov	r1, r4
 800adca:	4681      	mov	r9, r0
 800adcc:	f000 fbc2 	bl	800b554 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	dcb0      	bgt.n	800ad36 <_dtoa_r+0xa5e>
 800add4:	d102      	bne.n	800addc <_dtoa_r+0xb04>
 800add6:	f018 0f01 	tst.w	r8, #1
 800adda:	d1ac      	bne.n	800ad36 <_dtoa_r+0xa5e>
 800addc:	4633      	mov	r3, r6
 800adde:	461e      	mov	r6, r3
 800ade0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ade4:	2a30      	cmp	r2, #48	@ 0x30
 800ade6:	d0fa      	beq.n	800adde <_dtoa_r+0xb06>
 800ade8:	e5c2      	b.n	800a970 <_dtoa_r+0x698>
 800adea:	459a      	cmp	sl, r3
 800adec:	d1a4      	bne.n	800ad38 <_dtoa_r+0xa60>
 800adee:	9b04      	ldr	r3, [sp, #16]
 800adf0:	3301      	adds	r3, #1
 800adf2:	9304      	str	r3, [sp, #16]
 800adf4:	2331      	movs	r3, #49	@ 0x31
 800adf6:	f88a 3000 	strb.w	r3, [sl]
 800adfa:	e5b9      	b.n	800a970 <_dtoa_r+0x698>
 800adfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800adfe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ae5c <_dtoa_r+0xb84>
 800ae02:	b11b      	cbz	r3, 800ae0c <_dtoa_r+0xb34>
 800ae04:	f10a 0308 	add.w	r3, sl, #8
 800ae08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ae0a:	6013      	str	r3, [r2, #0]
 800ae0c:	4650      	mov	r0, sl
 800ae0e:	b019      	add	sp, #100	@ 0x64
 800ae10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	f77f ae37 	ble.w	800aa8a <_dtoa_r+0x7b2>
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae20:	2001      	movs	r0, #1
 800ae22:	e655      	b.n	800aad0 <_dtoa_r+0x7f8>
 800ae24:	9b00      	ldr	r3, [sp, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	f77f aed6 	ble.w	800abd8 <_dtoa_r+0x900>
 800ae2c:	4656      	mov	r6, sl
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4648      	mov	r0, r9
 800ae32:	f7ff f9c8 	bl	800a1c6 <quorem>
 800ae36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ae3a:	f806 8b01 	strb.w	r8, [r6], #1
 800ae3e:	9b00      	ldr	r3, [sp, #0]
 800ae40:	eba6 020a 	sub.w	r2, r6, sl
 800ae44:	4293      	cmp	r3, r2
 800ae46:	ddb3      	ble.n	800adb0 <_dtoa_r+0xad8>
 800ae48:	4649      	mov	r1, r9
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	220a      	movs	r2, #10
 800ae4e:	4658      	mov	r0, fp
 800ae50:	f000 f968 	bl	800b124 <__multadd>
 800ae54:	4681      	mov	r9, r0
 800ae56:	e7ea      	b.n	800ae2e <_dtoa_r+0xb56>
 800ae58:	0800c074 	.word	0x0800c074
 800ae5c:	0800bff8 	.word	0x0800bff8

0800ae60 <_free_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4605      	mov	r5, r0
 800ae64:	2900      	cmp	r1, #0
 800ae66:	d041      	beq.n	800aeec <_free_r+0x8c>
 800ae68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae6c:	1f0c      	subs	r4, r1, #4
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	bfb8      	it	lt
 800ae72:	18e4      	addlt	r4, r4, r3
 800ae74:	f000 f8e8 	bl	800b048 <__malloc_lock>
 800ae78:	4a1d      	ldr	r2, [pc, #116]	@ (800aef0 <_free_r+0x90>)
 800ae7a:	6813      	ldr	r3, [r2, #0]
 800ae7c:	b933      	cbnz	r3, 800ae8c <_free_r+0x2c>
 800ae7e:	6063      	str	r3, [r4, #4]
 800ae80:	6014      	str	r4, [r2, #0]
 800ae82:	4628      	mov	r0, r5
 800ae84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae88:	f000 b8e4 	b.w	800b054 <__malloc_unlock>
 800ae8c:	42a3      	cmp	r3, r4
 800ae8e:	d908      	bls.n	800aea2 <_free_r+0x42>
 800ae90:	6820      	ldr	r0, [r4, #0]
 800ae92:	1821      	adds	r1, r4, r0
 800ae94:	428b      	cmp	r3, r1
 800ae96:	bf01      	itttt	eq
 800ae98:	6819      	ldreq	r1, [r3, #0]
 800ae9a:	685b      	ldreq	r3, [r3, #4]
 800ae9c:	1809      	addeq	r1, r1, r0
 800ae9e:	6021      	streq	r1, [r4, #0]
 800aea0:	e7ed      	b.n	800ae7e <_free_r+0x1e>
 800aea2:	461a      	mov	r2, r3
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	b10b      	cbz	r3, 800aeac <_free_r+0x4c>
 800aea8:	42a3      	cmp	r3, r4
 800aeaa:	d9fa      	bls.n	800aea2 <_free_r+0x42>
 800aeac:	6811      	ldr	r1, [r2, #0]
 800aeae:	1850      	adds	r0, r2, r1
 800aeb0:	42a0      	cmp	r0, r4
 800aeb2:	d10b      	bne.n	800aecc <_free_r+0x6c>
 800aeb4:	6820      	ldr	r0, [r4, #0]
 800aeb6:	4401      	add	r1, r0
 800aeb8:	1850      	adds	r0, r2, r1
 800aeba:	4283      	cmp	r3, r0
 800aebc:	6011      	str	r1, [r2, #0]
 800aebe:	d1e0      	bne.n	800ae82 <_free_r+0x22>
 800aec0:	6818      	ldr	r0, [r3, #0]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	6053      	str	r3, [r2, #4]
 800aec6:	4408      	add	r0, r1
 800aec8:	6010      	str	r0, [r2, #0]
 800aeca:	e7da      	b.n	800ae82 <_free_r+0x22>
 800aecc:	d902      	bls.n	800aed4 <_free_r+0x74>
 800aece:	230c      	movs	r3, #12
 800aed0:	602b      	str	r3, [r5, #0]
 800aed2:	e7d6      	b.n	800ae82 <_free_r+0x22>
 800aed4:	6820      	ldr	r0, [r4, #0]
 800aed6:	1821      	adds	r1, r4, r0
 800aed8:	428b      	cmp	r3, r1
 800aeda:	bf04      	itt	eq
 800aedc:	6819      	ldreq	r1, [r3, #0]
 800aede:	685b      	ldreq	r3, [r3, #4]
 800aee0:	6063      	str	r3, [r4, #4]
 800aee2:	bf04      	itt	eq
 800aee4:	1809      	addeq	r1, r1, r0
 800aee6:	6021      	streq	r1, [r4, #0]
 800aee8:	6054      	str	r4, [r2, #4]
 800aeea:	e7ca      	b.n	800ae82 <_free_r+0x22>
 800aeec:	bd38      	pop	{r3, r4, r5, pc}
 800aeee:	bf00      	nop
 800aef0:	20020b24 	.word	0x20020b24

0800aef4 <malloc>:
 800aef4:	4b02      	ldr	r3, [pc, #8]	@ (800af00 <malloc+0xc>)
 800aef6:	4601      	mov	r1, r0
 800aef8:	6818      	ldr	r0, [r3, #0]
 800aefa:	f000 b825 	b.w	800af48 <_malloc_r>
 800aefe:	bf00      	nop
 800af00:	2000005c 	.word	0x2000005c

0800af04 <sbrk_aligned>:
 800af04:	b570      	push	{r4, r5, r6, lr}
 800af06:	4e0f      	ldr	r6, [pc, #60]	@ (800af44 <sbrk_aligned+0x40>)
 800af08:	460c      	mov	r4, r1
 800af0a:	6831      	ldr	r1, [r6, #0]
 800af0c:	4605      	mov	r5, r0
 800af0e:	b911      	cbnz	r1, 800af16 <sbrk_aligned+0x12>
 800af10:	f000 fe9a 	bl	800bc48 <_sbrk_r>
 800af14:	6030      	str	r0, [r6, #0]
 800af16:	4621      	mov	r1, r4
 800af18:	4628      	mov	r0, r5
 800af1a:	f000 fe95 	bl	800bc48 <_sbrk_r>
 800af1e:	1c43      	adds	r3, r0, #1
 800af20:	d103      	bne.n	800af2a <sbrk_aligned+0x26>
 800af22:	f04f 34ff 	mov.w	r4, #4294967295
 800af26:	4620      	mov	r0, r4
 800af28:	bd70      	pop	{r4, r5, r6, pc}
 800af2a:	1cc4      	adds	r4, r0, #3
 800af2c:	f024 0403 	bic.w	r4, r4, #3
 800af30:	42a0      	cmp	r0, r4
 800af32:	d0f8      	beq.n	800af26 <sbrk_aligned+0x22>
 800af34:	1a21      	subs	r1, r4, r0
 800af36:	4628      	mov	r0, r5
 800af38:	f000 fe86 	bl	800bc48 <_sbrk_r>
 800af3c:	3001      	adds	r0, #1
 800af3e:	d1f2      	bne.n	800af26 <sbrk_aligned+0x22>
 800af40:	e7ef      	b.n	800af22 <sbrk_aligned+0x1e>
 800af42:	bf00      	nop
 800af44:	20020b20 	.word	0x20020b20

0800af48 <_malloc_r>:
 800af48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af4c:	1ccd      	adds	r5, r1, #3
 800af4e:	f025 0503 	bic.w	r5, r5, #3
 800af52:	3508      	adds	r5, #8
 800af54:	2d0c      	cmp	r5, #12
 800af56:	bf38      	it	cc
 800af58:	250c      	movcc	r5, #12
 800af5a:	2d00      	cmp	r5, #0
 800af5c:	4606      	mov	r6, r0
 800af5e:	db01      	blt.n	800af64 <_malloc_r+0x1c>
 800af60:	42a9      	cmp	r1, r5
 800af62:	d904      	bls.n	800af6e <_malloc_r+0x26>
 800af64:	230c      	movs	r3, #12
 800af66:	6033      	str	r3, [r6, #0]
 800af68:	2000      	movs	r0, #0
 800af6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b044 <_malloc_r+0xfc>
 800af72:	f000 f869 	bl	800b048 <__malloc_lock>
 800af76:	f8d8 3000 	ldr.w	r3, [r8]
 800af7a:	461c      	mov	r4, r3
 800af7c:	bb44      	cbnz	r4, 800afd0 <_malloc_r+0x88>
 800af7e:	4629      	mov	r1, r5
 800af80:	4630      	mov	r0, r6
 800af82:	f7ff ffbf 	bl	800af04 <sbrk_aligned>
 800af86:	1c43      	adds	r3, r0, #1
 800af88:	4604      	mov	r4, r0
 800af8a:	d158      	bne.n	800b03e <_malloc_r+0xf6>
 800af8c:	f8d8 4000 	ldr.w	r4, [r8]
 800af90:	4627      	mov	r7, r4
 800af92:	2f00      	cmp	r7, #0
 800af94:	d143      	bne.n	800b01e <_malloc_r+0xd6>
 800af96:	2c00      	cmp	r4, #0
 800af98:	d04b      	beq.n	800b032 <_malloc_r+0xea>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	4639      	mov	r1, r7
 800af9e:	4630      	mov	r0, r6
 800afa0:	eb04 0903 	add.w	r9, r4, r3
 800afa4:	f000 fe50 	bl	800bc48 <_sbrk_r>
 800afa8:	4581      	cmp	r9, r0
 800afaa:	d142      	bne.n	800b032 <_malloc_r+0xea>
 800afac:	6821      	ldr	r1, [r4, #0]
 800afae:	1a6d      	subs	r5, r5, r1
 800afb0:	4629      	mov	r1, r5
 800afb2:	4630      	mov	r0, r6
 800afb4:	f7ff ffa6 	bl	800af04 <sbrk_aligned>
 800afb8:	3001      	adds	r0, #1
 800afba:	d03a      	beq.n	800b032 <_malloc_r+0xea>
 800afbc:	6823      	ldr	r3, [r4, #0]
 800afbe:	442b      	add	r3, r5
 800afc0:	6023      	str	r3, [r4, #0]
 800afc2:	f8d8 3000 	ldr.w	r3, [r8]
 800afc6:	685a      	ldr	r2, [r3, #4]
 800afc8:	bb62      	cbnz	r2, 800b024 <_malloc_r+0xdc>
 800afca:	f8c8 7000 	str.w	r7, [r8]
 800afce:	e00f      	b.n	800aff0 <_malloc_r+0xa8>
 800afd0:	6822      	ldr	r2, [r4, #0]
 800afd2:	1b52      	subs	r2, r2, r5
 800afd4:	d420      	bmi.n	800b018 <_malloc_r+0xd0>
 800afd6:	2a0b      	cmp	r2, #11
 800afd8:	d917      	bls.n	800b00a <_malloc_r+0xc2>
 800afda:	1961      	adds	r1, r4, r5
 800afdc:	42a3      	cmp	r3, r4
 800afde:	6025      	str	r5, [r4, #0]
 800afe0:	bf18      	it	ne
 800afe2:	6059      	strne	r1, [r3, #4]
 800afe4:	6863      	ldr	r3, [r4, #4]
 800afe6:	bf08      	it	eq
 800afe8:	f8c8 1000 	streq.w	r1, [r8]
 800afec:	5162      	str	r2, [r4, r5]
 800afee:	604b      	str	r3, [r1, #4]
 800aff0:	4630      	mov	r0, r6
 800aff2:	f000 f82f 	bl	800b054 <__malloc_unlock>
 800aff6:	f104 000b 	add.w	r0, r4, #11
 800affa:	1d23      	adds	r3, r4, #4
 800affc:	f020 0007 	bic.w	r0, r0, #7
 800b000:	1ac2      	subs	r2, r0, r3
 800b002:	bf1c      	itt	ne
 800b004:	1a1b      	subne	r3, r3, r0
 800b006:	50a3      	strne	r3, [r4, r2]
 800b008:	e7af      	b.n	800af6a <_malloc_r+0x22>
 800b00a:	6862      	ldr	r2, [r4, #4]
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	bf0c      	ite	eq
 800b010:	f8c8 2000 	streq.w	r2, [r8]
 800b014:	605a      	strne	r2, [r3, #4]
 800b016:	e7eb      	b.n	800aff0 <_malloc_r+0xa8>
 800b018:	4623      	mov	r3, r4
 800b01a:	6864      	ldr	r4, [r4, #4]
 800b01c:	e7ae      	b.n	800af7c <_malloc_r+0x34>
 800b01e:	463c      	mov	r4, r7
 800b020:	687f      	ldr	r7, [r7, #4]
 800b022:	e7b6      	b.n	800af92 <_malloc_r+0x4a>
 800b024:	461a      	mov	r2, r3
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	42a3      	cmp	r3, r4
 800b02a:	d1fb      	bne.n	800b024 <_malloc_r+0xdc>
 800b02c:	2300      	movs	r3, #0
 800b02e:	6053      	str	r3, [r2, #4]
 800b030:	e7de      	b.n	800aff0 <_malloc_r+0xa8>
 800b032:	230c      	movs	r3, #12
 800b034:	6033      	str	r3, [r6, #0]
 800b036:	4630      	mov	r0, r6
 800b038:	f000 f80c 	bl	800b054 <__malloc_unlock>
 800b03c:	e794      	b.n	800af68 <_malloc_r+0x20>
 800b03e:	6005      	str	r5, [r0, #0]
 800b040:	e7d6      	b.n	800aff0 <_malloc_r+0xa8>
 800b042:	bf00      	nop
 800b044:	20020b24 	.word	0x20020b24

0800b048 <__malloc_lock>:
 800b048:	4801      	ldr	r0, [pc, #4]	@ (800b050 <__malloc_lock+0x8>)
 800b04a:	f7ff b8ac 	b.w	800a1a6 <__retarget_lock_acquire_recursive>
 800b04e:	bf00      	nop
 800b050:	20020b1c 	.word	0x20020b1c

0800b054 <__malloc_unlock>:
 800b054:	4801      	ldr	r0, [pc, #4]	@ (800b05c <__malloc_unlock+0x8>)
 800b056:	f7ff b8a7 	b.w	800a1a8 <__retarget_lock_release_recursive>
 800b05a:	bf00      	nop
 800b05c:	20020b1c 	.word	0x20020b1c

0800b060 <_Balloc>:
 800b060:	b570      	push	{r4, r5, r6, lr}
 800b062:	69c6      	ldr	r6, [r0, #28]
 800b064:	4604      	mov	r4, r0
 800b066:	460d      	mov	r5, r1
 800b068:	b976      	cbnz	r6, 800b088 <_Balloc+0x28>
 800b06a:	2010      	movs	r0, #16
 800b06c:	f7ff ff42 	bl	800aef4 <malloc>
 800b070:	4602      	mov	r2, r0
 800b072:	61e0      	str	r0, [r4, #28]
 800b074:	b920      	cbnz	r0, 800b080 <_Balloc+0x20>
 800b076:	4b18      	ldr	r3, [pc, #96]	@ (800b0d8 <_Balloc+0x78>)
 800b078:	4818      	ldr	r0, [pc, #96]	@ (800b0dc <_Balloc+0x7c>)
 800b07a:	216b      	movs	r1, #107	@ 0x6b
 800b07c:	f000 fdf4 	bl	800bc68 <__assert_func>
 800b080:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b084:	6006      	str	r6, [r0, #0]
 800b086:	60c6      	str	r6, [r0, #12]
 800b088:	69e6      	ldr	r6, [r4, #28]
 800b08a:	68f3      	ldr	r3, [r6, #12]
 800b08c:	b183      	cbz	r3, 800b0b0 <_Balloc+0x50>
 800b08e:	69e3      	ldr	r3, [r4, #28]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b096:	b9b8      	cbnz	r0, 800b0c8 <_Balloc+0x68>
 800b098:	2101      	movs	r1, #1
 800b09a:	fa01 f605 	lsl.w	r6, r1, r5
 800b09e:	1d72      	adds	r2, r6, #5
 800b0a0:	0092      	lsls	r2, r2, #2
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f000 fdfe 	bl	800bca4 <_calloc_r>
 800b0a8:	b160      	cbz	r0, 800b0c4 <_Balloc+0x64>
 800b0aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b0ae:	e00e      	b.n	800b0ce <_Balloc+0x6e>
 800b0b0:	2221      	movs	r2, #33	@ 0x21
 800b0b2:	2104      	movs	r1, #4
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 fdf5 	bl	800bca4 <_calloc_r>
 800b0ba:	69e3      	ldr	r3, [r4, #28]
 800b0bc:	60f0      	str	r0, [r6, #12]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d1e4      	bne.n	800b08e <_Balloc+0x2e>
 800b0c4:	2000      	movs	r0, #0
 800b0c6:	bd70      	pop	{r4, r5, r6, pc}
 800b0c8:	6802      	ldr	r2, [r0, #0]
 800b0ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0d4:	e7f7      	b.n	800b0c6 <_Balloc+0x66>
 800b0d6:	bf00      	nop
 800b0d8:	0800c005 	.word	0x0800c005
 800b0dc:	0800c085 	.word	0x0800c085

0800b0e0 <_Bfree>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	69c6      	ldr	r6, [r0, #28]
 800b0e4:	4605      	mov	r5, r0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	b976      	cbnz	r6, 800b108 <_Bfree+0x28>
 800b0ea:	2010      	movs	r0, #16
 800b0ec:	f7ff ff02 	bl	800aef4 <malloc>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	61e8      	str	r0, [r5, #28]
 800b0f4:	b920      	cbnz	r0, 800b100 <_Bfree+0x20>
 800b0f6:	4b09      	ldr	r3, [pc, #36]	@ (800b11c <_Bfree+0x3c>)
 800b0f8:	4809      	ldr	r0, [pc, #36]	@ (800b120 <_Bfree+0x40>)
 800b0fa:	218f      	movs	r1, #143	@ 0x8f
 800b0fc:	f000 fdb4 	bl	800bc68 <__assert_func>
 800b100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b104:	6006      	str	r6, [r0, #0]
 800b106:	60c6      	str	r6, [r0, #12]
 800b108:	b13c      	cbz	r4, 800b11a <_Bfree+0x3a>
 800b10a:	69eb      	ldr	r3, [r5, #28]
 800b10c:	6862      	ldr	r2, [r4, #4]
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b114:	6021      	str	r1, [r4, #0]
 800b116:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b11a:	bd70      	pop	{r4, r5, r6, pc}
 800b11c:	0800c005 	.word	0x0800c005
 800b120:	0800c085 	.word	0x0800c085

0800b124 <__multadd>:
 800b124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b128:	690d      	ldr	r5, [r1, #16]
 800b12a:	4607      	mov	r7, r0
 800b12c:	460c      	mov	r4, r1
 800b12e:	461e      	mov	r6, r3
 800b130:	f101 0c14 	add.w	ip, r1, #20
 800b134:	2000      	movs	r0, #0
 800b136:	f8dc 3000 	ldr.w	r3, [ip]
 800b13a:	b299      	uxth	r1, r3
 800b13c:	fb02 6101 	mla	r1, r2, r1, r6
 800b140:	0c1e      	lsrs	r6, r3, #16
 800b142:	0c0b      	lsrs	r3, r1, #16
 800b144:	fb02 3306 	mla	r3, r2, r6, r3
 800b148:	b289      	uxth	r1, r1
 800b14a:	3001      	adds	r0, #1
 800b14c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b150:	4285      	cmp	r5, r0
 800b152:	f84c 1b04 	str.w	r1, [ip], #4
 800b156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b15a:	dcec      	bgt.n	800b136 <__multadd+0x12>
 800b15c:	b30e      	cbz	r6, 800b1a2 <__multadd+0x7e>
 800b15e:	68a3      	ldr	r3, [r4, #8]
 800b160:	42ab      	cmp	r3, r5
 800b162:	dc19      	bgt.n	800b198 <__multadd+0x74>
 800b164:	6861      	ldr	r1, [r4, #4]
 800b166:	4638      	mov	r0, r7
 800b168:	3101      	adds	r1, #1
 800b16a:	f7ff ff79 	bl	800b060 <_Balloc>
 800b16e:	4680      	mov	r8, r0
 800b170:	b928      	cbnz	r0, 800b17e <__multadd+0x5a>
 800b172:	4602      	mov	r2, r0
 800b174:	4b0c      	ldr	r3, [pc, #48]	@ (800b1a8 <__multadd+0x84>)
 800b176:	480d      	ldr	r0, [pc, #52]	@ (800b1ac <__multadd+0x88>)
 800b178:	21ba      	movs	r1, #186	@ 0xba
 800b17a:	f000 fd75 	bl	800bc68 <__assert_func>
 800b17e:	6922      	ldr	r2, [r4, #16]
 800b180:	3202      	adds	r2, #2
 800b182:	f104 010c 	add.w	r1, r4, #12
 800b186:	0092      	lsls	r2, r2, #2
 800b188:	300c      	adds	r0, #12
 800b18a:	f7ff f80e 	bl	800a1aa <memcpy>
 800b18e:	4621      	mov	r1, r4
 800b190:	4638      	mov	r0, r7
 800b192:	f7ff ffa5 	bl	800b0e0 <_Bfree>
 800b196:	4644      	mov	r4, r8
 800b198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b19c:	3501      	adds	r5, #1
 800b19e:	615e      	str	r6, [r3, #20]
 800b1a0:	6125      	str	r5, [r4, #16]
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1a8:	0800c074 	.word	0x0800c074
 800b1ac:	0800c085 	.word	0x0800c085

0800b1b0 <__hi0bits>:
 800b1b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	bf36      	itet	cc
 800b1b8:	0403      	lslcc	r3, r0, #16
 800b1ba:	2000      	movcs	r0, #0
 800b1bc:	2010      	movcc	r0, #16
 800b1be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1c2:	bf3c      	itt	cc
 800b1c4:	021b      	lslcc	r3, r3, #8
 800b1c6:	3008      	addcc	r0, #8
 800b1c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1cc:	bf3c      	itt	cc
 800b1ce:	011b      	lslcc	r3, r3, #4
 800b1d0:	3004      	addcc	r0, #4
 800b1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1d6:	bf3c      	itt	cc
 800b1d8:	009b      	lslcc	r3, r3, #2
 800b1da:	3002      	addcc	r0, #2
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	db05      	blt.n	800b1ec <__hi0bits+0x3c>
 800b1e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b1e4:	f100 0001 	add.w	r0, r0, #1
 800b1e8:	bf08      	it	eq
 800b1ea:	2020      	moveq	r0, #32
 800b1ec:	4770      	bx	lr

0800b1ee <__lo0bits>:
 800b1ee:	6803      	ldr	r3, [r0, #0]
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	f013 0007 	ands.w	r0, r3, #7
 800b1f6:	d00b      	beq.n	800b210 <__lo0bits+0x22>
 800b1f8:	07d9      	lsls	r1, r3, #31
 800b1fa:	d421      	bmi.n	800b240 <__lo0bits+0x52>
 800b1fc:	0798      	lsls	r0, r3, #30
 800b1fe:	bf49      	itett	mi
 800b200:	085b      	lsrmi	r3, r3, #1
 800b202:	089b      	lsrpl	r3, r3, #2
 800b204:	2001      	movmi	r0, #1
 800b206:	6013      	strmi	r3, [r2, #0]
 800b208:	bf5c      	itt	pl
 800b20a:	6013      	strpl	r3, [r2, #0]
 800b20c:	2002      	movpl	r0, #2
 800b20e:	4770      	bx	lr
 800b210:	b299      	uxth	r1, r3
 800b212:	b909      	cbnz	r1, 800b218 <__lo0bits+0x2a>
 800b214:	0c1b      	lsrs	r3, r3, #16
 800b216:	2010      	movs	r0, #16
 800b218:	b2d9      	uxtb	r1, r3
 800b21a:	b909      	cbnz	r1, 800b220 <__lo0bits+0x32>
 800b21c:	3008      	adds	r0, #8
 800b21e:	0a1b      	lsrs	r3, r3, #8
 800b220:	0719      	lsls	r1, r3, #28
 800b222:	bf04      	itt	eq
 800b224:	091b      	lsreq	r3, r3, #4
 800b226:	3004      	addeq	r0, #4
 800b228:	0799      	lsls	r1, r3, #30
 800b22a:	bf04      	itt	eq
 800b22c:	089b      	lsreq	r3, r3, #2
 800b22e:	3002      	addeq	r0, #2
 800b230:	07d9      	lsls	r1, r3, #31
 800b232:	d403      	bmi.n	800b23c <__lo0bits+0x4e>
 800b234:	085b      	lsrs	r3, r3, #1
 800b236:	f100 0001 	add.w	r0, r0, #1
 800b23a:	d003      	beq.n	800b244 <__lo0bits+0x56>
 800b23c:	6013      	str	r3, [r2, #0]
 800b23e:	4770      	bx	lr
 800b240:	2000      	movs	r0, #0
 800b242:	4770      	bx	lr
 800b244:	2020      	movs	r0, #32
 800b246:	4770      	bx	lr

0800b248 <__i2b>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	460c      	mov	r4, r1
 800b24c:	2101      	movs	r1, #1
 800b24e:	f7ff ff07 	bl	800b060 <_Balloc>
 800b252:	4602      	mov	r2, r0
 800b254:	b928      	cbnz	r0, 800b262 <__i2b+0x1a>
 800b256:	4b05      	ldr	r3, [pc, #20]	@ (800b26c <__i2b+0x24>)
 800b258:	4805      	ldr	r0, [pc, #20]	@ (800b270 <__i2b+0x28>)
 800b25a:	f240 1145 	movw	r1, #325	@ 0x145
 800b25e:	f000 fd03 	bl	800bc68 <__assert_func>
 800b262:	2301      	movs	r3, #1
 800b264:	6144      	str	r4, [r0, #20]
 800b266:	6103      	str	r3, [r0, #16]
 800b268:	bd10      	pop	{r4, pc}
 800b26a:	bf00      	nop
 800b26c:	0800c074 	.word	0x0800c074
 800b270:	0800c085 	.word	0x0800c085

0800b274 <__multiply>:
 800b274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b278:	4614      	mov	r4, r2
 800b27a:	690a      	ldr	r2, [r1, #16]
 800b27c:	6923      	ldr	r3, [r4, #16]
 800b27e:	429a      	cmp	r2, r3
 800b280:	bfa8      	it	ge
 800b282:	4623      	movge	r3, r4
 800b284:	460f      	mov	r7, r1
 800b286:	bfa4      	itt	ge
 800b288:	460c      	movge	r4, r1
 800b28a:	461f      	movge	r7, r3
 800b28c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b290:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b294:	68a3      	ldr	r3, [r4, #8]
 800b296:	6861      	ldr	r1, [r4, #4]
 800b298:	eb0a 0609 	add.w	r6, sl, r9
 800b29c:	42b3      	cmp	r3, r6
 800b29e:	b085      	sub	sp, #20
 800b2a0:	bfb8      	it	lt
 800b2a2:	3101      	addlt	r1, #1
 800b2a4:	f7ff fedc 	bl	800b060 <_Balloc>
 800b2a8:	b930      	cbnz	r0, 800b2b8 <__multiply+0x44>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	4b44      	ldr	r3, [pc, #272]	@ (800b3c0 <__multiply+0x14c>)
 800b2ae:	4845      	ldr	r0, [pc, #276]	@ (800b3c4 <__multiply+0x150>)
 800b2b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2b4:	f000 fcd8 	bl	800bc68 <__assert_func>
 800b2b8:	f100 0514 	add.w	r5, r0, #20
 800b2bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b2c0:	462b      	mov	r3, r5
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	4543      	cmp	r3, r8
 800b2c6:	d321      	bcc.n	800b30c <__multiply+0x98>
 800b2c8:	f107 0114 	add.w	r1, r7, #20
 800b2cc:	f104 0214 	add.w	r2, r4, #20
 800b2d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b2d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b2d8:	9302      	str	r3, [sp, #8]
 800b2da:	1b13      	subs	r3, r2, r4
 800b2dc:	3b15      	subs	r3, #21
 800b2de:	f023 0303 	bic.w	r3, r3, #3
 800b2e2:	3304      	adds	r3, #4
 800b2e4:	f104 0715 	add.w	r7, r4, #21
 800b2e8:	42ba      	cmp	r2, r7
 800b2ea:	bf38      	it	cc
 800b2ec:	2304      	movcc	r3, #4
 800b2ee:	9301      	str	r3, [sp, #4]
 800b2f0:	9b02      	ldr	r3, [sp, #8]
 800b2f2:	9103      	str	r1, [sp, #12]
 800b2f4:	428b      	cmp	r3, r1
 800b2f6:	d80c      	bhi.n	800b312 <__multiply+0x9e>
 800b2f8:	2e00      	cmp	r6, #0
 800b2fa:	dd03      	ble.n	800b304 <__multiply+0x90>
 800b2fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b300:	2b00      	cmp	r3, #0
 800b302:	d05b      	beq.n	800b3bc <__multiply+0x148>
 800b304:	6106      	str	r6, [r0, #16]
 800b306:	b005      	add	sp, #20
 800b308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b30c:	f843 2b04 	str.w	r2, [r3], #4
 800b310:	e7d8      	b.n	800b2c4 <__multiply+0x50>
 800b312:	f8b1 a000 	ldrh.w	sl, [r1]
 800b316:	f1ba 0f00 	cmp.w	sl, #0
 800b31a:	d024      	beq.n	800b366 <__multiply+0xf2>
 800b31c:	f104 0e14 	add.w	lr, r4, #20
 800b320:	46a9      	mov	r9, r5
 800b322:	f04f 0c00 	mov.w	ip, #0
 800b326:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b32a:	f8d9 3000 	ldr.w	r3, [r9]
 800b32e:	fa1f fb87 	uxth.w	fp, r7
 800b332:	b29b      	uxth	r3, r3
 800b334:	fb0a 330b 	mla	r3, sl, fp, r3
 800b338:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b33c:	f8d9 7000 	ldr.w	r7, [r9]
 800b340:	4463      	add	r3, ip
 800b342:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b346:	fb0a c70b 	mla	r7, sl, fp, ip
 800b34a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b34e:	b29b      	uxth	r3, r3
 800b350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b354:	4572      	cmp	r2, lr
 800b356:	f849 3b04 	str.w	r3, [r9], #4
 800b35a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b35e:	d8e2      	bhi.n	800b326 <__multiply+0xb2>
 800b360:	9b01      	ldr	r3, [sp, #4]
 800b362:	f845 c003 	str.w	ip, [r5, r3]
 800b366:	9b03      	ldr	r3, [sp, #12]
 800b368:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b36c:	3104      	adds	r1, #4
 800b36e:	f1b9 0f00 	cmp.w	r9, #0
 800b372:	d021      	beq.n	800b3b8 <__multiply+0x144>
 800b374:	682b      	ldr	r3, [r5, #0]
 800b376:	f104 0c14 	add.w	ip, r4, #20
 800b37a:	46ae      	mov	lr, r5
 800b37c:	f04f 0a00 	mov.w	sl, #0
 800b380:	f8bc b000 	ldrh.w	fp, [ip]
 800b384:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b388:	fb09 770b 	mla	r7, r9, fp, r7
 800b38c:	4457      	add	r7, sl
 800b38e:	b29b      	uxth	r3, r3
 800b390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b394:	f84e 3b04 	str.w	r3, [lr], #4
 800b398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b39c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3a0:	f8be 3000 	ldrh.w	r3, [lr]
 800b3a4:	fb09 330a 	mla	r3, r9, sl, r3
 800b3a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b3ac:	4562      	cmp	r2, ip
 800b3ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3b2:	d8e5      	bhi.n	800b380 <__multiply+0x10c>
 800b3b4:	9f01      	ldr	r7, [sp, #4]
 800b3b6:	51eb      	str	r3, [r5, r7]
 800b3b8:	3504      	adds	r5, #4
 800b3ba:	e799      	b.n	800b2f0 <__multiply+0x7c>
 800b3bc:	3e01      	subs	r6, #1
 800b3be:	e79b      	b.n	800b2f8 <__multiply+0x84>
 800b3c0:	0800c074 	.word	0x0800c074
 800b3c4:	0800c085 	.word	0x0800c085

0800b3c8 <__pow5mult>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	4615      	mov	r5, r2
 800b3ce:	f012 0203 	ands.w	r2, r2, #3
 800b3d2:	4607      	mov	r7, r0
 800b3d4:	460e      	mov	r6, r1
 800b3d6:	d007      	beq.n	800b3e8 <__pow5mult+0x20>
 800b3d8:	4c25      	ldr	r4, [pc, #148]	@ (800b470 <__pow5mult+0xa8>)
 800b3da:	3a01      	subs	r2, #1
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3e2:	f7ff fe9f 	bl	800b124 <__multadd>
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	10ad      	asrs	r5, r5, #2
 800b3ea:	d03d      	beq.n	800b468 <__pow5mult+0xa0>
 800b3ec:	69fc      	ldr	r4, [r7, #28]
 800b3ee:	b97c      	cbnz	r4, 800b410 <__pow5mult+0x48>
 800b3f0:	2010      	movs	r0, #16
 800b3f2:	f7ff fd7f 	bl	800aef4 <malloc>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	61f8      	str	r0, [r7, #28]
 800b3fa:	b928      	cbnz	r0, 800b408 <__pow5mult+0x40>
 800b3fc:	4b1d      	ldr	r3, [pc, #116]	@ (800b474 <__pow5mult+0xac>)
 800b3fe:	481e      	ldr	r0, [pc, #120]	@ (800b478 <__pow5mult+0xb0>)
 800b400:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b404:	f000 fc30 	bl	800bc68 <__assert_func>
 800b408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b40c:	6004      	str	r4, [r0, #0]
 800b40e:	60c4      	str	r4, [r0, #12]
 800b410:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b418:	b94c      	cbnz	r4, 800b42e <__pow5mult+0x66>
 800b41a:	f240 2171 	movw	r1, #625	@ 0x271
 800b41e:	4638      	mov	r0, r7
 800b420:	f7ff ff12 	bl	800b248 <__i2b>
 800b424:	2300      	movs	r3, #0
 800b426:	f8c8 0008 	str.w	r0, [r8, #8]
 800b42a:	4604      	mov	r4, r0
 800b42c:	6003      	str	r3, [r0, #0]
 800b42e:	f04f 0900 	mov.w	r9, #0
 800b432:	07eb      	lsls	r3, r5, #31
 800b434:	d50a      	bpl.n	800b44c <__pow5mult+0x84>
 800b436:	4631      	mov	r1, r6
 800b438:	4622      	mov	r2, r4
 800b43a:	4638      	mov	r0, r7
 800b43c:	f7ff ff1a 	bl	800b274 <__multiply>
 800b440:	4631      	mov	r1, r6
 800b442:	4680      	mov	r8, r0
 800b444:	4638      	mov	r0, r7
 800b446:	f7ff fe4b 	bl	800b0e0 <_Bfree>
 800b44a:	4646      	mov	r6, r8
 800b44c:	106d      	asrs	r5, r5, #1
 800b44e:	d00b      	beq.n	800b468 <__pow5mult+0xa0>
 800b450:	6820      	ldr	r0, [r4, #0]
 800b452:	b938      	cbnz	r0, 800b464 <__pow5mult+0x9c>
 800b454:	4622      	mov	r2, r4
 800b456:	4621      	mov	r1, r4
 800b458:	4638      	mov	r0, r7
 800b45a:	f7ff ff0b 	bl	800b274 <__multiply>
 800b45e:	6020      	str	r0, [r4, #0]
 800b460:	f8c0 9000 	str.w	r9, [r0]
 800b464:	4604      	mov	r4, r0
 800b466:	e7e4      	b.n	800b432 <__pow5mult+0x6a>
 800b468:	4630      	mov	r0, r6
 800b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b46e:	bf00      	nop
 800b470:	0800c0e0 	.word	0x0800c0e0
 800b474:	0800c005 	.word	0x0800c005
 800b478:	0800c085 	.word	0x0800c085

0800b47c <__lshift>:
 800b47c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b480:	460c      	mov	r4, r1
 800b482:	6849      	ldr	r1, [r1, #4]
 800b484:	6923      	ldr	r3, [r4, #16]
 800b486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b48a:	68a3      	ldr	r3, [r4, #8]
 800b48c:	4607      	mov	r7, r0
 800b48e:	4691      	mov	r9, r2
 800b490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b494:	f108 0601 	add.w	r6, r8, #1
 800b498:	42b3      	cmp	r3, r6
 800b49a:	db0b      	blt.n	800b4b4 <__lshift+0x38>
 800b49c:	4638      	mov	r0, r7
 800b49e:	f7ff fddf 	bl	800b060 <_Balloc>
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	b948      	cbnz	r0, 800b4ba <__lshift+0x3e>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	4b28      	ldr	r3, [pc, #160]	@ (800b54c <__lshift+0xd0>)
 800b4aa:	4829      	ldr	r0, [pc, #164]	@ (800b550 <__lshift+0xd4>)
 800b4ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4b0:	f000 fbda 	bl	800bc68 <__assert_func>
 800b4b4:	3101      	adds	r1, #1
 800b4b6:	005b      	lsls	r3, r3, #1
 800b4b8:	e7ee      	b.n	800b498 <__lshift+0x1c>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	f100 0114 	add.w	r1, r0, #20
 800b4c0:	f100 0210 	add.w	r2, r0, #16
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	4553      	cmp	r3, sl
 800b4c8:	db33      	blt.n	800b532 <__lshift+0xb6>
 800b4ca:	6920      	ldr	r0, [r4, #16]
 800b4cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4d0:	f104 0314 	add.w	r3, r4, #20
 800b4d4:	f019 091f 	ands.w	r9, r9, #31
 800b4d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4e0:	d02b      	beq.n	800b53a <__lshift+0xbe>
 800b4e2:	f1c9 0e20 	rsb	lr, r9, #32
 800b4e6:	468a      	mov	sl, r1
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	6818      	ldr	r0, [r3, #0]
 800b4ec:	fa00 f009 	lsl.w	r0, r0, r9
 800b4f0:	4310      	orrs	r0, r2
 800b4f2:	f84a 0b04 	str.w	r0, [sl], #4
 800b4f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4fa:	459c      	cmp	ip, r3
 800b4fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b500:	d8f3      	bhi.n	800b4ea <__lshift+0x6e>
 800b502:	ebac 0304 	sub.w	r3, ip, r4
 800b506:	3b15      	subs	r3, #21
 800b508:	f023 0303 	bic.w	r3, r3, #3
 800b50c:	3304      	adds	r3, #4
 800b50e:	f104 0015 	add.w	r0, r4, #21
 800b512:	4584      	cmp	ip, r0
 800b514:	bf38      	it	cc
 800b516:	2304      	movcc	r3, #4
 800b518:	50ca      	str	r2, [r1, r3]
 800b51a:	b10a      	cbz	r2, 800b520 <__lshift+0xa4>
 800b51c:	f108 0602 	add.w	r6, r8, #2
 800b520:	3e01      	subs	r6, #1
 800b522:	4638      	mov	r0, r7
 800b524:	612e      	str	r6, [r5, #16]
 800b526:	4621      	mov	r1, r4
 800b528:	f7ff fdda 	bl	800b0e0 <_Bfree>
 800b52c:	4628      	mov	r0, r5
 800b52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b532:	f842 0f04 	str.w	r0, [r2, #4]!
 800b536:	3301      	adds	r3, #1
 800b538:	e7c5      	b.n	800b4c6 <__lshift+0x4a>
 800b53a:	3904      	subs	r1, #4
 800b53c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b540:	f841 2f04 	str.w	r2, [r1, #4]!
 800b544:	459c      	cmp	ip, r3
 800b546:	d8f9      	bhi.n	800b53c <__lshift+0xc0>
 800b548:	e7ea      	b.n	800b520 <__lshift+0xa4>
 800b54a:	bf00      	nop
 800b54c:	0800c074 	.word	0x0800c074
 800b550:	0800c085 	.word	0x0800c085

0800b554 <__mcmp>:
 800b554:	690a      	ldr	r2, [r1, #16]
 800b556:	4603      	mov	r3, r0
 800b558:	6900      	ldr	r0, [r0, #16]
 800b55a:	1a80      	subs	r0, r0, r2
 800b55c:	b530      	push	{r4, r5, lr}
 800b55e:	d10e      	bne.n	800b57e <__mcmp+0x2a>
 800b560:	3314      	adds	r3, #20
 800b562:	3114      	adds	r1, #20
 800b564:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b568:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b56c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b574:	4295      	cmp	r5, r2
 800b576:	d003      	beq.n	800b580 <__mcmp+0x2c>
 800b578:	d205      	bcs.n	800b586 <__mcmp+0x32>
 800b57a:	f04f 30ff 	mov.w	r0, #4294967295
 800b57e:	bd30      	pop	{r4, r5, pc}
 800b580:	42a3      	cmp	r3, r4
 800b582:	d3f3      	bcc.n	800b56c <__mcmp+0x18>
 800b584:	e7fb      	b.n	800b57e <__mcmp+0x2a>
 800b586:	2001      	movs	r0, #1
 800b588:	e7f9      	b.n	800b57e <__mcmp+0x2a>
	...

0800b58c <__mdiff>:
 800b58c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b590:	4689      	mov	r9, r1
 800b592:	4606      	mov	r6, r0
 800b594:	4611      	mov	r1, r2
 800b596:	4648      	mov	r0, r9
 800b598:	4614      	mov	r4, r2
 800b59a:	f7ff ffdb 	bl	800b554 <__mcmp>
 800b59e:	1e05      	subs	r5, r0, #0
 800b5a0:	d112      	bne.n	800b5c8 <__mdiff+0x3c>
 800b5a2:	4629      	mov	r1, r5
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	f7ff fd5b 	bl	800b060 <_Balloc>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	b928      	cbnz	r0, 800b5ba <__mdiff+0x2e>
 800b5ae:	4b3f      	ldr	r3, [pc, #252]	@ (800b6ac <__mdiff+0x120>)
 800b5b0:	f240 2137 	movw	r1, #567	@ 0x237
 800b5b4:	483e      	ldr	r0, [pc, #248]	@ (800b6b0 <__mdiff+0x124>)
 800b5b6:	f000 fb57 	bl	800bc68 <__assert_func>
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5c0:	4610      	mov	r0, r2
 800b5c2:	b003      	add	sp, #12
 800b5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c8:	bfbc      	itt	lt
 800b5ca:	464b      	movlt	r3, r9
 800b5cc:	46a1      	movlt	r9, r4
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5d4:	bfba      	itte	lt
 800b5d6:	461c      	movlt	r4, r3
 800b5d8:	2501      	movlt	r5, #1
 800b5da:	2500      	movge	r5, #0
 800b5dc:	f7ff fd40 	bl	800b060 <_Balloc>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	b918      	cbnz	r0, 800b5ec <__mdiff+0x60>
 800b5e4:	4b31      	ldr	r3, [pc, #196]	@ (800b6ac <__mdiff+0x120>)
 800b5e6:	f240 2145 	movw	r1, #581	@ 0x245
 800b5ea:	e7e3      	b.n	800b5b4 <__mdiff+0x28>
 800b5ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b5f0:	6926      	ldr	r6, [r4, #16]
 800b5f2:	60c5      	str	r5, [r0, #12]
 800b5f4:	f109 0310 	add.w	r3, r9, #16
 800b5f8:	f109 0514 	add.w	r5, r9, #20
 800b5fc:	f104 0e14 	add.w	lr, r4, #20
 800b600:	f100 0b14 	add.w	fp, r0, #20
 800b604:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b608:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b60c:	9301      	str	r3, [sp, #4]
 800b60e:	46d9      	mov	r9, fp
 800b610:	f04f 0c00 	mov.w	ip, #0
 800b614:	9b01      	ldr	r3, [sp, #4]
 800b616:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b61a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b61e:	9301      	str	r3, [sp, #4]
 800b620:	fa1f f38a 	uxth.w	r3, sl
 800b624:	4619      	mov	r1, r3
 800b626:	b283      	uxth	r3, r0
 800b628:	1acb      	subs	r3, r1, r3
 800b62a:	0c00      	lsrs	r0, r0, #16
 800b62c:	4463      	add	r3, ip
 800b62e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b632:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b636:	b29b      	uxth	r3, r3
 800b638:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b63c:	4576      	cmp	r6, lr
 800b63e:	f849 3b04 	str.w	r3, [r9], #4
 800b642:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b646:	d8e5      	bhi.n	800b614 <__mdiff+0x88>
 800b648:	1b33      	subs	r3, r6, r4
 800b64a:	3b15      	subs	r3, #21
 800b64c:	f023 0303 	bic.w	r3, r3, #3
 800b650:	3415      	adds	r4, #21
 800b652:	3304      	adds	r3, #4
 800b654:	42a6      	cmp	r6, r4
 800b656:	bf38      	it	cc
 800b658:	2304      	movcc	r3, #4
 800b65a:	441d      	add	r5, r3
 800b65c:	445b      	add	r3, fp
 800b65e:	461e      	mov	r6, r3
 800b660:	462c      	mov	r4, r5
 800b662:	4544      	cmp	r4, r8
 800b664:	d30e      	bcc.n	800b684 <__mdiff+0xf8>
 800b666:	f108 0103 	add.w	r1, r8, #3
 800b66a:	1b49      	subs	r1, r1, r5
 800b66c:	f021 0103 	bic.w	r1, r1, #3
 800b670:	3d03      	subs	r5, #3
 800b672:	45a8      	cmp	r8, r5
 800b674:	bf38      	it	cc
 800b676:	2100      	movcc	r1, #0
 800b678:	440b      	add	r3, r1
 800b67a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b67e:	b191      	cbz	r1, 800b6a6 <__mdiff+0x11a>
 800b680:	6117      	str	r7, [r2, #16]
 800b682:	e79d      	b.n	800b5c0 <__mdiff+0x34>
 800b684:	f854 1b04 	ldr.w	r1, [r4], #4
 800b688:	46e6      	mov	lr, ip
 800b68a:	0c08      	lsrs	r0, r1, #16
 800b68c:	fa1c fc81 	uxtah	ip, ip, r1
 800b690:	4471      	add	r1, lr
 800b692:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b696:	b289      	uxth	r1, r1
 800b698:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b69c:	f846 1b04 	str.w	r1, [r6], #4
 800b6a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6a4:	e7dd      	b.n	800b662 <__mdiff+0xd6>
 800b6a6:	3f01      	subs	r7, #1
 800b6a8:	e7e7      	b.n	800b67a <__mdiff+0xee>
 800b6aa:	bf00      	nop
 800b6ac:	0800c074 	.word	0x0800c074
 800b6b0:	0800c085 	.word	0x0800c085

0800b6b4 <__d2b>:
 800b6b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6b8:	460f      	mov	r7, r1
 800b6ba:	2101      	movs	r1, #1
 800b6bc:	ec59 8b10 	vmov	r8, r9, d0
 800b6c0:	4616      	mov	r6, r2
 800b6c2:	f7ff fccd 	bl	800b060 <_Balloc>
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	b930      	cbnz	r0, 800b6d8 <__d2b+0x24>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	4b23      	ldr	r3, [pc, #140]	@ (800b75c <__d2b+0xa8>)
 800b6ce:	4824      	ldr	r0, [pc, #144]	@ (800b760 <__d2b+0xac>)
 800b6d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b6d4:	f000 fac8 	bl	800bc68 <__assert_func>
 800b6d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b6dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6e0:	b10d      	cbz	r5, 800b6e6 <__d2b+0x32>
 800b6e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6e6:	9301      	str	r3, [sp, #4]
 800b6e8:	f1b8 0300 	subs.w	r3, r8, #0
 800b6ec:	d023      	beq.n	800b736 <__d2b+0x82>
 800b6ee:	4668      	mov	r0, sp
 800b6f0:	9300      	str	r3, [sp, #0]
 800b6f2:	f7ff fd7c 	bl	800b1ee <__lo0bits>
 800b6f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b6fa:	b1d0      	cbz	r0, 800b732 <__d2b+0x7e>
 800b6fc:	f1c0 0320 	rsb	r3, r0, #32
 800b700:	fa02 f303 	lsl.w	r3, r2, r3
 800b704:	430b      	orrs	r3, r1
 800b706:	40c2      	lsrs	r2, r0
 800b708:	6163      	str	r3, [r4, #20]
 800b70a:	9201      	str	r2, [sp, #4]
 800b70c:	9b01      	ldr	r3, [sp, #4]
 800b70e:	61a3      	str	r3, [r4, #24]
 800b710:	2b00      	cmp	r3, #0
 800b712:	bf0c      	ite	eq
 800b714:	2201      	moveq	r2, #1
 800b716:	2202      	movne	r2, #2
 800b718:	6122      	str	r2, [r4, #16]
 800b71a:	b1a5      	cbz	r5, 800b746 <__d2b+0x92>
 800b71c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b720:	4405      	add	r5, r0
 800b722:	603d      	str	r5, [r7, #0]
 800b724:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b728:	6030      	str	r0, [r6, #0]
 800b72a:	4620      	mov	r0, r4
 800b72c:	b003      	add	sp, #12
 800b72e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b732:	6161      	str	r1, [r4, #20]
 800b734:	e7ea      	b.n	800b70c <__d2b+0x58>
 800b736:	a801      	add	r0, sp, #4
 800b738:	f7ff fd59 	bl	800b1ee <__lo0bits>
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	6163      	str	r3, [r4, #20]
 800b740:	3020      	adds	r0, #32
 800b742:	2201      	movs	r2, #1
 800b744:	e7e8      	b.n	800b718 <__d2b+0x64>
 800b746:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b74a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b74e:	6038      	str	r0, [r7, #0]
 800b750:	6918      	ldr	r0, [r3, #16]
 800b752:	f7ff fd2d 	bl	800b1b0 <__hi0bits>
 800b756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b75a:	e7e5      	b.n	800b728 <__d2b+0x74>
 800b75c:	0800c074 	.word	0x0800c074
 800b760:	0800c085 	.word	0x0800c085

0800b764 <__sfputc_r>:
 800b764:	6893      	ldr	r3, [r2, #8]
 800b766:	3b01      	subs	r3, #1
 800b768:	2b00      	cmp	r3, #0
 800b76a:	b410      	push	{r4}
 800b76c:	6093      	str	r3, [r2, #8]
 800b76e:	da08      	bge.n	800b782 <__sfputc_r+0x1e>
 800b770:	6994      	ldr	r4, [r2, #24]
 800b772:	42a3      	cmp	r3, r4
 800b774:	db01      	blt.n	800b77a <__sfputc_r+0x16>
 800b776:	290a      	cmp	r1, #10
 800b778:	d103      	bne.n	800b782 <__sfputc_r+0x1e>
 800b77a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b77e:	f7fe bc00 	b.w	8009f82 <__swbuf_r>
 800b782:	6813      	ldr	r3, [r2, #0]
 800b784:	1c58      	adds	r0, r3, #1
 800b786:	6010      	str	r0, [r2, #0]
 800b788:	7019      	strb	r1, [r3, #0]
 800b78a:	4608      	mov	r0, r1
 800b78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b790:	4770      	bx	lr

0800b792 <__sfputs_r>:
 800b792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b794:	4606      	mov	r6, r0
 800b796:	460f      	mov	r7, r1
 800b798:	4614      	mov	r4, r2
 800b79a:	18d5      	adds	r5, r2, r3
 800b79c:	42ac      	cmp	r4, r5
 800b79e:	d101      	bne.n	800b7a4 <__sfputs_r+0x12>
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	e007      	b.n	800b7b4 <__sfputs_r+0x22>
 800b7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a8:	463a      	mov	r2, r7
 800b7aa:	4630      	mov	r0, r6
 800b7ac:	f7ff ffda 	bl	800b764 <__sfputc_r>
 800b7b0:	1c43      	adds	r3, r0, #1
 800b7b2:	d1f3      	bne.n	800b79c <__sfputs_r+0xa>
 800b7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7b8 <_vfiprintf_r>:
 800b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7bc:	460d      	mov	r5, r1
 800b7be:	b09d      	sub	sp, #116	@ 0x74
 800b7c0:	4614      	mov	r4, r2
 800b7c2:	4698      	mov	r8, r3
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	b118      	cbz	r0, 800b7d0 <_vfiprintf_r+0x18>
 800b7c8:	6a03      	ldr	r3, [r0, #32]
 800b7ca:	b90b      	cbnz	r3, 800b7d0 <_vfiprintf_r+0x18>
 800b7cc:	f7fe faf0 	bl	8009db0 <__sinit>
 800b7d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7d2:	07d9      	lsls	r1, r3, #31
 800b7d4:	d405      	bmi.n	800b7e2 <_vfiprintf_r+0x2a>
 800b7d6:	89ab      	ldrh	r3, [r5, #12]
 800b7d8:	059a      	lsls	r2, r3, #22
 800b7da:	d402      	bmi.n	800b7e2 <_vfiprintf_r+0x2a>
 800b7dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7de:	f7fe fce2 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 800b7e2:	89ab      	ldrh	r3, [r5, #12]
 800b7e4:	071b      	lsls	r3, r3, #28
 800b7e6:	d501      	bpl.n	800b7ec <_vfiprintf_r+0x34>
 800b7e8:	692b      	ldr	r3, [r5, #16]
 800b7ea:	b99b      	cbnz	r3, 800b814 <_vfiprintf_r+0x5c>
 800b7ec:	4629      	mov	r1, r5
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f7fe fc06 	bl	800a000 <__swsetup_r>
 800b7f4:	b170      	cbz	r0, 800b814 <_vfiprintf_r+0x5c>
 800b7f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7f8:	07dc      	lsls	r4, r3, #31
 800b7fa:	d504      	bpl.n	800b806 <_vfiprintf_r+0x4e>
 800b7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b800:	b01d      	add	sp, #116	@ 0x74
 800b802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b806:	89ab      	ldrh	r3, [r5, #12]
 800b808:	0598      	lsls	r0, r3, #22
 800b80a:	d4f7      	bmi.n	800b7fc <_vfiprintf_r+0x44>
 800b80c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b80e:	f7fe fccb 	bl	800a1a8 <__retarget_lock_release_recursive>
 800b812:	e7f3      	b.n	800b7fc <_vfiprintf_r+0x44>
 800b814:	2300      	movs	r3, #0
 800b816:	9309      	str	r3, [sp, #36]	@ 0x24
 800b818:	2320      	movs	r3, #32
 800b81a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b81e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b822:	2330      	movs	r3, #48	@ 0x30
 800b824:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b9d4 <_vfiprintf_r+0x21c>
 800b828:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b82c:	f04f 0901 	mov.w	r9, #1
 800b830:	4623      	mov	r3, r4
 800b832:	469a      	mov	sl, r3
 800b834:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b838:	b10a      	cbz	r2, 800b83e <_vfiprintf_r+0x86>
 800b83a:	2a25      	cmp	r2, #37	@ 0x25
 800b83c:	d1f9      	bne.n	800b832 <_vfiprintf_r+0x7a>
 800b83e:	ebba 0b04 	subs.w	fp, sl, r4
 800b842:	d00b      	beq.n	800b85c <_vfiprintf_r+0xa4>
 800b844:	465b      	mov	r3, fp
 800b846:	4622      	mov	r2, r4
 800b848:	4629      	mov	r1, r5
 800b84a:	4630      	mov	r0, r6
 800b84c:	f7ff ffa1 	bl	800b792 <__sfputs_r>
 800b850:	3001      	adds	r0, #1
 800b852:	f000 80a7 	beq.w	800b9a4 <_vfiprintf_r+0x1ec>
 800b856:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b858:	445a      	add	r2, fp
 800b85a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b85c:	f89a 3000 	ldrb.w	r3, [sl]
 800b860:	2b00      	cmp	r3, #0
 800b862:	f000 809f 	beq.w	800b9a4 <_vfiprintf_r+0x1ec>
 800b866:	2300      	movs	r3, #0
 800b868:	f04f 32ff 	mov.w	r2, #4294967295
 800b86c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b870:	f10a 0a01 	add.w	sl, sl, #1
 800b874:	9304      	str	r3, [sp, #16]
 800b876:	9307      	str	r3, [sp, #28]
 800b878:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b87c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b87e:	4654      	mov	r4, sl
 800b880:	2205      	movs	r2, #5
 800b882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b886:	4853      	ldr	r0, [pc, #332]	@ (800b9d4 <_vfiprintf_r+0x21c>)
 800b888:	f7f4 fcc2 	bl	8000210 <memchr>
 800b88c:	9a04      	ldr	r2, [sp, #16]
 800b88e:	b9d8      	cbnz	r0, 800b8c8 <_vfiprintf_r+0x110>
 800b890:	06d1      	lsls	r1, r2, #27
 800b892:	bf44      	itt	mi
 800b894:	2320      	movmi	r3, #32
 800b896:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b89a:	0713      	lsls	r3, r2, #28
 800b89c:	bf44      	itt	mi
 800b89e:	232b      	movmi	r3, #43	@ 0x2b
 800b8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8aa:	d015      	beq.n	800b8d8 <_vfiprintf_r+0x120>
 800b8ac:	9a07      	ldr	r2, [sp, #28]
 800b8ae:	4654      	mov	r4, sl
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	f04f 0c0a 	mov.w	ip, #10
 800b8b6:	4621      	mov	r1, r4
 800b8b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8bc:	3b30      	subs	r3, #48	@ 0x30
 800b8be:	2b09      	cmp	r3, #9
 800b8c0:	d94b      	bls.n	800b95a <_vfiprintf_r+0x1a2>
 800b8c2:	b1b0      	cbz	r0, 800b8f2 <_vfiprintf_r+0x13a>
 800b8c4:	9207      	str	r2, [sp, #28]
 800b8c6:	e014      	b.n	800b8f2 <_vfiprintf_r+0x13a>
 800b8c8:	eba0 0308 	sub.w	r3, r0, r8
 800b8cc:	fa09 f303 	lsl.w	r3, r9, r3
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	9304      	str	r3, [sp, #16]
 800b8d4:	46a2      	mov	sl, r4
 800b8d6:	e7d2      	b.n	800b87e <_vfiprintf_r+0xc6>
 800b8d8:	9b03      	ldr	r3, [sp, #12]
 800b8da:	1d19      	adds	r1, r3, #4
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	9103      	str	r1, [sp, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	bfbb      	ittet	lt
 800b8e4:	425b      	neglt	r3, r3
 800b8e6:	f042 0202 	orrlt.w	r2, r2, #2
 800b8ea:	9307      	strge	r3, [sp, #28]
 800b8ec:	9307      	strlt	r3, [sp, #28]
 800b8ee:	bfb8      	it	lt
 800b8f0:	9204      	strlt	r2, [sp, #16]
 800b8f2:	7823      	ldrb	r3, [r4, #0]
 800b8f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8f6:	d10a      	bne.n	800b90e <_vfiprintf_r+0x156>
 800b8f8:	7863      	ldrb	r3, [r4, #1]
 800b8fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8fc:	d132      	bne.n	800b964 <_vfiprintf_r+0x1ac>
 800b8fe:	9b03      	ldr	r3, [sp, #12]
 800b900:	1d1a      	adds	r2, r3, #4
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	9203      	str	r2, [sp, #12]
 800b906:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b90a:	3402      	adds	r4, #2
 800b90c:	9305      	str	r3, [sp, #20]
 800b90e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b9e4 <_vfiprintf_r+0x22c>
 800b912:	7821      	ldrb	r1, [r4, #0]
 800b914:	2203      	movs	r2, #3
 800b916:	4650      	mov	r0, sl
 800b918:	f7f4 fc7a 	bl	8000210 <memchr>
 800b91c:	b138      	cbz	r0, 800b92e <_vfiprintf_r+0x176>
 800b91e:	9b04      	ldr	r3, [sp, #16]
 800b920:	eba0 000a 	sub.w	r0, r0, sl
 800b924:	2240      	movs	r2, #64	@ 0x40
 800b926:	4082      	lsls	r2, r0
 800b928:	4313      	orrs	r3, r2
 800b92a:	3401      	adds	r4, #1
 800b92c:	9304      	str	r3, [sp, #16]
 800b92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b932:	4829      	ldr	r0, [pc, #164]	@ (800b9d8 <_vfiprintf_r+0x220>)
 800b934:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b938:	2206      	movs	r2, #6
 800b93a:	f7f4 fc69 	bl	8000210 <memchr>
 800b93e:	2800      	cmp	r0, #0
 800b940:	d03f      	beq.n	800b9c2 <_vfiprintf_r+0x20a>
 800b942:	4b26      	ldr	r3, [pc, #152]	@ (800b9dc <_vfiprintf_r+0x224>)
 800b944:	bb1b      	cbnz	r3, 800b98e <_vfiprintf_r+0x1d6>
 800b946:	9b03      	ldr	r3, [sp, #12]
 800b948:	3307      	adds	r3, #7
 800b94a:	f023 0307 	bic.w	r3, r3, #7
 800b94e:	3308      	adds	r3, #8
 800b950:	9303      	str	r3, [sp, #12]
 800b952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b954:	443b      	add	r3, r7
 800b956:	9309      	str	r3, [sp, #36]	@ 0x24
 800b958:	e76a      	b.n	800b830 <_vfiprintf_r+0x78>
 800b95a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b95e:	460c      	mov	r4, r1
 800b960:	2001      	movs	r0, #1
 800b962:	e7a8      	b.n	800b8b6 <_vfiprintf_r+0xfe>
 800b964:	2300      	movs	r3, #0
 800b966:	3401      	adds	r4, #1
 800b968:	9305      	str	r3, [sp, #20]
 800b96a:	4619      	mov	r1, r3
 800b96c:	f04f 0c0a 	mov.w	ip, #10
 800b970:	4620      	mov	r0, r4
 800b972:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b976:	3a30      	subs	r2, #48	@ 0x30
 800b978:	2a09      	cmp	r2, #9
 800b97a:	d903      	bls.n	800b984 <_vfiprintf_r+0x1cc>
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d0c6      	beq.n	800b90e <_vfiprintf_r+0x156>
 800b980:	9105      	str	r1, [sp, #20]
 800b982:	e7c4      	b.n	800b90e <_vfiprintf_r+0x156>
 800b984:	fb0c 2101 	mla	r1, ip, r1, r2
 800b988:	4604      	mov	r4, r0
 800b98a:	2301      	movs	r3, #1
 800b98c:	e7f0      	b.n	800b970 <_vfiprintf_r+0x1b8>
 800b98e:	ab03      	add	r3, sp, #12
 800b990:	9300      	str	r3, [sp, #0]
 800b992:	462a      	mov	r2, r5
 800b994:	4b12      	ldr	r3, [pc, #72]	@ (800b9e0 <_vfiprintf_r+0x228>)
 800b996:	a904      	add	r1, sp, #16
 800b998:	4630      	mov	r0, r6
 800b99a:	f7fd fdc5 	bl	8009528 <_printf_float>
 800b99e:	4607      	mov	r7, r0
 800b9a0:	1c78      	adds	r0, r7, #1
 800b9a2:	d1d6      	bne.n	800b952 <_vfiprintf_r+0x19a>
 800b9a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9a6:	07d9      	lsls	r1, r3, #31
 800b9a8:	d405      	bmi.n	800b9b6 <_vfiprintf_r+0x1fe>
 800b9aa:	89ab      	ldrh	r3, [r5, #12]
 800b9ac:	059a      	lsls	r2, r3, #22
 800b9ae:	d402      	bmi.n	800b9b6 <_vfiprintf_r+0x1fe>
 800b9b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9b2:	f7fe fbf9 	bl	800a1a8 <__retarget_lock_release_recursive>
 800b9b6:	89ab      	ldrh	r3, [r5, #12]
 800b9b8:	065b      	lsls	r3, r3, #25
 800b9ba:	f53f af1f 	bmi.w	800b7fc <_vfiprintf_r+0x44>
 800b9be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9c0:	e71e      	b.n	800b800 <_vfiprintf_r+0x48>
 800b9c2:	ab03      	add	r3, sp, #12
 800b9c4:	9300      	str	r3, [sp, #0]
 800b9c6:	462a      	mov	r2, r5
 800b9c8:	4b05      	ldr	r3, [pc, #20]	@ (800b9e0 <_vfiprintf_r+0x228>)
 800b9ca:	a904      	add	r1, sp, #16
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7fe f843 	bl	8009a58 <_printf_i>
 800b9d2:	e7e4      	b.n	800b99e <_vfiprintf_r+0x1e6>
 800b9d4:	0800c1e0 	.word	0x0800c1e0
 800b9d8:	0800c1ea 	.word	0x0800c1ea
 800b9dc:	08009529 	.word	0x08009529
 800b9e0:	0800b793 	.word	0x0800b793
 800b9e4:	0800c1e6 	.word	0x0800c1e6

0800b9e8 <__sflush_r>:
 800b9e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9f0:	0716      	lsls	r6, r2, #28
 800b9f2:	4605      	mov	r5, r0
 800b9f4:	460c      	mov	r4, r1
 800b9f6:	d454      	bmi.n	800baa2 <__sflush_r+0xba>
 800b9f8:	684b      	ldr	r3, [r1, #4]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	dc02      	bgt.n	800ba04 <__sflush_r+0x1c>
 800b9fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	dd48      	ble.n	800ba96 <__sflush_r+0xae>
 800ba04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba06:	2e00      	cmp	r6, #0
 800ba08:	d045      	beq.n	800ba96 <__sflush_r+0xae>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba10:	682f      	ldr	r7, [r5, #0]
 800ba12:	6a21      	ldr	r1, [r4, #32]
 800ba14:	602b      	str	r3, [r5, #0]
 800ba16:	d030      	beq.n	800ba7a <__sflush_r+0x92>
 800ba18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba1a:	89a3      	ldrh	r3, [r4, #12]
 800ba1c:	0759      	lsls	r1, r3, #29
 800ba1e:	d505      	bpl.n	800ba2c <__sflush_r+0x44>
 800ba20:	6863      	ldr	r3, [r4, #4]
 800ba22:	1ad2      	subs	r2, r2, r3
 800ba24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba26:	b10b      	cbz	r3, 800ba2c <__sflush_r+0x44>
 800ba28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba2a:	1ad2      	subs	r2, r2, r3
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba30:	6a21      	ldr	r1, [r4, #32]
 800ba32:	4628      	mov	r0, r5
 800ba34:	47b0      	blx	r6
 800ba36:	1c43      	adds	r3, r0, #1
 800ba38:	89a3      	ldrh	r3, [r4, #12]
 800ba3a:	d106      	bne.n	800ba4a <__sflush_r+0x62>
 800ba3c:	6829      	ldr	r1, [r5, #0]
 800ba3e:	291d      	cmp	r1, #29
 800ba40:	d82b      	bhi.n	800ba9a <__sflush_r+0xb2>
 800ba42:	4a2a      	ldr	r2, [pc, #168]	@ (800baec <__sflush_r+0x104>)
 800ba44:	410a      	asrs	r2, r1
 800ba46:	07d6      	lsls	r6, r2, #31
 800ba48:	d427      	bmi.n	800ba9a <__sflush_r+0xb2>
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	6062      	str	r2, [r4, #4]
 800ba4e:	04d9      	lsls	r1, r3, #19
 800ba50:	6922      	ldr	r2, [r4, #16]
 800ba52:	6022      	str	r2, [r4, #0]
 800ba54:	d504      	bpl.n	800ba60 <__sflush_r+0x78>
 800ba56:	1c42      	adds	r2, r0, #1
 800ba58:	d101      	bne.n	800ba5e <__sflush_r+0x76>
 800ba5a:	682b      	ldr	r3, [r5, #0]
 800ba5c:	b903      	cbnz	r3, 800ba60 <__sflush_r+0x78>
 800ba5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba62:	602f      	str	r7, [r5, #0]
 800ba64:	b1b9      	cbz	r1, 800ba96 <__sflush_r+0xae>
 800ba66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba6a:	4299      	cmp	r1, r3
 800ba6c:	d002      	beq.n	800ba74 <__sflush_r+0x8c>
 800ba6e:	4628      	mov	r0, r5
 800ba70:	f7ff f9f6 	bl	800ae60 <_free_r>
 800ba74:	2300      	movs	r3, #0
 800ba76:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba78:	e00d      	b.n	800ba96 <__sflush_r+0xae>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	47b0      	blx	r6
 800ba80:	4602      	mov	r2, r0
 800ba82:	1c50      	adds	r0, r2, #1
 800ba84:	d1c9      	bne.n	800ba1a <__sflush_r+0x32>
 800ba86:	682b      	ldr	r3, [r5, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d0c6      	beq.n	800ba1a <__sflush_r+0x32>
 800ba8c:	2b1d      	cmp	r3, #29
 800ba8e:	d001      	beq.n	800ba94 <__sflush_r+0xac>
 800ba90:	2b16      	cmp	r3, #22
 800ba92:	d11e      	bne.n	800bad2 <__sflush_r+0xea>
 800ba94:	602f      	str	r7, [r5, #0]
 800ba96:	2000      	movs	r0, #0
 800ba98:	e022      	b.n	800bae0 <__sflush_r+0xf8>
 800ba9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba9e:	b21b      	sxth	r3, r3
 800baa0:	e01b      	b.n	800bada <__sflush_r+0xf2>
 800baa2:	690f      	ldr	r7, [r1, #16]
 800baa4:	2f00      	cmp	r7, #0
 800baa6:	d0f6      	beq.n	800ba96 <__sflush_r+0xae>
 800baa8:	0793      	lsls	r3, r2, #30
 800baaa:	680e      	ldr	r6, [r1, #0]
 800baac:	bf08      	it	eq
 800baae:	694b      	ldreq	r3, [r1, #20]
 800bab0:	600f      	str	r7, [r1, #0]
 800bab2:	bf18      	it	ne
 800bab4:	2300      	movne	r3, #0
 800bab6:	eba6 0807 	sub.w	r8, r6, r7
 800baba:	608b      	str	r3, [r1, #8]
 800babc:	f1b8 0f00 	cmp.w	r8, #0
 800bac0:	dde9      	ble.n	800ba96 <__sflush_r+0xae>
 800bac2:	6a21      	ldr	r1, [r4, #32]
 800bac4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bac6:	4643      	mov	r3, r8
 800bac8:	463a      	mov	r2, r7
 800baca:	4628      	mov	r0, r5
 800bacc:	47b0      	blx	r6
 800bace:	2800      	cmp	r0, #0
 800bad0:	dc08      	bgt.n	800bae4 <__sflush_r+0xfc>
 800bad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bada:	81a3      	strh	r3, [r4, #12]
 800badc:	f04f 30ff 	mov.w	r0, #4294967295
 800bae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bae4:	4407      	add	r7, r0
 800bae6:	eba8 0800 	sub.w	r8, r8, r0
 800baea:	e7e7      	b.n	800babc <__sflush_r+0xd4>
 800baec:	dfbffffe 	.word	0xdfbffffe

0800baf0 <_fflush_r>:
 800baf0:	b538      	push	{r3, r4, r5, lr}
 800baf2:	690b      	ldr	r3, [r1, #16]
 800baf4:	4605      	mov	r5, r0
 800baf6:	460c      	mov	r4, r1
 800baf8:	b913      	cbnz	r3, 800bb00 <_fflush_r+0x10>
 800bafa:	2500      	movs	r5, #0
 800bafc:	4628      	mov	r0, r5
 800bafe:	bd38      	pop	{r3, r4, r5, pc}
 800bb00:	b118      	cbz	r0, 800bb0a <_fflush_r+0x1a>
 800bb02:	6a03      	ldr	r3, [r0, #32]
 800bb04:	b90b      	cbnz	r3, 800bb0a <_fflush_r+0x1a>
 800bb06:	f7fe f953 	bl	8009db0 <__sinit>
 800bb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d0f3      	beq.n	800bafa <_fflush_r+0xa>
 800bb12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb14:	07d0      	lsls	r0, r2, #31
 800bb16:	d404      	bmi.n	800bb22 <_fflush_r+0x32>
 800bb18:	0599      	lsls	r1, r3, #22
 800bb1a:	d402      	bmi.n	800bb22 <_fflush_r+0x32>
 800bb1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb1e:	f7fe fb42 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 800bb22:	4628      	mov	r0, r5
 800bb24:	4621      	mov	r1, r4
 800bb26:	f7ff ff5f 	bl	800b9e8 <__sflush_r>
 800bb2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb2c:	07da      	lsls	r2, r3, #31
 800bb2e:	4605      	mov	r5, r0
 800bb30:	d4e4      	bmi.n	800bafc <_fflush_r+0xc>
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	059b      	lsls	r3, r3, #22
 800bb36:	d4e1      	bmi.n	800bafc <_fflush_r+0xc>
 800bb38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb3a:	f7fe fb35 	bl	800a1a8 <__retarget_lock_release_recursive>
 800bb3e:	e7dd      	b.n	800bafc <_fflush_r+0xc>

0800bb40 <__swhatbuf_r>:
 800bb40:	b570      	push	{r4, r5, r6, lr}
 800bb42:	460c      	mov	r4, r1
 800bb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb48:	2900      	cmp	r1, #0
 800bb4a:	b096      	sub	sp, #88	@ 0x58
 800bb4c:	4615      	mov	r5, r2
 800bb4e:	461e      	mov	r6, r3
 800bb50:	da0d      	bge.n	800bb6e <__swhatbuf_r+0x2e>
 800bb52:	89a3      	ldrh	r3, [r4, #12]
 800bb54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb58:	f04f 0100 	mov.w	r1, #0
 800bb5c:	bf14      	ite	ne
 800bb5e:	2340      	movne	r3, #64	@ 0x40
 800bb60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb64:	2000      	movs	r0, #0
 800bb66:	6031      	str	r1, [r6, #0]
 800bb68:	602b      	str	r3, [r5, #0]
 800bb6a:	b016      	add	sp, #88	@ 0x58
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
 800bb6e:	466a      	mov	r2, sp
 800bb70:	f000 f848 	bl	800bc04 <_fstat_r>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	dbec      	blt.n	800bb52 <__swhatbuf_r+0x12>
 800bb78:	9901      	ldr	r1, [sp, #4]
 800bb7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb82:	4259      	negs	r1, r3
 800bb84:	4159      	adcs	r1, r3
 800bb86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb8a:	e7eb      	b.n	800bb64 <__swhatbuf_r+0x24>

0800bb8c <__smakebuf_r>:
 800bb8c:	898b      	ldrh	r3, [r1, #12]
 800bb8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb90:	079d      	lsls	r5, r3, #30
 800bb92:	4606      	mov	r6, r0
 800bb94:	460c      	mov	r4, r1
 800bb96:	d507      	bpl.n	800bba8 <__smakebuf_r+0x1c>
 800bb98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb9c:	6023      	str	r3, [r4, #0]
 800bb9e:	6123      	str	r3, [r4, #16]
 800bba0:	2301      	movs	r3, #1
 800bba2:	6163      	str	r3, [r4, #20]
 800bba4:	b003      	add	sp, #12
 800bba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba8:	ab01      	add	r3, sp, #4
 800bbaa:	466a      	mov	r2, sp
 800bbac:	f7ff ffc8 	bl	800bb40 <__swhatbuf_r>
 800bbb0:	9f00      	ldr	r7, [sp, #0]
 800bbb2:	4605      	mov	r5, r0
 800bbb4:	4639      	mov	r1, r7
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	f7ff f9c6 	bl	800af48 <_malloc_r>
 800bbbc:	b948      	cbnz	r0, 800bbd2 <__smakebuf_r+0x46>
 800bbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbc2:	059a      	lsls	r2, r3, #22
 800bbc4:	d4ee      	bmi.n	800bba4 <__smakebuf_r+0x18>
 800bbc6:	f023 0303 	bic.w	r3, r3, #3
 800bbca:	f043 0302 	orr.w	r3, r3, #2
 800bbce:	81a3      	strh	r3, [r4, #12]
 800bbd0:	e7e2      	b.n	800bb98 <__smakebuf_r+0xc>
 800bbd2:	89a3      	ldrh	r3, [r4, #12]
 800bbd4:	6020      	str	r0, [r4, #0]
 800bbd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbda:	81a3      	strh	r3, [r4, #12]
 800bbdc:	9b01      	ldr	r3, [sp, #4]
 800bbde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bbe2:	b15b      	cbz	r3, 800bbfc <__smakebuf_r+0x70>
 800bbe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f000 f81d 	bl	800bc28 <_isatty_r>
 800bbee:	b128      	cbz	r0, 800bbfc <__smakebuf_r+0x70>
 800bbf0:	89a3      	ldrh	r3, [r4, #12]
 800bbf2:	f023 0303 	bic.w	r3, r3, #3
 800bbf6:	f043 0301 	orr.w	r3, r3, #1
 800bbfa:	81a3      	strh	r3, [r4, #12]
 800bbfc:	89a3      	ldrh	r3, [r4, #12]
 800bbfe:	431d      	orrs	r5, r3
 800bc00:	81a5      	strh	r5, [r4, #12]
 800bc02:	e7cf      	b.n	800bba4 <__smakebuf_r+0x18>

0800bc04 <_fstat_r>:
 800bc04:	b538      	push	{r3, r4, r5, lr}
 800bc06:	4d07      	ldr	r5, [pc, #28]	@ (800bc24 <_fstat_r+0x20>)
 800bc08:	2300      	movs	r3, #0
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	4608      	mov	r0, r1
 800bc0e:	4611      	mov	r1, r2
 800bc10:	602b      	str	r3, [r5, #0]
 800bc12:	f7f6 f989 	bl	8001f28 <_fstat>
 800bc16:	1c43      	adds	r3, r0, #1
 800bc18:	d102      	bne.n	800bc20 <_fstat_r+0x1c>
 800bc1a:	682b      	ldr	r3, [r5, #0]
 800bc1c:	b103      	cbz	r3, 800bc20 <_fstat_r+0x1c>
 800bc1e:	6023      	str	r3, [r4, #0]
 800bc20:	bd38      	pop	{r3, r4, r5, pc}
 800bc22:	bf00      	nop
 800bc24:	20020b18 	.word	0x20020b18

0800bc28 <_isatty_r>:
 800bc28:	b538      	push	{r3, r4, r5, lr}
 800bc2a:	4d06      	ldr	r5, [pc, #24]	@ (800bc44 <_isatty_r+0x1c>)
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	4604      	mov	r4, r0
 800bc30:	4608      	mov	r0, r1
 800bc32:	602b      	str	r3, [r5, #0]
 800bc34:	f7f6 f988 	bl	8001f48 <_isatty>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d102      	bne.n	800bc42 <_isatty_r+0x1a>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	b103      	cbz	r3, 800bc42 <_isatty_r+0x1a>
 800bc40:	6023      	str	r3, [r4, #0]
 800bc42:	bd38      	pop	{r3, r4, r5, pc}
 800bc44:	20020b18 	.word	0x20020b18

0800bc48 <_sbrk_r>:
 800bc48:	b538      	push	{r3, r4, r5, lr}
 800bc4a:	4d06      	ldr	r5, [pc, #24]	@ (800bc64 <_sbrk_r+0x1c>)
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	4604      	mov	r4, r0
 800bc50:	4608      	mov	r0, r1
 800bc52:	602b      	str	r3, [r5, #0]
 800bc54:	f7f6 f990 	bl	8001f78 <_sbrk>
 800bc58:	1c43      	adds	r3, r0, #1
 800bc5a:	d102      	bne.n	800bc62 <_sbrk_r+0x1a>
 800bc5c:	682b      	ldr	r3, [r5, #0]
 800bc5e:	b103      	cbz	r3, 800bc62 <_sbrk_r+0x1a>
 800bc60:	6023      	str	r3, [r4, #0]
 800bc62:	bd38      	pop	{r3, r4, r5, pc}
 800bc64:	20020b18 	.word	0x20020b18

0800bc68 <__assert_func>:
 800bc68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc6a:	4614      	mov	r4, r2
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	4b09      	ldr	r3, [pc, #36]	@ (800bc94 <__assert_func+0x2c>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4605      	mov	r5, r0
 800bc74:	68d8      	ldr	r0, [r3, #12]
 800bc76:	b954      	cbnz	r4, 800bc8e <__assert_func+0x26>
 800bc78:	4b07      	ldr	r3, [pc, #28]	@ (800bc98 <__assert_func+0x30>)
 800bc7a:	461c      	mov	r4, r3
 800bc7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc80:	9100      	str	r1, [sp, #0]
 800bc82:	462b      	mov	r3, r5
 800bc84:	4905      	ldr	r1, [pc, #20]	@ (800bc9c <__assert_func+0x34>)
 800bc86:	f000 f841 	bl	800bd0c <fiprintf>
 800bc8a:	f000 f851 	bl	800bd30 <abort>
 800bc8e:	4b04      	ldr	r3, [pc, #16]	@ (800bca0 <__assert_func+0x38>)
 800bc90:	e7f4      	b.n	800bc7c <__assert_func+0x14>
 800bc92:	bf00      	nop
 800bc94:	2000005c 	.word	0x2000005c
 800bc98:	0800c236 	.word	0x0800c236
 800bc9c:	0800c208 	.word	0x0800c208
 800bca0:	0800c1fb 	.word	0x0800c1fb

0800bca4 <_calloc_r>:
 800bca4:	b570      	push	{r4, r5, r6, lr}
 800bca6:	fba1 5402 	umull	r5, r4, r1, r2
 800bcaa:	b93c      	cbnz	r4, 800bcbc <_calloc_r+0x18>
 800bcac:	4629      	mov	r1, r5
 800bcae:	f7ff f94b 	bl	800af48 <_malloc_r>
 800bcb2:	4606      	mov	r6, r0
 800bcb4:	b928      	cbnz	r0, 800bcc2 <_calloc_r+0x1e>
 800bcb6:	2600      	movs	r6, #0
 800bcb8:	4630      	mov	r0, r6
 800bcba:	bd70      	pop	{r4, r5, r6, pc}
 800bcbc:	220c      	movs	r2, #12
 800bcbe:	6002      	str	r2, [r0, #0]
 800bcc0:	e7f9      	b.n	800bcb6 <_calloc_r+0x12>
 800bcc2:	462a      	mov	r2, r5
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	f7fe f9f1 	bl	800a0ac <memset>
 800bcca:	e7f5      	b.n	800bcb8 <_calloc_r+0x14>

0800bccc <__ascii_mbtowc>:
 800bccc:	b082      	sub	sp, #8
 800bcce:	b901      	cbnz	r1, 800bcd2 <__ascii_mbtowc+0x6>
 800bcd0:	a901      	add	r1, sp, #4
 800bcd2:	b142      	cbz	r2, 800bce6 <__ascii_mbtowc+0x1a>
 800bcd4:	b14b      	cbz	r3, 800bcea <__ascii_mbtowc+0x1e>
 800bcd6:	7813      	ldrb	r3, [r2, #0]
 800bcd8:	600b      	str	r3, [r1, #0]
 800bcda:	7812      	ldrb	r2, [r2, #0]
 800bcdc:	1e10      	subs	r0, r2, #0
 800bcde:	bf18      	it	ne
 800bce0:	2001      	movne	r0, #1
 800bce2:	b002      	add	sp, #8
 800bce4:	4770      	bx	lr
 800bce6:	4610      	mov	r0, r2
 800bce8:	e7fb      	b.n	800bce2 <__ascii_mbtowc+0x16>
 800bcea:	f06f 0001 	mvn.w	r0, #1
 800bcee:	e7f8      	b.n	800bce2 <__ascii_mbtowc+0x16>

0800bcf0 <__ascii_wctomb>:
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	4608      	mov	r0, r1
 800bcf4:	b141      	cbz	r1, 800bd08 <__ascii_wctomb+0x18>
 800bcf6:	2aff      	cmp	r2, #255	@ 0xff
 800bcf8:	d904      	bls.n	800bd04 <__ascii_wctomb+0x14>
 800bcfa:	228a      	movs	r2, #138	@ 0x8a
 800bcfc:	601a      	str	r2, [r3, #0]
 800bcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800bd02:	4770      	bx	lr
 800bd04:	700a      	strb	r2, [r1, #0]
 800bd06:	2001      	movs	r0, #1
 800bd08:	4770      	bx	lr
	...

0800bd0c <fiprintf>:
 800bd0c:	b40e      	push	{r1, r2, r3}
 800bd0e:	b503      	push	{r0, r1, lr}
 800bd10:	4601      	mov	r1, r0
 800bd12:	ab03      	add	r3, sp, #12
 800bd14:	4805      	ldr	r0, [pc, #20]	@ (800bd2c <fiprintf+0x20>)
 800bd16:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd1a:	6800      	ldr	r0, [r0, #0]
 800bd1c:	9301      	str	r3, [sp, #4]
 800bd1e:	f7ff fd4b 	bl	800b7b8 <_vfiprintf_r>
 800bd22:	b002      	add	sp, #8
 800bd24:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd28:	b003      	add	sp, #12
 800bd2a:	4770      	bx	lr
 800bd2c:	2000005c 	.word	0x2000005c

0800bd30 <abort>:
 800bd30:	b508      	push	{r3, lr}
 800bd32:	2006      	movs	r0, #6
 800bd34:	f000 f82c 	bl	800bd90 <raise>
 800bd38:	2001      	movs	r0, #1
 800bd3a:	f7f6 f8a5 	bl	8001e88 <_exit>

0800bd3e <_raise_r>:
 800bd3e:	291f      	cmp	r1, #31
 800bd40:	b538      	push	{r3, r4, r5, lr}
 800bd42:	4605      	mov	r5, r0
 800bd44:	460c      	mov	r4, r1
 800bd46:	d904      	bls.n	800bd52 <_raise_r+0x14>
 800bd48:	2316      	movs	r3, #22
 800bd4a:	6003      	str	r3, [r0, #0]
 800bd4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd50:	bd38      	pop	{r3, r4, r5, pc}
 800bd52:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd54:	b112      	cbz	r2, 800bd5c <_raise_r+0x1e>
 800bd56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd5a:	b94b      	cbnz	r3, 800bd70 <_raise_r+0x32>
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	f000 f831 	bl	800bdc4 <_getpid_r>
 800bd62:	4622      	mov	r2, r4
 800bd64:	4601      	mov	r1, r0
 800bd66:	4628      	mov	r0, r5
 800bd68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd6c:	f000 b818 	b.w	800bda0 <_kill_r>
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d00a      	beq.n	800bd8a <_raise_r+0x4c>
 800bd74:	1c59      	adds	r1, r3, #1
 800bd76:	d103      	bne.n	800bd80 <_raise_r+0x42>
 800bd78:	2316      	movs	r3, #22
 800bd7a:	6003      	str	r3, [r0, #0]
 800bd7c:	2001      	movs	r0, #1
 800bd7e:	e7e7      	b.n	800bd50 <_raise_r+0x12>
 800bd80:	2100      	movs	r1, #0
 800bd82:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd86:	4620      	mov	r0, r4
 800bd88:	4798      	blx	r3
 800bd8a:	2000      	movs	r0, #0
 800bd8c:	e7e0      	b.n	800bd50 <_raise_r+0x12>
	...

0800bd90 <raise>:
 800bd90:	4b02      	ldr	r3, [pc, #8]	@ (800bd9c <raise+0xc>)
 800bd92:	4601      	mov	r1, r0
 800bd94:	6818      	ldr	r0, [r3, #0]
 800bd96:	f7ff bfd2 	b.w	800bd3e <_raise_r>
 800bd9a:	bf00      	nop
 800bd9c:	2000005c 	.word	0x2000005c

0800bda0 <_kill_r>:
 800bda0:	b538      	push	{r3, r4, r5, lr}
 800bda2:	4d07      	ldr	r5, [pc, #28]	@ (800bdc0 <_kill_r+0x20>)
 800bda4:	2300      	movs	r3, #0
 800bda6:	4604      	mov	r4, r0
 800bda8:	4608      	mov	r0, r1
 800bdaa:	4611      	mov	r1, r2
 800bdac:	602b      	str	r3, [r5, #0]
 800bdae:	f7f6 f85b 	bl	8001e68 <_kill>
 800bdb2:	1c43      	adds	r3, r0, #1
 800bdb4:	d102      	bne.n	800bdbc <_kill_r+0x1c>
 800bdb6:	682b      	ldr	r3, [r5, #0]
 800bdb8:	b103      	cbz	r3, 800bdbc <_kill_r+0x1c>
 800bdba:	6023      	str	r3, [r4, #0]
 800bdbc:	bd38      	pop	{r3, r4, r5, pc}
 800bdbe:	bf00      	nop
 800bdc0:	20020b18 	.word	0x20020b18

0800bdc4 <_getpid_r>:
 800bdc4:	f7f6 b848 	b.w	8001e58 <_getpid>

0800bdc8 <_init>:
 800bdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdca:	bf00      	nop
 800bdcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdce:	bc08      	pop	{r3}
 800bdd0:	469e      	mov	lr, r3
 800bdd2:	4770      	bx	lr

0800bdd4 <_fini>:
 800bdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdd6:	bf00      	nop
 800bdd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdda:	bc08      	pop	{r3}
 800bddc:	469e      	mov	lr, r3
 800bdde:	4770      	bx	lr
