
// test_efield u1(V_right, V_left, V_top, V_bottom, V_rz)
module test_efield(
	input clock,
	input [19:0] r,
	input [19:0] V_right,		// V_r,z+1 
	input [19:0] V_left,		// V_r,z-1 
	input [19:0] V_top,		// V_r+1,z (top of V_r,z)
	input [19:0] V_bottom,		// V_r-1,z (bottom of V_r,z)
	output [19:0] V_rz
);
	wire [19:0] const1, const2, const3;
	assign const1 = 20'b00111011111101011100;		// const1 = alpha1 * 1/2dr  = 0.0075
	assign const2 = 20'b00111100011101110110;		// const2 = alpha1 * 1/drdr = 0.0151
	assign const3 = 20'b00111101111111000001;		// const3 = alpha1 * 1/dzdz = 0.1231
	
	wire [19:0] out1, out2, out3, out4, out5;
	wire [19:0] out6, out7, out8, out9;
	
	fp_adder add1(clock, V_top, {~V_bottom[19], V_bottom[18:0]}, out1);
	fp_adder add2(clock, V_top, V_bottom, out2);
	fp_adder add3(clock, V_right, V_left, out3);
	fp_multi mul1(out1, const1, out4);
	fp_multi mul2(out2, const2, out5);
	fp_multi mul3(out3, const3, out6);
	fp_multi mul4(out4, r, out7);
	fp_adder add5(clock, out7, out5, out8);
	fp_adder add6(clock, out6, out8, out9);
	
	assign V_rz = out9;
	
endmodule 