#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Nov 22 10:04:56 2018
# Process ID: 4048
# Log file: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/vivado.log
# Journal file: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 688.754 ; gain = 97.902
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:12:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
remove_files C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/Display.v
add_files -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v
import_files -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v
Hint: use the '-force' option to overwrite the local copies.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top myCalc [current_fileset]
update_compile_order -fileset sources_1
set_property top calculator_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:22:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:23:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:23:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:24:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library work [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:1]
[Thu Nov 22 10:28:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
import_files -fileset sim_1 -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
update_compile_order -fileset sim_1
set_property top TB_myCalc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 729.398 ; gain = 3.215
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset sim_1 C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
file delete -force C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
import_files -fileset sim_1 -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 742.613 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset sim_1 C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
file delete -force C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
import_files -fileset sim_1 -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
launch_runs impl_1 -jobs 2
[Thu Nov 22 10:54:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset sim_1 C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
file delete -force C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
import_files -fileset sim_1 -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
set_property top calculator_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top TB_myCalc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 11:22:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-1412] syntax error near newkey [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:49]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 11:30:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 11:34:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 22 11:34:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/impl_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 11:40:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset sim_1 C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
file delete -force C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.TB_myCalc in library work located at xsim.dir/work.
INFO: [USF-XSim-99] Step results log file:'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
import_files -fileset sim_1 -norecurse C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic_TB.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
ERROR: [VRFC 10-794] illegal character in binary number [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:59]
ERROR: [VRFC 10-1040] module TB_myCalc ignored due to previous errors [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 12:15:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -fileset constrs_1 -norecurse {C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/Nexys4_Master.xdc C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Nexys4_KeypadLeft.xdc}
import_files -fileset constrs_1 {C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/Nexys4_Master.xdc C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Nexys4_KeypadLeft.xdc}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 22 12:45:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 12:49:44 2018...
