Warning (10268): Verilog HDL information at pushkey.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class02_pushkey/module/pushkey.v Line: 13
