#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar  6 23:09:46 2021
# Process ID: 23172
# Current directory: /home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a50tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23249 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.832 ; gain = 200.684 ; free physical = 2879 ; free virtual = 10361
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1354' bound to instance 'design_1_i' of component 'design_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1367]
INFO: [Synth 8-3491] module 'design_1_axi_uart16550_0_1' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_axi_uart16550_0_1_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'design_1_axi_uart16550_0_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1657]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uart16550_0_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_axi_uart16550_0_1_stub.vhdl:46]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_clk_wiz_1_2_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_clk_wiz_1_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_mdm_1_2_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1702]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_mdm_1_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_1' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1715]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_microblaze_0_1_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_microblaze_0_axi_intc_2_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_microblaze_0_axi_intc_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-3491] module 'design_1_xbar_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_2' (4#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_dlmb_v10_2_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_ilmb_v10_2_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_lmb_bram_2_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_lmb_bram_2_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_2/synth/design_1_microblaze_0_xlconcat_2.v:58' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1918]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_2/synth/design_1_microblaze_0_xlconcat_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (6#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_2' (7#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_2/synth/design_1_microblaze_0_xlconcat_2.v:58]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_2' declared at '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_rst_clk_wiz_1_100M_2_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1923]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_2' [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/.Xil/Vivado-23172-yurigagarin/realtime/design_1_rst_clk_wiz_1_100M_2_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/synth/design_1.vhd:1367]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (9#1) [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1964.551 ; gain = 268.402 ; free physical = 2907 ; free virtual = 10390
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.520 ; gain = 271.371 ; free physical = 2905 ; free virtual = 10387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.520 ; gain = 271.371 ; free physical = 2905 ; free virtual = 10387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1967.520 ; gain = 0.000 ; free physical = 2898 ; free virtual = 10380
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_2/design_1_microblaze_0_axi_intc_2/design_1_microblaze_0_axi_intc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_2/design_1_microblaze_0_axi_intc_2/design_1_microblaze_0_axi_intc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_2/design_1_rst_clk_wiz_1_100M_2/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_2/design_1_rst_clk_wiz_1_100M_2/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.301 ; gain = 0.000 ; free physical = 2808 ; free virtual = 10292
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2103.301 ; gain = 0.000 ; free physical = 2808 ; free virtual = 10292
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2882 ; free virtual = 10366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2882 ; free virtual = 10366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2882 ; free virtual = 10366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2883 ; free virtual = 10368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_2 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2880 ; free virtual = 10367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2752 ; free virtual = 10243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2752 ; free virtual = 10243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_2                  |         1|
|2     |design_1_axi_uart16550_0_1       |         1|
|3     |design_1_clk_wiz_1_2             |         1|
|4     |design_1_mdm_1_2                 |         1|
|5     |design_1_microblaze_0_1          |         1|
|6     |design_1_microblaze_0_axi_intc_2 |         1|
|7     |design_1_rst_clk_wiz_1_100M_2    |         1|
|8     |design_1_dlmb_bram_if_cntlr_2    |         1|
|9     |design_1_dlmb_v10_2              |         1|
|10    |design_1_ilmb_bram_if_cntlr_2    |         1|
|11    |design_1_ilmb_v10_2              |         1|
|12    |design_1_lmb_bram_2              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_axi_uart16550_0_1_bbox_0       |     1|
|2     |design_1_clk_wiz_1_2_bbox_1             |     1|
|3     |design_1_dlmb_bram_if_cntlr_2_bbox_6    |     1|
|4     |design_1_dlmb_v10_2_bbox_7              |     1|
|5     |design_1_ilmb_bram_if_cntlr_2_bbox_8    |     1|
|6     |design_1_ilmb_v10_2_bbox_9              |     1|
|7     |design_1_lmb_bram_2_bbox_10             |     1|
|8     |design_1_mdm_1_2_bbox_2                 |     1|
|9     |design_1_microblaze_0_1_bbox_3          |     1|
|10    |design_1_microblaze_0_axi_intc_2_bbox_4 |     1|
|11    |design_1_rst_clk_wiz_1_100M_2_bbox_11   |     1|
|12    |design_1_xbar_2_bbox_5                  |     1|
|13    |IBUF                                    |     2|
|14    |OBUF                                    |     1|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1129|
|2     |  design_1_i                  |design_1                              |  1126|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_2    |   263|
|4     |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_2      |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2750 ; free virtual = 10242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.301 ; gain = 271.371 ; free physical = 2805 ; free virtual = 10297
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.301 ; gain = 407.152 ; free physical = 2805 ; free virtual = 10297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.301 ; gain = 0.000 ; free physical = 2872 ; free virtual = 10364
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.301 ; gain = 0.000 ; free physical = 2821 ; free virtual = 10313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2103.301 ; gain = 633.320 ; free physical = 2945 ; free virtual = 10437
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.301 ; gain = 0.000 ; free physical = 2945 ; free virtual = 10437
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class3-MicroBlaze-HelloWorld/class3-MicroBlaze-HelloWorld.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  6 23:10:31 2021...
