<profile>

<section name = "Vitis HLS Report for 'gau6'" level="0">
<item name = "Date">Tue Dec 12 20:50:21 2023
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">test.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.825 ns, 0.68 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">263705, 263705, 0.659 ms, 0.659 ms, 263705, 263705, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1536, 1536, 2, 1, 1, 1536, yes</column>
<column name="- Loop 2">9, 9, 1, 1, 1, 9, yes</column>
<column name="- VITIS_LOOP_31_1_VITIS_LOOP_32_2">262148, 262148, 6, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 608, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 350, -</column>
<column name="Register">-, -, 524, 96, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf_U">gau6_line_buf, 1, 0, 0, 0, 512, 24, 1, 12288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_1_fu_771_p2">+, 0, 0, 17, 1, 10</column>
<column name="add_ln31_fu_618_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln32_fu_638_p2">+, 0, 0, 17, 1, 10</column>
<column name="add_ln44_fu_799_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln62_1_fu_722_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln62_2_fu_811_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln62_3_fu_835_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln62_4_fu_845_p2">+, 0, 0, 20, 12, 12</column>
<column name="add_ln62_5_fu_755_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln62_6_fu_765_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln62_7_fu_854_p2">+, 0, 0, 20, 12, 12</column>
<column name="add_ln62_fu_712_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_103_fu_530_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_87_fu_394_p2">+, 0, 0, 18, 11, 1</column>
<column name="next_mul_fu_536_p2">+, 0, 0, 15, 5, 8</column>
<column name="next_urem_fu_586_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_93_fu_442_p2">-, 0, 0, 15, 5, 5</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp2_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="empty_99_fu_489_p2">and, 0, 0, 24, 24, 1</column>
<column name="p_demorgan_fu_483_p2">and, 0, 0, 24, 24, 24</column>
<column name="empty_105_fu_592_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="empty_90_fu_428_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond4512_i_i_fu_524_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond4613_i_i_fu_388_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln31_fu_612_p2">icmp, 0, 0, 20, 19, 20</column>
<column name="icmp_ln32_fu_624_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="empty_98_fu_477_p2">lshr, 0, 0, 63, 2, 24</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_89_fu_422_p2">or, 0, 0, 5, 5, 3</column>
<column name="empty_91_fu_434_p3">select, 0, 0, 5, 1, 5</column>
<column name="empty_92_fu_452_p3">select, 0, 0, 5, 1, 5</column>
<column name="empty_96_fu_464_p3">select, 0, 0, 2, 1, 1</column>
<column name="idx_urem_fu_598_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln31_1_fu_777_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln31_fu_630_p3">select, 0, 0, 10, 1, 1</column>
<column name="empty_97_fu_471_p2">shl, 0, 0, 63, 2, 24</column>
<column name="mask_fu_499_p2">shl, 0, 0, 7, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter5">15, 3, 1, 3</column>
<column name="ap_phi_mux_window_buf_0_1_3_i_i_phi_fu_370_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_window_buf_0_1_phi_fu_360_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_window_buf_1_1_3_i_i_phi_fu_330_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_window_buf_2_1_3_i_i_phi_fu_350_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_window_buf_2_1_phi_fu_340_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_yi_phi_fu_381_p4">9, 2, 10, 20</column>
<column name="empty_101_reg_262">9, 2, 4, 8</column>
<column name="empty_reg_251">9, 2, 11, 22</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_295">9, 2, 19, 38</column>
<column name="line_buf_address0">15, 3, 9, 27</column>
<column name="line_buf_d0">15, 3, 24, 72</column>
<column name="line_buf_we0">15, 3, 3, 9</column>
<column name="out1_out_blk_n">9, 2, 1, 2</column>
<column name="phi_mul_reg_273">9, 2, 8, 16</column>
<column name="phi_urem_reg_284">9, 2, 4, 8</column>
<column name="window_buf_0_1_3_i_i_reg_367">9, 2, 8, 16</column>
<column name="window_buf_0_1_reg_357">9, 2, 8, 16</column>
<column name="window_buf_1_1_3_i_i_reg_327">9, 2, 8, 16</column>
<column name="window_buf_1_1_reg_317">9, 2, 8, 16</column>
<column name="window_buf_2_1_3_i_i_reg_347">9, 2, 8, 16</column>
<column name="window_buf_2_1_reg_337">9, 2, 8, 16</column>
<column name="xi_reg_306">9, 2, 10, 20</column>
<column name="yi_reg_377">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln44_reg_1095">18, 0, 18, 0</column>
<column name="add_ln62_1_reg_1075">10, 0, 10, 0</column>
<column name="add_ln62_6_reg_1085">10, 0, 10, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="empty_101_reg_262">4, 0, 4, 0</column>
<column name="empty_88_reg_888">9, 0, 9, 0</column>
<column name="empty_89_reg_903">2, 0, 5, 3</column>
<column name="empty_90_reg_908">1, 0, 1, 0</column>
<column name="empty_93_reg_914">5, 0, 5, 0</column>
<column name="empty_reg_251">11, 0, 11, 0</column>
<column name="exitcond4613_i_i_reg_879">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_1015">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1024">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_295">19, 0, 19, 0</column>
<column name="line_buf_addr_4_reg_1040">9, 0, 9, 0</column>
<column name="line_buf_addr_4_reg_1040_pp2_iter2_reg">9, 0, 9, 0</column>
<column name="phi_mul_reg_273">8, 0, 8, 0</column>
<column name="phi_urem_reg_284">4, 0, 4, 0</column>
<column name="select_ln31_1_reg_1090">10, 0, 10, 0</column>
<column name="select_ln31_reg_1029">10, 0, 10, 0</column>
<column name="shl_ln62_1_reg_1070">8, 0, 9, 1</column>
<column name="shl_ln62_1_reg_1070_pp2_iter3_reg">8, 0, 9, 1</column>
<column name="shl_ln62_2_reg_1080">8, 0, 10, 2</column>
<column name="tmp_1_reg_898">2, 0, 5, 3</column>
<column name="tmp_reg_1065">16, 0, 16, 0</column>
<column name="tmp_s_reg_893">2, 0, 2, 0</column>
<column name="trunc_ln_reg_1100">8, 0, 8, 0</column>
<column name="window_buf_0_1_3_i_i_reg_367">8, 0, 8, 0</column>
<column name="window_buf_0_1_reg_357">8, 0, 8, 0</column>
<column name="window_buf_0_2_reg_1046">8, 0, 8, 0</column>
<column name="window_buf_0_2_reg_1046_pp2_iter3_reg">8, 0, 8, 0</column>
<column name="window_buf_1_1_3_i_i_reg_327">8, 0, 8, 0</column>
<column name="window_buf_1_1_reg_317">8, 0, 8, 0</column>
<column name="window_buf_1_2_reg_1052">8, 0, 8, 0</column>
<column name="window_buf_1_2_reg_1052_pp2_iter3_reg">8, 0, 8, 0</column>
<column name="window_buf_2_1_3_i_i_reg_347">8, 0, 8, 0</column>
<column name="window_buf_2_1_reg_337">8, 0, 8, 0</column>
<column name="window_buf_2_2_reg_1058">8, 0, 8, 0</column>
<column name="window_buf_2_2_reg_1058_pp2_iter3_reg">8, 0, 8, 0</column>
<column name="xi_reg_306">10, 0, 10, 0</column>
<column name="yi_reg_377">10, 0, 10, 0</column>
<column name="icmp_ln31_reg_1015">64, 32, 1, 0</column>
<column name="icmp_ln32_reg_1024">64, 32, 1, 0</column>
<column name="select_ln31_reg_1029">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gau6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gau6, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="data">in, 64, ap_none, data, scalar</column>
<column name="out_r_address0">out, 18, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 8, ap_memory, out_r, array</column>
<column name="out1">in, 64, ap_none, out1, scalar</column>
<column name="out1_out_din">out, 64, ap_fifo, out1_out, pointer</column>
<column name="out1_out_full_n">in, 1, ap_fifo, out1_out, pointer</column>
<column name="out1_out_write">out, 1, ap_fifo, out1_out, pointer</column>
</table>
</item>
</section>
</profile>
