

================================================================
== Vivado HLS Report for 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config13_s'
================================================================
* Date:           Fri Jun 27 00:13:48 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoopHeight_ConcatLoopWidth  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    189|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      17|    229|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln232_fu_143_p2               |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op31          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op41          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln232_fu_137_p2              |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          30|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data1_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_126   |   9|          2|   11|         22|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         41|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln232_reg_189       |   1|   0|    1|          0|
    |indvar_flatten_reg_126   |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> | return value |
|data1_V_data_0_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_read     | out |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_1_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_read     | out |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_2_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_read     | out |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_3_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_read     | out |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data2_V_data_0_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_read     | out |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_1_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_read     | out |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_2_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_read     | out |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_3_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_read     | out |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln232, %ConcatLoopWidth ]" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln232 = icmp eq i11 %indvar_flatten, -1024" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 23 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.63ns)   --->   "%add_ln232 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 24 'add' 'add_ln232' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %2, label %ConcatLoopWidth" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @ConcatLoopHeight_ConcatLoopWidth_str)"   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str80) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:234]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str80)" [firmware/nnet_utils/nnet_merge_stream.h:234]   --->   Operation 29 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:235]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.18ns)   --->   "%empty_286 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data1_V_data_0_V, i16* %data1_V_data_1_V, i16* %data1_V_data_2_V, i16* %data1_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 31 'read' 'empty_286' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16 } %empty_286, 0" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 32 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16 } %empty_286, 1" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 33 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16 } %empty_286, 2" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 34 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16 } %empty_286, 3" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 35 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "%empty_287 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data2_V_data_0_V, i16* %data2_V_data_1_V, i16* %data2_V_data_2_V, i16* %data2_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 36 'read' 'empty_287' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_0_V_53 = extractvalue { i16, i16, i16, i16 } %empty_287, 0" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 37 'extractvalue' 'tmp_data_0_V_53' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_1_V_52 = extractvalue { i16, i16, i16, i16 } %empty_287, 1" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 38 'extractvalue' 'tmp_data_1_V_52' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_2_V_52 = extractvalue { i16, i16, i16, i16 } %empty_287, 2" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 39 'extractvalue' 'tmp_data_2_V_52' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_3_V_52 = extractvalue { i16, i16, i16, i16 } %empty_287, 3" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 40 'extractvalue' 'tmp_data_3_V_52' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_0_V_53, i16 %tmp_data_1_V_52, i16 %tmp_data_2_V_52, i16 %tmp_data_3_V_52)" [firmware/nnet_utils/nnet_merge_stream.h:254]   --->   Operation 41 'write' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str80, i32 %tmp_s)" [firmware/nnet_utils/nnet_merge_stream.h:255]   --->   Operation 42 'specregionend' 'empty_288' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 43 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:257]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln232           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
icmp_ln232         (icmp             ) [ 00110]
add_ln232          (add              ) [ 01110]
br_ln232           (br               ) [ 00000]
specloopname_ln0   (specloopname     ) [ 00000]
empty              (speclooptripcount) [ 00000]
specloopname_ln234 (specloopname     ) [ 00000]
tmp_s              (specregionbegin  ) [ 00000]
specpipeline_ln235 (specpipeline     ) [ 00000]
empty_286          (read             ) [ 00000]
tmp_data_0_V       (extractvalue     ) [ 00000]
tmp_data_1_V       (extractvalue     ) [ 00000]
tmp_data_2_V       (extractvalue     ) [ 00000]
tmp_data_3_V       (extractvalue     ) [ 00000]
empty_287          (read             ) [ 00000]
tmp_data_0_V_53    (extractvalue     ) [ 00000]
tmp_data_1_V_52    (extractvalue     ) [ 00000]
tmp_data_2_V_52    (extractvalue     ) [ 00000]
tmp_data_3_V_52    (extractvalue     ) [ 00000]
write_ln254        (write            ) [ 00000]
empty_288          (specregionend    ) [ 00000]
br_ln0             (br               ) [ 01110]
ret_ln257          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data1_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data2_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data2_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data2_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConcatLoopHeight_ConcatLoopWidth_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_286_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="0" index="3" bw="16" slack="0"/>
<pin id="79" dir="0" index="4" bw="16" slack="0"/>
<pin id="80" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_286/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_287_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="0" index="4" bw="16" slack="0"/>
<pin id="92" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_287/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln254_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="0" index="4" bw="16" slack="0"/>
<pin id="104" dir="0" index="5" bw="16" slack="0"/>
<pin id="105" dir="0" index="6" bw="16" slack="0"/>
<pin id="106" dir="0" index="7" bw="16" slack="0"/>
<pin id="107" dir="0" index="8" bw="16" slack="0"/>
<pin id="108" dir="0" index="9" bw="16" slack="0"/>
<pin id="109" dir="0" index="10" bw="16" slack="0"/>
<pin id="110" dir="0" index="11" bw="16" slack="0"/>
<pin id="111" dir="0" index="12" bw="16" slack="0"/>
<pin id="112" dir="0" index="13" bw="16" slack="0"/>
<pin id="113" dir="0" index="14" bw="16" slack="0"/>
<pin id="114" dir="0" index="15" bw="16" slack="0"/>
<pin id="115" dir="0" index="16" bw="16" slack="0"/>
<pin id="116" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln254/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln232_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln232_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_data_0_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_1_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_data_2_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_data_3_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_data_0_V_53_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_53/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_data_1_V_52_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_52/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_data_2_V_52_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_52/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_data_3_V_52_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_52/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="icmp_ln232_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="193" class="1005" name="add_ln232_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="68" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="93"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="98" pin=8"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="130" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="130" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="74" pin="5"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="98" pin=9"/></net>

<net id="157"><net_src comp="74" pin="5"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="98" pin=10"/></net>

<net id="162"><net_src comp="74" pin="5"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="98" pin=11"/></net>

<net id="167"><net_src comp="74" pin="5"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="98" pin=12"/></net>

<net id="172"><net_src comp="86" pin="5"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="98" pin=13"/></net>

<net id="177"><net_src comp="86" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="98" pin=14"/></net>

<net id="182"><net_src comp="86" pin="5"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="98" pin=15"/></net>

<net id="187"><net_src comp="86" pin="5"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="98" pin=16"/></net>

<net id="192"><net_src comp="137" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="143" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data1_V_data_0_V | {}
	Port: data1_V_data_1_V | {}
	Port: data1_V_data_2_V | {}
	Port: data1_V_data_3_V | {}
	Port: data2_V_data_0_V | {}
	Port: data2_V_data_1_V | {}
	Port: data2_V_data_2_V | {}
	Port: data2_V_data_3_V | {}
	Port: res_V_data_0_V | {3 }
	Port: res_V_data_1_V | {3 }
	Port: res_V_data_2_V | {3 }
	Port: res_V_data_3_V | {3 }
	Port: res_V_data_4_V | {3 }
	Port: res_V_data_5_V | {3 }
	Port: res_V_data_6_V | {3 }
	Port: res_V_data_7_V | {3 }
 - Input state : 
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data1_V_data_0_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data1_V_data_1_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data1_V_data_2_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data1_V_data_3_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data2_V_data_0_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data2_V_data_1_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data2_V_data_2_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : data2_V_data_3_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_0_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_1_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_2_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_3_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_4_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_5_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_6_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config13> : res_V_data_7_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln232 : 1
		add_ln232 : 1
		br_ln232 : 2
	State 3
		write_ln254 : 1
		empty_288 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln232_fu_137    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln232_fu_143    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |   empty_286_read_fu_74  |    0    |    0    |
|          |   empty_287_read_fu_86  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln254_write_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_149   |    0    |    0    |
|          |   tmp_data_1_V_fu_154   |    0    |    0    |
|          |   tmp_data_2_V_fu_159   |    0    |    0    |
|extractvalue|   tmp_data_3_V_fu_164   |    0    |    0    |
|          |  tmp_data_0_V_53_fu_169 |    0    |    0    |
|          |  tmp_data_1_V_52_fu_174 |    0    |    0    |
|          |  tmp_data_2_V_52_fu_179 |    0    |    0    |
|          |  tmp_data_3_V_52_fu_184 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln232_reg_193  |   11   |
|  icmp_ln232_reg_189  |    1   |
|indvar_flatten_reg_126|   11   |
+----------------------+--------+
|         Total        |   23   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   26   |
+-----------+--------+--------+
