// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "12/05/2017 18:25:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processador (
	CLOCK_50,
	reset,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	reset;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// reset	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processador_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Mul|Mult0|auto_generated|mac_out2~0 ;
wire \Mul|Mult0|auto_generated|mac_out2~1 ;
wire \Mul|Mult0|auto_generated|mac_out2~2 ;
wire \Mul|Mult0|auto_generated|mac_out2~3 ;
wire \reset~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[3]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \ctrl|Equal0~0_combout ;
wire \ctrl|controle_b[10]~clkctrl_outclk ;
wire \banco|registradores_rtl_0_bypass[10]~feeder_combout ;
wire \SW[9]~input_o ;
wire \banco|registradores_rtl_0_bypass[3]~feeder_combout ;
wire \SW[4]~input_o ;
wire \SW[8]~input_o ;
wire \SW[5]~input_o ;
wire \banco|registradores~336_combout ;
wire \ctrl|controle_a[8]~0_combout ;
wire \SW[7]~input_o ;
wire \SW[11]~input_o ;
wire \banco|registradores_rtl_0_bypass[7]~feeder_combout ;
wire \SW[10]~input_o ;
wire \SW[6]~input_o ;
wire \banco|registradores~337_combout ;
wire \banco|registradores~338_combout ;
wire \alu|Mux9~0_combout ;
wire \alu|Mux14~1_combout ;
wire \banco|registradores_rtl_0_bypass[12]~feeder_combout ;
wire \alu|Mux14~0_combout ;
wire \banco|registradores_rtl_0_bypass[14]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[16]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[18]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[20]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[22]~feeder_combout ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \banco|registradores~119feeder_combout ;
wire \banco|registradores~449_combout ;
wire \banco|registradores~450_combout ;
wire \banco|registradores~119_q ;
wire \banco|registradores~465_combout ;
wire \banco|registradores~466_combout ;
wire \banco|registradores~247_q ;
wire \SW[3]~input_o ;
wire \banco|registradores~457_combout ;
wire \banco|registradores~458_combout ;
wire \banco|registradores~55_q ;
wire \banco|registradores~183feeder_combout ;
wire \banco|registradores~441_combout ;
wire \banco|registradores~442_combout ;
wire \banco|registradores~183_q ;
wire \banco|registradores~333_combout ;
wire \banco|registradores~334_combout ;
wire \banco|registradores~459_combout ;
wire \banco|registradores~460_combout ;
wire \banco|registradores~215_q ;
wire \banco|registradores~443_combout ;
wire \banco|registradores~444_combout ;
wire \banco|registradores~87_q ;
wire \banco|registradores~151feeder_combout ;
wire \banco|registradores~437_combout ;
wire \banco|registradores~438_combout ;
wire \banco|registradores~151_q ;
wire \banco|registradores~453_combout ;
wire \banco|registradores~454_combout ;
wire \banco|registradores~23_q ;
wire \banco|registradores~326_combout ;
wire \banco|registradores~327_combout ;
wire \SW[1]~input_o ;
wire \banco|registradores~167feeder_combout ;
wire \banco|registradores~435_combout ;
wire \banco|registradores~436_combout ;
wire \banco|registradores~167_q ;
wire \banco|registradores~461_combout ;
wire \banco|registradores~462_combout ;
wire \banco|registradores~231_q ;
wire \banco|registradores~103feeder_combout ;
wire \banco|registradores~445_combout ;
wire \banco|registradores~446_combout ;
wire \banco|registradores~103_q ;
wire \banco|registradores~451_combout ;
wire \banco|registradores~452_combout ;
wire \banco|registradores~39_q ;
wire \banco|registradores~328_combout ;
wire \banco|registradores~329_combout ;
wire \banco|registradores~135feeder_combout ;
wire \banco|registradores~439_combout ;
wire \banco|registradores~440_combout ;
wire \banco|registradores~135_q ;
wire \banco|registradores~463_combout ;
wire \banco|registradores~464_combout ;
wire \banco|registradores~199_q ;
wire \banco|registradores~71feeder_combout ;
wire \banco|registradores~447_combout ;
wire \banco|registradores~448_combout ;
wire \banco|registradores~71_q ;
wire \banco|registradores~455_combout ;
wire \banco|registradores~456_combout ;
wire \banco|registradores~7_q ;
wire \banco|registradores~330_combout ;
wire \banco|registradores~331_combout ;
wire \banco|registradores~332_combout ;
wire \banco|registradores~335_combout ;
wire \banco|registradores_rtl_0_bypass[24]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[26]~feeder_combout ;
wire \ctrl|always1~0_combout ;
wire \banco|registradores~249_q ;
wire \banco|registradores~185feeder_combout ;
wire \banco|registradores~185_q ;
wire \banco|registradores~121feeder_combout ;
wire \banco|registradores~121_q ;
wire \banco|registradores~57_q ;
wire \banco|registradores~422_combout ;
wire \banco|registradores~423_combout ;
wire \banco|registradores~233feeder_combout ;
wire \banco|registradores~233_q ;
wire \banco|registradores~105_q ;
wire \banco|registradores~41_q ;
wire \banco|registradores~169feeder_combout ;
wire \banco|registradores~169_q ;
wire \banco|registradores~415_combout ;
wire \banco|registradores~416_combout ;
wire \banco|registradores~73feeder_combout ;
wire \banco|registradores~73_q ;
wire \banco|registradores~201_q ;
wire \banco|registradores~137feeder_combout ;
wire \banco|registradores~137_q ;
wire \banco|registradores~9_q ;
wire \banco|registradores~419_combout ;
wire \banco|registradores~420_combout ;
wire \banco|registradores~153feeder_combout ;
wire \banco|registradores~153_q ;
wire \banco|registradores~217_q ;
wire \banco|registradores~89feeder_combout ;
wire \banco|registradores~89_q ;
wire \banco|registradores~25_q ;
wire \banco|registradores~417_combout ;
wire \banco|registradores~418_combout ;
wire \banco|registradores~421_combout ;
wire \banco|registradores~424_combout ;
wire \banco|registradores_rtl_0_bypass[28]~feeder_combout ;
wire \banco|registradores~122feeder_combout ;
wire \banco|registradores~122_q ;
wire \banco|registradores~106_q ;
wire \banco|registradores~90feeder_combout ;
wire \banco|registradores~90_q ;
wire \banco|registradores~74_q ;
wire \banco|registradores~405_combout ;
wire \banco|registradores~406_combout ;
wire \banco|registradores~250_q ;
wire \banco|registradores~234_q ;
wire \banco|registradores~218_q ;
wire \banco|registradores~202_q ;
wire \banco|registradores~412_combout ;
wire \banco|registradores~413_combout ;
wire \banco|registradores~26feeder_combout ;
wire \banco|registradores~26_q ;
wire \banco|registradores~58_q ;
wire \banco|registradores~42feeder_combout ;
wire \banco|registradores~42_q ;
wire \banco|registradores~10_q ;
wire \banco|registradores~409_combout ;
wire \banco|registradores~410_combout ;
wire \banco|registradores~154feeder_combout ;
wire \banco|registradores~154_q ;
wire \banco|registradores~186_q ;
wire \banco|registradores~170feeder_combout ;
wire \banco|registradores~170_q ;
wire \banco|registradores~138_q ;
wire \banco|registradores~407_combout ;
wire \banco|registradores~408_combout ;
wire \banco|registradores~411_combout ;
wire \banco|registradores~414_combout ;
wire \banco|registradores_rtl_0_bypass[30]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[32]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[34]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[36]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[38]~feeder_combout ;
wire \banco|registradores~255_q ;
wire \banco|registradores~127feeder_combout ;
wire \banco|registradores~127_q ;
wire \banco|registradores~63_q ;
wire \banco|registradores~191_q ;
wire \banco|registradores~362_combout ;
wire \banco|registradores~363_combout ;
wire \banco|registradores~175feeder_combout ;
wire \banco|registradores~175_q ;
wire \banco|registradores~239_q ;
wire \banco|registradores~111feeder_combout ;
wire \banco|registradores~111_q ;
wire \banco|registradores~47_q ;
wire \banco|registradores~357_combout ;
wire \banco|registradores~358_combout ;
wire \banco|registradores~143feeder_combout ;
wire \banco|registradores~143_q ;
wire \banco|registradores~207_q ;
wire \banco|registradores~79feeder_combout ;
wire \banco|registradores~79_q ;
wire \banco|registradores~15_q ;
wire \banco|registradores~359_combout ;
wire \banco|registradores~360_combout ;
wire \banco|registradores~361_combout ;
wire \banco|registradores~223feeder_combout ;
wire \banco|registradores~223_q ;
wire \banco|registradores~95_q ;
wire \banco|registradores~159feeder_combout ;
wire \banco|registradores~159_q ;
wire \banco|registradores~31_q ;
wire \banco|registradores~355_combout ;
wire \banco|registradores~356_combout ;
wire \banco|registradores~364_combout ;
wire \banco|registradores_rtl_0_bypass[40]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a15 ;
wire \banco|registradores~354_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Mux0~1_combout ;
wire \alu|Mux9~3_combout ;
wire \alu|Mux9~4_combout ;
wire \alu|Add0~90_combout ;
wire \alu|Add0~76_combout ;
wire \banco|registradores~254feeder_combout ;
wire \banco|registradores~254_q ;
wire \banco|registradores~238_q ;
wire \banco|registradores~222feeder_combout ;
wire \banco|registradores~222_q ;
wire \banco|registradores~206_q ;
wire \banco|registradores~372_combout ;
wire \banco|registradores~373_combout ;
wire \banco|registradores~126feeder_combout ;
wire \banco|registradores~126_q ;
wire \banco|registradores~110_q ;
wire \banco|registradores~94feeder_combout ;
wire \banco|registradores~94_q ;
wire \banco|registradores~78_q ;
wire \banco|registradores~365_combout ;
wire \banco|registradores~366_combout ;
wire \banco|registradores~158feeder_combout ;
wire \banco|registradores~158_q ;
wire \banco|registradores~190_q ;
wire \banco|registradores~174feeder_combout ;
wire \banco|registradores~174_q ;
wire \banco|registradores~142_q ;
wire \banco|registradores~367_combout ;
wire \banco|registradores~368_combout ;
wire \banco|registradores~30_q ;
wire \banco|registradores~62_q ;
wire \banco|registradores~46feeder_combout ;
wire \banco|registradores~46_q ;
wire \banco|registradores~14_q ;
wire \banco|registradores~369_combout ;
wire \banco|registradores~370_combout ;
wire \banco|registradores~371_combout ;
wire \banco|registradores~374_combout ;
wire \alu|Add0~89_combout ;
wire \alu|Add0~73_combout ;
wire \banco|registradores~237_q ;
wire \banco|registradores~109_q ;
wire \banco|registradores~173feeder_combout ;
wire \banco|registradores~173_q ;
wire \banco|registradores~45_q ;
wire \banco|registradores~375_combout ;
wire \banco|registradores~376_combout ;
wire \banco|registradores~253feeder_combout ;
wire \banco|registradores~253_q ;
wire \banco|registradores~189_q ;
wire \banco|registradores~61_q ;
wire \banco|registradores~125feeder_combout ;
wire \banco|registradores~125_q ;
wire \banco|registradores~382_combout ;
wire \banco|registradores~383_combout ;
wire \banco|registradores~141feeder_combout ;
wire \banco|registradores~141_q ;
wire \banco|registradores~13_q ;
wire \banco|registradores~379_combout ;
wire \banco|registradores~77feeder_combout ;
wire \banco|registradores~77_q ;
wire \banco|registradores~205_q ;
wire \banco|registradores~380_combout ;
wire \banco|registradores~157feeder_combout ;
wire \banco|registradores~157_q ;
wire \banco|registradores~221_q ;
wire \banco|registradores~93feeder_combout ;
wire \banco|registradores~93_q ;
wire \banco|registradores~29_q ;
wire \banco|registradores~377_combout ;
wire \banco|registradores~378_combout ;
wire \banco|registradores~381_combout ;
wire \banco|registradores~384_combout ;
wire \alu|Add0~88_combout ;
wire \alu|Add0~70_combout ;
wire \banco|registradores~252_q ;
wire \banco|registradores~220_q ;
wire \banco|registradores~236feeder_combout ;
wire \banco|registradores~236_q ;
wire \banco|registradores~204_q ;
wire \banco|registradores~392_combout ;
wire \banco|registradores~393_combout ;
wire \banco|registradores~188feeder_combout ;
wire \banco|registradores~188_q ;
wire \banco|registradores~172_q ;
wire \banco|registradores~156feeder_combout ;
wire \banco|registradores~156_q ;
wire \banco|registradores~140_q ;
wire \banco|registradores~385_combout ;
wire \banco|registradores~386_combout ;
wire \banco|registradores~44feeder_combout ;
wire \banco|registradores~44_q ;
wire \banco|registradores~60_q ;
wire \banco|registradores~28_q ;
wire \banco|registradores~12_q ;
wire \banco|registradores~389_combout ;
wire \banco|registradores~390_combout ;
wire \banco|registradores~108feeder_combout ;
wire \banco|registradores~108_q ;
wire \banco|registradores~76_q ;
wire \banco|registradores~387_combout ;
wire \banco|registradores~124_q ;
wire \banco|registradores~92_q ;
wire \banco|registradores~388_combout ;
wire \banco|registradores~391_combout ;
wire \banco|registradores~394_combout ;
wire \alu|Add0~87_combout ;
wire \alu|Add0~67_combout ;
wire \alu|Add0~64_combout ;
wire \banco|registradores~219feeder_combout ;
wire \banco|registradores~219_q ;
wire \banco|registradores~91_q ;
wire \banco|registradores~155feeder_combout ;
wire \banco|registradores~155_q ;
wire \banco|registradores~27_q ;
wire \banco|registradores~395_combout ;
wire \banco|registradores~396_combout ;
wire \banco|registradores~251_q ;
wire \banco|registradores~123_q ;
wire \banco|registradores~187feeder_combout ;
wire \banco|registradores~187_q ;
wire \banco|registradores~59_q ;
wire \banco|registradores~402_combout ;
wire \banco|registradores~403_combout ;
wire \banco|registradores~171feeder_combout ;
wire \banco|registradores~171_q ;
wire \banco|registradores~235_q ;
wire \banco|registradores~107feeder_combout ;
wire \banco|registradores~107_q ;
wire \banco|registradores~43_q ;
wire \banco|registradores~397_combout ;
wire \banco|registradores~398_combout ;
wire \banco|registradores~139feeder_combout ;
wire \banco|registradores~139_q ;
wire \banco|registradores~203_q ;
wire \banco|registradores~75feeder_combout ;
wire \banco|registradores~75_q ;
wire \banco|registradores~11_q ;
wire \banco|registradores~399_combout ;
wire \banco|registradores~400_combout ;
wire \banco|registradores~401_combout ;
wire \banco|registradores~404_combout ;
wire \alu|Add0~86_combout ;
wire \alu|Add0~61_combout ;
wire \alu|Add0~85_combout ;
wire \alu|Add0~58_combout ;
wire \alu|Add0~84_combout ;
wire \alu|Add0~55_combout ;
wire \banco|registradores~248_q ;
wire \banco|registradores~232feeder_combout ;
wire \banco|registradores~232_q ;
wire \banco|registradores~200_q ;
wire \banco|registradores~432_combout ;
wire \banco|registradores~216_q ;
wire \banco|registradores~433_combout ;
wire \banco|registradores~184feeder_combout ;
wire \banco|registradores~184_q ;
wire \banco|registradores~168_q ;
wire \banco|registradores~152feeder_combout ;
wire \banco|registradores~152_q ;
wire \banco|registradores~136_q ;
wire \banco|registradores~425_combout ;
wire \banco|registradores~426_combout ;
wire \banco|registradores~40feeder_combout ;
wire \banco|registradores~40_q ;
wire \banco|registradores~56_q ;
wire \banco|registradores~24feeder_combout ;
wire \banco|registradores~24_q ;
wire \banco|registradores~8_q ;
wire \banco|registradores~429_combout ;
wire \banco|registradores~430_combout ;
wire \banco|registradores~88feeder_combout ;
wire \banco|registradores~88_q ;
wire \banco|registradores~120_q ;
wire \banco|registradores~104feeder_combout ;
wire \banco|registradores~104_q ;
wire \banco|registradores~72_q ;
wire \banco|registradores~427_combout ;
wire \banco|registradores~428_combout ;
wire \banco|registradores~431_combout ;
wire \banco|registradores~434_combout ;
wire \alu|Add0~83_combout ;
wire \alu|Add0~52_combout ;
wire \alu|Add0~82_combout ;
wire \banco|registradores~230feeder_combout ;
wire \banco|registradores~230_q ;
wire \banco|registradores~246_q ;
wire \banco|registradores~214feeder_combout ;
wire \banco|registradores~214_q ;
wire \banco|registradores~198_q ;
wire \banco|registradores~323_combout ;
wire \banco|registradores~324_combout ;
wire \banco|registradores~118_q ;
wire \banco|registradores~102_q ;
wire \banco|registradores~86_q ;
wire \banco|registradores~70_q ;
wire \banco|registradores~316_combout ;
wire \banco|registradores~317_combout ;
wire \banco|registradores~22feeder_combout ;
wire \banco|registradores~22_q ;
wire \banco|registradores~54_q ;
wire \banco|registradores~38feeder_combout ;
wire \banco|registradores~38_q ;
wire \banco|registradores~6_q ;
wire \banco|registradores~320_combout ;
wire \banco|registradores~321_combout ;
wire \banco|registradores~150feeder_combout ;
wire \banco|registradores~150_q ;
wire \banco|registradores~182_q ;
wire \banco|registradores~166feeder_combout ;
wire \banco|registradores~166_q ;
wire \banco|registradores~134_q ;
wire \banco|registradores~318_combout ;
wire \banco|registradores~319_combout ;
wire \banco|registradores~322_combout ;
wire \banco|registradores~325_combout ;
wire \alu|Add0~81_combout ;
wire \alu|Add0~49_combout ;
wire \alu|Add0~46_combout ;
wire \banco|registradores~181feeder_combout ;
wire \banco|registradores~181_q ;
wire \banco|registradores~245feeder_combout ;
wire \banco|registradores~245_q ;
wire \banco|registradores~117feeder_combout ;
wire \banco|registradores~117_q ;
wire \banco|registradores~53_q ;
wire \banco|registradores~313_combout ;
wire \banco|registradores~314_combout ;
wire \banco|registradores~229feeder_combout ;
wire \banco|registradores~229_q ;
wire \banco|registradores~101_q ;
wire \banco|registradores~165feeder_combout ;
wire \banco|registradores~165_q ;
wire \banco|registradores~37_q ;
wire \banco|registradores~306_combout ;
wire \banco|registradores~307_combout ;
wire \banco|registradores~149feeder_combout ;
wire \banco|registradores~149_q ;
wire \banco|registradores~213_q ;
wire \banco|registradores~85feeder_combout ;
wire \banco|registradores~85_q ;
wire \banco|registradores~21_q ;
wire \banco|registradores~308_combout ;
wire \banco|registradores~309_combout ;
wire \banco|registradores~69feeder_combout ;
wire \banco|registradores~69_q ;
wire \banco|registradores~197_q ;
wire \banco|registradores~133feeder_combout ;
wire \banco|registradores~133_q ;
wire \banco|registradores~5_q ;
wire \banco|registradores~310_combout ;
wire \banco|registradores~311_combout ;
wire \banco|registradores~312_combout ;
wire \banco|registradores~315_combout ;
wire \alu|Add0~80_combout ;
wire \alu|Add0~43_combout ;
wire \banco|registradores~244feeder_combout ;
wire \banco|registradores~244_q ;
wire \banco|registradores~212_q ;
wire \banco|registradores~228feeder_combout ;
wire \banco|registradores~228_q ;
wire \banco|registradores~196_q ;
wire \banco|registradores~303_combout ;
wire \banco|registradores~304_combout ;
wire \banco|registradores~180feeder_combout ;
wire \banco|registradores~180_q ;
wire \banco|registradores~164_q ;
wire \banco|registradores~148feeder_combout ;
wire \banco|registradores~148_q ;
wire \banco|registradores~132_q ;
wire \banco|registradores~296_combout ;
wire \banco|registradores~297_combout ;
wire \banco|registradores~84feeder_combout ;
wire \banco|registradores~84_q ;
wire \banco|registradores~116_q ;
wire \banco|registradores~100_q ;
wire \banco|registradores~68_q ;
wire \banco|registradores~298_combout ;
wire \banco|registradores~299_combout ;
wire \banco|registradores~36feeder_combout ;
wire \banco|registradores~36_q ;
wire \banco|registradores~52_q ;
wire \banco|registradores~20_q ;
wire \banco|registradores~4_q ;
wire \banco|registradores~300_combout ;
wire \banco|registradores~301_combout ;
wire \banco|registradores~302_combout ;
wire \banco|registradores~305_combout ;
wire \alu|Add0~79_combout ;
wire \alu|Add0~24_combout ;
wire \banco|registradores~243feeder_combout ;
wire \banco|registradores~243_q ;
wire \banco|registradores~115_q ;
wire \banco|registradores~179feeder_combout ;
wire \banco|registradores~179_q ;
wire \banco|registradores~51_q ;
wire \banco|registradores~293_combout ;
wire \banco|registradores~294_combout ;
wire \banco|registradores~211feeder_combout ;
wire \banco|registradores~211_q ;
wire \banco|registradores~83_q ;
wire \banco|registradores~19_q ;
wire \banco|registradores~147feeder_combout ;
wire \banco|registradores~147_q ;
wire \banco|registradores~286_combout ;
wire \banco|registradores~287_combout ;
wire \banco|registradores~163_q ;
wire \banco|registradores~227_q ;
wire \banco|registradores~99feeder_combout ;
wire \banco|registradores~99_q ;
wire \banco|registradores~35_q ;
wire \banco|registradores~288_combout ;
wire \banco|registradores~289_combout ;
wire \banco|registradores~67feeder_combout ;
wire \banco|registradores~67_q ;
wire \banco|registradores~3_q ;
wire \banco|registradores~290_combout ;
wire \banco|registradores~195_q ;
wire \banco|registradores~131feeder_combout ;
wire \banco|registradores~131_q ;
wire \banco|registradores~291_combout ;
wire \banco|registradores~292_combout ;
wire \banco|registradores~295_combout ;
wire \alu|Add0~39_combout ;
wire \alu|Add0~40_combout ;
wire \alu|Add0~36_combout ;
wire \banco|registradores~242feeder_combout ;
wire \banco|registradores~242_q ;
wire \banco|registradores~226_q ;
wire \banco|registradores~194_q ;
wire \banco|registradores~210feeder_combout ;
wire \banco|registradores~210_q ;
wire \banco|registradores~283_combout ;
wire \banco|registradores~284_combout ;
wire \banco|registradores~82feeder_combout ;
wire \banco|registradores~82_q ;
wire \banco|registradores~66_q ;
wire \banco|registradores~276_combout ;
wire \banco|registradores~114feeder_combout ;
wire \banco|registradores~114_q ;
wire \banco|registradores~98_q ;
wire \banco|registradores~277_combout ;
wire \banco|registradores~18feeder_combout ;
wire \banco|registradores~18_q ;
wire \banco|registradores~50_q ;
wire \banco|registradores~34feeder_combout ;
wire \banco|registradores~34_q ;
wire \banco|registradores~2_q ;
wire \banco|registradores~280_combout ;
wire \banco|registradores~281_combout ;
wire \banco|registradores~146feeder_combout ;
wire \banco|registradores~146_q ;
wire \banco|registradores~178_q ;
wire \banco|registradores~162feeder_combout ;
wire \banco|registradores~162_q ;
wire \banco|registradores~130_q ;
wire \banco|registradores~278_combout ;
wire \banco|registradores~279_combout ;
wire \banco|registradores~282_combout ;
wire \banco|registradores~285_combout ;
wire \alu|Add0~35_combout ;
wire \banco|registradores~241feeder_combout ;
wire \banco|registradores~241_q ;
wire \banco|registradores~177_q ;
wire \banco|registradores~113feeder_combout ;
wire \banco|registradores~113_q ;
wire \banco|registradores~49_q ;
wire \banco|registradores~273_combout ;
wire \banco|registradores~274_combout ;
wire \banco|registradores~225feeder_combout ;
wire \banco|registradores~225_q ;
wire \banco|registradores~97_q ;
wire \banco|registradores~161feeder_combout ;
wire \banco|registradores~161_q ;
wire \banco|registradores~33_q ;
wire \banco|registradores~266_combout ;
wire \banco|registradores~267_combout ;
wire \banco|registradores~145feeder_combout ;
wire \banco|registradores~145_q ;
wire \banco|registradores~209_q ;
wire \banco|registradores~81feeder_combout ;
wire \banco|registradores~81_q ;
wire \banco|registradores~17_q ;
wire \banco|registradores~268_combout ;
wire \banco|registradores~269_combout ;
wire \banco|registradores~65feeder_combout ;
wire \banco|registradores~65_q ;
wire \banco|registradores~193_q ;
wire \banco|registradores~129feeder_combout ;
wire \banco|registradores~129_q ;
wire \banco|registradores~1_q ;
wire \banco|registradores~270_combout ;
wire \banco|registradores~271_combout ;
wire \banco|registradores~272_combout ;
wire \banco|registradores~275_combout ;
wire \alu|Add0~31_combout ;
wire \alu|Add0~32_combout ;
wire \alu|Add0~26_combout ;
wire \banco|registradores~224feeder_combout ;
wire \banco|registradores~224_q ;
wire \banco|registradores~192_q ;
wire \banco|registradores~263_combout ;
wire \banco|registradores~240feeder_combout ;
wire \banco|registradores~240_q ;
wire \banco|registradores~208_q ;
wire \banco|registradores~264_combout ;
wire \banco|registradores~176feeder_combout ;
wire \banco|registradores~176_q ;
wire \banco|registradores~160_q ;
wire \banco|registradores~144feeder_combout ;
wire \banco|registradores~144_q ;
wire \banco|registradores~128_q ;
wire \banco|registradores~256_combout ;
wire \banco|registradores~257_combout ;
wire \banco|registradores~32feeder_combout ;
wire \banco|registradores~32_q ;
wire \banco|registradores~48_q ;
wire \banco|registradores~16_q ;
wire \banco|registradores~0_q ;
wire \banco|registradores~260_combout ;
wire \banco|registradores~261_combout ;
wire \banco|registradores~80_q ;
wire \banco|registradores~112_q ;
wire \banco|registradores~96feeder_combout ;
wire \banco|registradores~96_q ;
wire \banco|registradores~64_q ;
wire \banco|registradores~258_combout ;
wire \banco|registradores~259_combout ;
wire \banco|registradores~262_combout ;
wire \banco|registradores~265_combout ;
wire \alu|Add0~25_combout ;
wire \alu|Add0~28_cout ;
wire \alu|Add0~30 ;
wire \alu|Add0~34 ;
wire \alu|Add0~38 ;
wire \alu|Add0~42 ;
wire \alu|Add0~45 ;
wire \alu|Add0~48 ;
wire \alu|Add0~51 ;
wire \alu|Add0~54 ;
wire \alu|Add0~57 ;
wire \alu|Add0~60 ;
wire \alu|Add0~63 ;
wire \alu|Add0~66 ;
wire \alu|Add0~69 ;
wire \alu|Add0~72 ;
wire \alu|Add0~75 ;
wire \alu|Add0~77_combout ;
wire \alu|Mux0~4_combout ;
wire \alu|resultado~16_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~4_combout ;
wire \alu|Mux9~1_combout ;
wire \muxAluB|resultado[0]~0_combout ;
wire \muxAluB|resultado[1]~15_combout ;
wire \muxAluB|resultado[2]~14_combout ;
wire \muxAluB|resultado[3]~13_combout ;
wire \muxAluB|resultado[4]~12_combout ;
wire \muxAluB|resultado[5]~11_combout ;
wire \muxAluB|resultado[6]~10_combout ;
wire \muxAluB|resultado[7]~9_combout ;
wire \muxAluB|resultado[8]~8_combout ;
wire \muxAluB|resultado[9]~7_combout ;
wire \muxAluB|resultado[10]~6_combout ;
wire \muxAluB|resultado[11]~5_combout ;
wire \muxAluB|resultado[12]~4_combout ;
wire \muxAluB|resultado[13]~3_combout ;
wire \muxAluB|resultado[14]~2_combout ;
wire \muxAluB|resultado[15]~1_combout ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mul|Mult0|auto_generated|mac_mult1~0 ;
wire \Mul|Mult0|auto_generated|mac_mult1~1 ;
wire \Mul|Mult0|auto_generated|mac_mult1~2 ;
wire \Mul|Mult0|auto_generated|mac_mult1~3 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \alu|Mux9~2_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \alu|Mux0~2_combout ;
wire \alu|Mux0~3_combout ;
wire \alu|Mux0~5_combout ;
wire \alu|Mux0~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a14 ;
wire \banco|registradores~353_combout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \alu|resultado~15_combout ;
wire \alu|resultado[14]~feeder_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \alu|Mux1~2_combout ;
wire \alu|Mux1~3_combout ;
wire \alu|Add0~74_combout ;
wire \alu|Mux1~4_combout ;
wire \alu|Mux1~5_combout ;
wire \alu|Mux1~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a13 ;
wire \banco|registradores~352_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Mux2~1_combout ;
wire \alu|resultado~14_combout ;
wire \alu|Add0~71_combout ;
wire \alu|Mux2~4_combout ;
wire \alu|resultado[13]~feeder_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \alu|Mux2~2_combout ;
wire \alu|Mux2~3_combout ;
wire \alu|Mux2~5_combout ;
wire \alu|Mux2~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a12 ;
wire \banco|registradores~351_combout ;
wire \alu|Mux3~0_combout ;
wire \alu|Mux3~1_combout ;
wire \alu|resultado~13_combout ;
wire \alu|Add0~68_combout ;
wire \alu|Mux3~4_combout ;
wire \alu|resultado[12]~feeder_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \alu|Mux3~2_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \alu|Mux3~3_combout ;
wire \alu|Mux3~5_combout ;
wire \alu|Mux3~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a11 ;
wire \banco|registradores~350_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Mux4~1_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \alu|Mux4~2_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \alu|Mux4~3_combout ;
wire \alu|resultado~12_combout ;
wire \alu|Add0~65_combout ;
wire \alu|Mux4~4_combout ;
wire \alu|Mux4~5_combout ;
wire \alu|Mux4~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a10 ;
wire \banco|registradores~349_combout ;
wire \alu|Mux5~1_combout ;
wire \alu|Mux5~0_combout ;
wire \alu|resultado~11_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \alu|Mux5~2_combout ;
wire \alu|Mux5~3_combout ;
wire \alu|Add0~62_combout ;
wire \alu|Mux5~4_combout ;
wire \alu|Mux5~5_combout ;
wire \alu|Mux5~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a9 ;
wire \banco|registradores~348_combout ;
wire \alu|Mux6~0_combout ;
wire \alu|Mux6~1_combout ;
wire \alu|resultado~10_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \alu|Mux6~2_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \alu|Mux6~3_combout ;
wire \alu|Add0~59_combout ;
wire \alu|Mux6~4_combout ;
wire \alu|Mux6~5_combout ;
wire \alu|Mux6~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a8 ;
wire \banco|registradores~347_combout ;
wire \alu|Mux7~1_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \alu|Mux7~2_combout ;
wire \alu|Mux7~3_combout ;
wire \alu|resultado~9_combout ;
wire \alu|Add0~56_combout ;
wire \alu|Mux7~4_combout ;
wire \alu|Mux7~5_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Mux7~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a7 ;
wire \banco|registradores~346_combout ;
wire \alu|Mux8~1_combout ;
wire \alu|resultado~8_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \alu|Mux8~2_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \alu|Mux8~3_combout ;
wire \alu|Add0~53_combout ;
wire \alu|Mux8~4_combout ;
wire \alu|Mux8~5_combout ;
wire \alu|Mux8~0_combout ;
wire \alu|Mux8~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a6 ;
wire \banco|registradores~345_combout ;
wire \alu|Mux9~6_combout ;
wire \alu|resultado~7_combout ;
wire \alu|resultado[6]~feeder_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \alu|Mux9~7_combout ;
wire \alu|Mux9~8_combout ;
wire \alu|Add0~50_combout ;
wire \alu|Mux9~9_combout ;
wire \alu|Mux9~10_combout ;
wire \alu|Mux9~5_combout ;
wire \alu|Mux9~11_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a5 ;
wire \banco|registradores~344_combout ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \alu|Mux10~2_combout ;
wire \alu|Mux10~3_combout ;
wire \alu|resultado~6_combout ;
wire \alu|Add0~47_combout ;
wire \alu|Mux10~4_combout ;
wire \alu|Mux10~5_combout ;
wire \alu|Mux10~1_combout ;
wire \alu|Mux10~0_combout ;
wire \alu|Mux10~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a4 ;
wire \banco|registradores~343_combout ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \alu|Mux11~2_combout ;
wire \alu|Mux11~3_combout ;
wire \alu|resultado~5_combout ;
wire \alu|Add0~44_combout ;
wire \alu|Mux11~4_combout ;
wire \alu|Mux11~5_combout ;
wire \alu|Mux11~0_combout ;
wire \alu|Mux11~1_combout ;
wire \alu|Mux11~6_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a3 ;
wire \banco|registradores~342_combout ;
wire \alu|Mux12~0_combout ;
wire \alu|resultado~4_combout ;
wire \alu|Add0~41_combout ;
wire \alu|Mux12~3_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \alu|Mux12~1_combout ;
wire \alu|Mux12~2_combout ;
wire \alu|Mux12~4_combout ;
wire \alu|Mux12~5_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a2 ;
wire \banco|registradores~341_combout ;
wire \Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \alu|resultado[2]~feeder_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \alu|Mux13~1_combout ;
wire \alu|Mux13~2_combout ;
wire \alu|resultado~3_combout ;
wire \alu|Add0~37_combout ;
wire \alu|Mux13~3_combout ;
wire \alu|Mux13~4_combout ;
wire \alu|Mux13~0_combout ;
wire \alu|Mux13~5_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a1 ;
wire \banco|registradores~340_combout ;
wire \alu|Mux14~2_combout ;
wire \alu|Add0~33_combout ;
wire \alu|Mux14~5_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \alu|Mux14~3_combout ;
wire \alu|Mux14~4_combout ;
wire \alu|resultado~2_combout ;
wire \alu|Mux14~6_combout ;
wire \alu|Mux14~7_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \banco|registradores~339_combout ;
wire \Mul|Mult0|auto_generated|mac_mult1~dataout ;
wire \Mul|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \alu|Mux15~1_combout ;
wire \alu|Mux15~2_combout ;
wire \alu|Mux15~0_combout ;
wire \alu|Mux15~3_combout ;
wire \Mul|Mult0|auto_generated|mac_out2~dataout ;
wire \alu|Mux15~8_combout ;
wire \alu|Mux15~9_combout ;
wire \alu|resultado~1_combout ;
wire \alu|Add0~29_combout ;
wire \alu|Mux15~6_combout ;
wire \alu|resultado~0_combout ;
wire \alu|LessThan0~1_cout ;
wire \alu|LessThan0~3_cout ;
wire \alu|LessThan0~5_cout ;
wire \alu|LessThan0~7_cout ;
wire \alu|LessThan0~9_cout ;
wire \alu|LessThan0~11_cout ;
wire \alu|LessThan0~13_cout ;
wire \alu|LessThan0~15_cout ;
wire \alu|LessThan0~17_cout ;
wire \alu|LessThan0~19_cout ;
wire \alu|LessThan0~21_cout ;
wire \alu|LessThan0~23_cout ;
wire \alu|LessThan0~25_cout ;
wire \alu|LessThan0~27_cout ;
wire \alu|LessThan0~29_cout ;
wire \alu|LessThan0~30_combout ;
wire \alu|Mux15~4_combout ;
wire \alu|Mux15~5_combout ;
wire \alu|Mux15~7_combout ;
wire \alu|Mux15~10_combout ;
wire \alu|resultado[0]~feeder_combout ;
wire \conversor0|WideOr6~0_combout ;
wire \conversor0|WideOr5~0_combout ;
wire \conversor0|WideOr4~0_combout ;
wire \conversor0|WideOr3~0_combout ;
wire \conversor0|WideOr2~0_combout ;
wire \conversor0|WideOr1~0_combout ;
wire \conversor0|WideOr0~0_combout ;
wire \conversor1|WideOr6~0_combout ;
wire \conversor1|WideOr5~0_combout ;
wire \conversor1|WideOr4~0_combout ;
wire \conversor1|WideOr3~0_combout ;
wire \conversor1|WideOr2~0_combout ;
wire \conversor1|WideOr1~0_combout ;
wire \conversor1|WideOr0~0_combout ;
wire \conversor2|WideOr6~0_combout ;
wire \conversor2|WideOr5~0_combout ;
wire \conversor2|WideOr4~0_combout ;
wire \conversor2|WideOr3~0_combout ;
wire \conversor2|WideOr2~0_combout ;
wire \conversor2|WideOr1~0_combout ;
wire \conversor2|WideOr0~0_combout ;
wire \conversor3|WideOr6~0_combout ;
wire \conversor3|WideOr5~0_combout ;
wire \conversor3|WideOr4~0_combout ;
wire \conversor3|WideOr3~0_combout ;
wire \conversor3|WideOr2~0_combout ;
wire \conversor3|WideOr1~0_combout ;
wire \conversor3|WideOr0~0_combout ;
wire \conversor4|WideOr6~0_combout ;
wire \conversor4|WideOr5~0_combout ;
wire \conversor4|WideOr4~0_combout ;
wire \conversor4|WideOr3~0_combout ;
wire \conversor4|WideOr2~0_combout ;
wire \conversor4|WideOr1~0_combout ;
wire \conversor4|WideOr0~0_combout ;
wire \conversor5|WideOr6~0_combout ;
wire \conversor5|WideOr5~0_combout ;
wire \conversor5|WideOr4~0_combout ;
wire \conversor5|WideOr3~0_combout ;
wire \conversor5|WideOr2~0_combout ;
wire \conversor5|WideOr1~0_combout ;
wire \conversor5|WideOr0~0_combout ;
wire \conversor6|WideOr6~0_combout ;
wire \conversor6|WideOr5~0_combout ;
wire \conversor6|WideOr4~0_combout ;
wire \conversor6|WideOr3~0_combout ;
wire \conversor6|WideOr2~0_combout ;
wire \conversor6|WideOr1~0_combout ;
wire \conversor6|WideOr0~0_combout ;
wire \conversor7|WideOr6~0_combout ;
wire \conversor7|WideOr5~0_combout ;
wire \conversor7|WideOr4~0_combout ;
wire \conversor7|WideOr3~0_combout ;
wire \conversor7|WideOr2~0_combout ;
wire \conversor7|WideOr1~0_combout ;
wire \conversor7|WideOr0~0_combout ;
wire [15:0] \ctrl|controle_b ;
wire [0:40] \banco|registradores_rtl_0_bypass ;
wire [6:0] \conversor0|z ;
wire [6:0] \conversor1|z ;
wire [15:0] \Mul|resL ;
wire [6:0] \conversor2|z ;
wire [6:0] \conversor3|z ;
wire [6:0] \conversor7|z ;
wire [6:0] \conversor4|z ;
wire [15:0] \Mul|resH ;
wire [6:0] \conversor5|z ;
wire [6:0] \conversor6|z ;
wire [15:0] \alu|resultado ;
wire [11:0] \ctrl|regs_b ;

wire [35:0] \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a1  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a2  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a3  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a4  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a5  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a6  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a7  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a8  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a9  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a10  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a11  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a12  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a13  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a14  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a15  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \Mul|Mult0|auto_generated|mac_out2~0  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mul|Mult0|auto_generated|mac_out2~1  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mul|Mult0|auto_generated|mac_out2~2  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mul|Mult0|auto_generated|mac_out2~3  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mul|Mult0|auto_generated|mac_out2~dataout  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT1  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT2  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT3  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT4  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT5  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT6  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT7  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT8  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT9  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT10  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT11  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT12  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT13  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT14  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT15  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT16  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT17  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT18  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT19  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT20  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT21  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT22  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT23  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT24  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT25  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT26  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT27  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT28  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT29  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT30  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mul|Mult0|auto_generated|mac_out2~DATAOUT31  = \Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mul|Mult0|auto_generated|mac_mult1~0  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mul|Mult0|auto_generated|mac_mult1~1  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mul|Mult0|auto_generated|mac_mult1~2  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mul|Mult0|auto_generated|mac_mult1~3  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mul|Mult0|auto_generated|mac_mult1~dataout  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mul|Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\conversor0|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\conversor0|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\conversor0|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\conversor0|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\conversor0|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\conversor0|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\conversor0|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\conversor1|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\conversor1|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\conversor1|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\conversor1|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\conversor1|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\conversor1|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\conversor1|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\conversor2|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\conversor2|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\conversor2|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\conversor2|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\conversor2|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\conversor2|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\conversor2|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\conversor3|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\conversor3|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\conversor3|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\conversor3|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\conversor3|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\conversor3|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\conversor3|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\conversor4|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\conversor4|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\conversor4|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\conversor4|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\conversor4|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\conversor4|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\conversor4|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\conversor5|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\conversor5|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\conversor5|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\conversor5|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\conversor5|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\conversor5|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\conversor5|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\conversor6|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\conversor6|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\conversor6|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\conversor6|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\conversor6|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\conversor6|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\conversor6|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\conversor7|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\conversor7|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\conversor7|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\conversor7|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\conversor7|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\conversor7|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\conversor7|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y10_N10
dffeas \ctrl|controle_b[13] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[13] .is_wysiwyg = "true";
defparam \ctrl|controle_b[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N28
cycloneive_lcell_comb \ctrl|Equal0~0 (
// Equation(s):
// \ctrl|Equal0~0_combout  = (\SW[15]~input_o  & (\SW[12]~input_o  & (\SW[14]~input_o  & \SW[13]~input_o )))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[12]~input_o ),
	.datac(\SW[14]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Equal0~0 .lut_mask = 16'h8000;
defparam \ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N29
dffeas \ctrl|controle_b[10] (
	.clk(!\KEY[3]~input_o ),
	.d(\ctrl|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[10] .is_wysiwyg = "true";
defparam \ctrl|controle_b[10] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \ctrl|controle_b[10]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl|controle_b [10]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|controle_b[10]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|controle_b[10]~clkctrl .clock_type = "global clock";
defparam \ctrl|controle_b[10]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X96_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[9] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[10]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[10] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y16_N10
dffeas \ctrl|regs_b[9] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[9] .is_wysiwyg = "true";
defparam \ctrl|regs_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[3]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[3]~feeder_combout  = \ctrl|regs_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y11_N7
dffeas \banco|registradores_rtl_0_bypass[3] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y18_N10
dffeas \banco|registradores_rtl_0_bypass[2] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y4_N24
dffeas \ctrl|regs_b[8] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[8] .is_wysiwyg = "true";
defparam \ctrl|regs_b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y11_N13
dffeas \banco|registradores_rtl_0_bypass[1] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\ctrl|regs_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y11_N10
dffeas \banco|registradores_rtl_0_bypass[4] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N12
cycloneive_lcell_comb \banco|registradores~336 (
// Equation(s):
// \banco|registradores~336_combout  = (\banco|registradores_rtl_0_bypass [3] & (\banco|registradores_rtl_0_bypass [4] & (\banco|registradores_rtl_0_bypass [2] $ (!\banco|registradores_rtl_0_bypass [1])))) # (!\banco|registradores_rtl_0_bypass [3] & 
// (!\banco|registradores_rtl_0_bypass [4] & (\banco|registradores_rtl_0_bypass [2] $ (!\banco|registradores_rtl_0_bypass [1]))))

	.dataa(\banco|registradores_rtl_0_bypass [3]),
	.datab(\banco|registradores_rtl_0_bypass [2]),
	.datac(\banco|registradores_rtl_0_bypass [1]),
	.datad(\banco|registradores_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\banco|registradores~336_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~336 .lut_mask = 16'h8241;
defparam \banco|registradores~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N8
cycloneive_lcell_comb \ctrl|controle_a[8]~0 (
// Equation(s):
// \ctrl|controle_a[8]~0_combout  = ((\SW[13]~input_o  & ((\SW[14]~input_o ) # (!\SW[12]~input_o ))) # (!\SW[13]~input_o  & ((\SW[12]~input_o ) # (!\SW[14]~input_o )))) # (!\SW[15]~input_o )

	.dataa(\SW[13]~input_o ),
	.datab(\SW[12]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\ctrl|controle_a[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|controle_a[8]~0 .lut_mask = 16'hEF7F;
defparam \ctrl|controle_a[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y15_N9
dffeas \ctrl|controle_b[8] (
	.clk(!\KEY[3]~input_o ),
	.d(\ctrl|controle_a[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[8] .is_wysiwyg = "true";
defparam \ctrl|controle_b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y11_N17
dffeas \banco|registradores_rtl_0_bypass[0] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\ctrl|controle_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y15_N3
dffeas \banco|registradores_rtl_0_bypass[8] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y5_N17
dffeas \ctrl|regs_b[11] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[11] .is_wysiwyg = "true";
defparam \ctrl|regs_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[7]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[7]~feeder_combout  = \ctrl|regs_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|regs_b [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[7]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y11_N29
dffeas \banco|registradores_rtl_0_bypass[7] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y4_N17
dffeas \ctrl|regs_b[10] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[10] .is_wysiwyg = "true";
defparam \ctrl|regs_b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y11_N11
dffeas \banco|registradores_rtl_0_bypass[5] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\ctrl|regs_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y10_N3
dffeas \banco|registradores_rtl_0_bypass[6] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N10
cycloneive_lcell_comb \banco|registradores~337 (
// Equation(s):
// \banco|registradores~337_combout  = (\banco|registradores_rtl_0_bypass [8] & (\banco|registradores_rtl_0_bypass [7] & (\banco|registradores_rtl_0_bypass [5] $ (!\banco|registradores_rtl_0_bypass [6])))) # (!\banco|registradores_rtl_0_bypass [8] & 
// (!\banco|registradores_rtl_0_bypass [7] & (\banco|registradores_rtl_0_bypass [5] $ (!\banco|registradores_rtl_0_bypass [6]))))

	.dataa(\banco|registradores_rtl_0_bypass [8]),
	.datab(\banco|registradores_rtl_0_bypass [7]),
	.datac(\banco|registradores_rtl_0_bypass [5]),
	.datad(\banco|registradores_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\banco|registradores~337_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~337 .lut_mask = 16'h9009;
defparam \banco|registradores~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N16
cycloneive_lcell_comb \banco|registradores~338 (
// Equation(s):
// \banco|registradores~338_combout  = (\banco|registradores~336_combout  & (\banco|registradores_rtl_0_bypass [0] & \banco|registradores~337_combout ))

	.dataa(\banco|registradores~336_combout ),
	.datab(gnd),
	.datac(\banco|registradores_rtl_0_bypass [0]),
	.datad(\banco|registradores~337_combout ),
	.cin(gnd),
	.combout(\banco|registradores~338_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~338 .lut_mask = 16'hA000;
defparam \banco|registradores~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y7_N17
dffeas \ctrl|controle_b[11] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[11] .is_wysiwyg = "true";
defparam \ctrl|controle_b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y9_N24
dffeas \ctrl|controle_b[12] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[12] .is_wysiwyg = "true";
defparam \ctrl|controle_b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y6_N17
dffeas \ctrl|controle_b[14] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[14] .is_wysiwyg = "true";
defparam \ctrl|controle_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N18
cycloneive_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = (\ctrl|controle_b [12] & (!\ctrl|controle_b [14] & (\ctrl|controle_b [13] $ (\ctrl|controle_b [11]))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [12]),
	.datad(\ctrl|controle_b [14]),
	.cin(gnd),
	.combout(\alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~0 .lut_mask = 16'h0060;
defparam \alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N4
cycloneive_lcell_comb \alu|Mux14~1 (
// Equation(s):
// \alu|Mux14~1_combout  = (!\ctrl|controle_b [12] & ((\ctrl|controle_b [13] & (\ctrl|controle_b [11] & !\ctrl|controle_b [14])) # (!\ctrl|controle_b [13] & (!\ctrl|controle_b [11] & \ctrl|controle_b [14]))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [12]),
	.datad(\ctrl|controle_b [14]),
	.cin(gnd),
	.combout(\alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~1 .lut_mask = 16'h0108;
defparam \alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N13
dffeas \banco|registradores_rtl_0_bypass[11] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N14
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[12]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N15
dffeas \banco|registradores_rtl_0_bypass[12] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N30
cycloneive_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = (\ctrl|controle_b [13] & ((\ctrl|controle_b [14]) # (\ctrl|controle_b [11] $ (!\ctrl|controle_b [12])))) # (!\ctrl|controle_b [13] & ((\ctrl|controle_b [11] & ((\ctrl|controle_b [14]) # (!\ctrl|controle_b [12]))) # 
// (!\ctrl|controle_b [11] & ((\ctrl|controle_b [12]) # (!\ctrl|controle_b [14])))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [12]),
	.datad(\ctrl|controle_b [14]),
	.cin(gnd),
	.combout(\alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~0 .lut_mask = 16'hFE97;
defparam \alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[14]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N7
dffeas \banco|registradores_rtl_0_bypass[14] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N27
dffeas \banco|registradores_rtl_0_bypass[13] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y17_N19
dffeas \banco|registradores_rtl_0_bypass[15] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N22
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[16]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N23
dffeas \banco|registradores_rtl_0_bypass[16] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N26
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[18]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[18] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N13
dffeas \banco|registradores_rtl_0_bypass[17] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux11~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N2
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[20]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N3
dffeas \banco|registradores_rtl_0_bypass[20] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N29
dffeas \banco|registradores_rtl_0_bypass[19] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[22]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N13
dffeas \banco|registradores_rtl_0_bypass[22] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N9
dffeas \banco|registradores_rtl_0_bypass[21] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y17_N3
dffeas \ctrl|regs_b[0] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[0] .is_wysiwyg = "true";
defparam \ctrl|regs_b[0] .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y15_N10
dffeas \ctrl|regs_b[2] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[2] .is_wysiwyg = "true";
defparam \ctrl|regs_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N12
cycloneive_lcell_comb \banco|registradores~119feeder (
// Equation(s):
// \banco|registradores~119feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~119feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N10
cycloneive_lcell_comb \banco|registradores~449 (
// Equation(s):
// \banco|registradores~449_combout  = (!\ctrl|regs_b [11] & (\ctrl|regs_b [10] & (\ctrl|regs_b [8] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~449_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~449 .lut_mask = 16'h4000;
defparam \banco|registradores~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N12
cycloneive_lcell_comb \banco|registradores~450 (
// Equation(s):
// \banco|registradores~450_combout  = (\ctrl|controle_b [8] & \banco|registradores~449_combout )

	.dataa(\ctrl|controle_b [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~449_combout ),
	.cin(gnd),
	.combout(\banco|registradores~450_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~450 .lut_mask = 16'hAA00;
defparam \banco|registradores~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N13
dffeas \banco|registradores~119 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~119 .is_wysiwyg = "true";
defparam \banco|registradores~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N4
cycloneive_lcell_comb \banco|registradores~465 (
// Equation(s):
// \banco|registradores~465_combout  = (\ctrl|regs_b [8] & (\ctrl|regs_b [11] & (\ctrl|regs_b [10] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~465_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~465 .lut_mask = 16'h8000;
defparam \banco|registradores~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N6
cycloneive_lcell_comb \banco|registradores~466 (
// Equation(s):
// \banco|registradores~466_combout  = (\ctrl|controle_b [8] & \banco|registradores~465_combout )

	.dataa(\ctrl|controle_b [8]),
	.datab(gnd),
	.datac(\banco|registradores~465_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~466_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~466 .lut_mask = 16'hA0A0;
defparam \banco|registradores~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N27
dffeas \banco|registradores~247 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~247 .is_wysiwyg = "true";
defparam \banco|registradores~247 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y13_N10
dffeas \ctrl|regs_b[3] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[3] .is_wysiwyg = "true";
defparam \ctrl|regs_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N18
cycloneive_lcell_comb \banco|registradores~457 (
// Equation(s):
// \banco|registradores~457_combout  = (!\ctrl|regs_b [11] & (!\ctrl|regs_b [10] & (\ctrl|regs_b [8] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~457_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~457 .lut_mask = 16'h1000;
defparam \banco|registradores~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N20
cycloneive_lcell_comb \banco|registradores~458 (
// Equation(s):
// \banco|registradores~458_combout  = (\ctrl|controle_b [8] & \banco|registradores~457_combout )

	.dataa(\ctrl|controle_b [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~457_combout ),
	.cin(gnd),
	.combout(\banco|registradores~458_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~458 .lut_mask = 16'hAA00;
defparam \banco|registradores~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y17_N15
dffeas \banco|registradores~55 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~55 .is_wysiwyg = "true";
defparam \banco|registradores~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N28
cycloneive_lcell_comb \banco|registradores~183feeder (
// Equation(s):
// \banco|registradores~183feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~183feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N16
cycloneive_lcell_comb \banco|registradores~441 (
// Equation(s):
// \banco|registradores~441_combout  = (\ctrl|regs_b [11] & (!\ctrl|regs_b [10] & (\ctrl|regs_b [8] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~441_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~441 .lut_mask = 16'h2000;
defparam \banco|registradores~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N2
cycloneive_lcell_comb \banco|registradores~442 (
// Equation(s):
// \banco|registradores~442_combout  = (\ctrl|controle_b [8] & \banco|registradores~441_combout )

	.dataa(\ctrl|controle_b [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~441_combout ),
	.cin(gnd),
	.combout(\banco|registradores~442_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~442 .lut_mask = 16'hAA00;
defparam \banco|registradores~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y17_N29
dffeas \banco|registradores~183 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~183 .is_wysiwyg = "true";
defparam \banco|registradores~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N14
cycloneive_lcell_comb \banco|registradores~333 (
// Equation(s):
// \banco|registradores~333_combout  = (\ctrl|regs_b [3] & ((\ctrl|regs_b [2]) # ((\banco|registradores~183_q )))) # (!\ctrl|regs_b [3] & (!\ctrl|regs_b [2] & (\banco|registradores~55_q )))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~55_q ),
	.datad(\banco|registradores~183_q ),
	.cin(gnd),
	.combout(\banco|registradores~333_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~333 .lut_mask = 16'hBA98;
defparam \banco|registradores~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N26
cycloneive_lcell_comb \banco|registradores~334 (
// Equation(s):
// \banco|registradores~334_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~333_combout  & ((\banco|registradores~247_q ))) # (!\banco|registradores~333_combout  & (\banco|registradores~119_q )))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~333_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~119_q ),
	.datac(\banco|registradores~247_q ),
	.datad(\banco|registradores~333_combout ),
	.cin(gnd),
	.combout(\banco|registradores~334_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~334 .lut_mask = 16'hF588;
defparam \banco|registradores~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N20
cycloneive_lcell_comb \banco|registradores~459 (
// Equation(s):
// \banco|registradores~459_combout  = (\ctrl|regs_b [8] & (\ctrl|regs_b [11] & (\ctrl|regs_b [10] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~459_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~459 .lut_mask = 16'h0080;
defparam \banco|registradores~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N30
cycloneive_lcell_comb \banco|registradores~460 (
// Equation(s):
// \banco|registradores~460_combout  = (\ctrl|controle_b [8] & \banco|registradores~459_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~459_combout ),
	.cin(gnd),
	.combout(\banco|registradores~460_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~460 .lut_mask = 16'hF000;
defparam \banco|registradores~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N25
dffeas \banco|registradores~215 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~215 .is_wysiwyg = "true";
defparam \banco|registradores~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N12
cycloneive_lcell_comb \banco|registradores~443 (
// Equation(s):
// \banco|registradores~443_combout  = (\ctrl|regs_b [8] & (!\ctrl|regs_b [11] & (\ctrl|regs_b [10] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~443_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~443 .lut_mask = 16'h0020;
defparam \banco|registradores~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N22
cycloneive_lcell_comb \banco|registradores~444 (
// Equation(s):
// \banco|registradores~444_combout  = (\ctrl|controle_b [8] & \banco|registradores~443_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~443_combout ),
	.cin(gnd),
	.combout(\banco|registradores~444_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~444 .lut_mask = 16'hF000;
defparam \banco|registradores~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N11
dffeas \banco|registradores~87 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~87 .is_wysiwyg = "true";
defparam \banco|registradores~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N6
cycloneive_lcell_comb \banco|registradores~151feeder (
// Equation(s):
// \banco|registradores~151feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~151feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N4
cycloneive_lcell_comb \banco|registradores~437 (
// Equation(s):
// \banco|registradores~437_combout  = (!\ctrl|regs_b [10] & (\ctrl|regs_b [8] & (!\ctrl|regs_b [9] & \ctrl|regs_b [11])))

	.dataa(\ctrl|regs_b [10]),
	.datab(\ctrl|regs_b [8]),
	.datac(\ctrl|regs_b [9]),
	.datad(\ctrl|regs_b [11]),
	.cin(gnd),
	.combout(\banco|registradores~437_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~437 .lut_mask = 16'h0400;
defparam \banco|registradores~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N10
cycloneive_lcell_comb \banco|registradores~438 (
// Equation(s):
// \banco|registradores~438_combout  = (\banco|registradores~437_combout  & \ctrl|controle_b [8])

	.dataa(gnd),
	.datab(\banco|registradores~437_combout ),
	.datac(\ctrl|controle_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~438_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~438 .lut_mask = 16'hC0C0;
defparam \banco|registradores~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N7
dffeas \banco|registradores~151 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~151 .is_wysiwyg = "true";
defparam \banco|registradores~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N16
cycloneive_lcell_comb \banco|registradores~453 (
// Equation(s):
// \banco|registradores~453_combout  = (\ctrl|regs_b [8] & (!\ctrl|regs_b [11] & (!\ctrl|regs_b [10] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~453_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~453 .lut_mask = 16'h0002;
defparam \banco|registradores~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N2
cycloneive_lcell_comb \banco|registradores~454 (
// Equation(s):
// \banco|registradores~454_combout  = (\ctrl|controle_b [8] & \banco|registradores~453_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~453_combout ),
	.cin(gnd),
	.combout(\banco|registradores~454_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~454 .lut_mask = 16'hF000;
defparam \banco|registradores~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N9
dffeas \banco|registradores~23 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~23 .is_wysiwyg = "true";
defparam \banco|registradores~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N8
cycloneive_lcell_comb \banco|registradores~326 (
// Equation(s):
// \banco|registradores~326_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~151_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~23_q )))))

	.dataa(\banco|registradores~151_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~23_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~326_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~326 .lut_mask = 16'hEE30;
defparam \banco|registradores~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N10
cycloneive_lcell_comb \banco|registradores~327 (
// Equation(s):
// \banco|registradores~327_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~326_combout  & (\banco|registradores~215_q )) # (!\banco|registradores~326_combout  & ((\banco|registradores~87_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~326_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~215_q ),
	.datac(\banco|registradores~87_q ),
	.datad(\banco|registradores~326_combout ),
	.cin(gnd),
	.combout(\banco|registradores~327_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~327 .lut_mask = 16'hDDA0;
defparam \banco|registradores~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y14_N3
dffeas \ctrl|regs_b[1] (
	.clk(!\KEY[3]~input_o ),
	.d(\SW[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|regs_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|regs_b[1] .is_wysiwyg = "true";
defparam \ctrl|regs_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N2
cycloneive_lcell_comb \banco|registradores~167feeder (
// Equation(s):
// \banco|registradores~167feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~167feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N16
cycloneive_lcell_comb \banco|registradores~435 (
// Equation(s):
// \banco|registradores~435_combout  = (!\ctrl|regs_b [10] & (!\ctrl|regs_b [8] & (\ctrl|regs_b [9] & \ctrl|regs_b [11])))

	.dataa(\ctrl|regs_b [10]),
	.datab(\ctrl|regs_b [8]),
	.datac(\ctrl|regs_b [9]),
	.datad(\ctrl|regs_b [11]),
	.cin(gnd),
	.combout(\banco|registradores~435_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~435 .lut_mask = 16'h1000;
defparam \banco|registradores~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N30
cycloneive_lcell_comb \banco|registradores~436 (
// Equation(s):
// \banco|registradores~436_combout  = (\ctrl|controle_b [8] & \banco|registradores~435_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~435_combout ),
	.cin(gnd),
	.combout(\banco|registradores~436_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~436 .lut_mask = 16'hF000;
defparam \banco|registradores~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N3
dffeas \banco|registradores~167 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~167 .is_wysiwyg = "true";
defparam \banco|registradores~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N14
cycloneive_lcell_comb \banco|registradores~461 (
// Equation(s):
// \banco|registradores~461_combout  = (\ctrl|regs_b [11] & (\ctrl|regs_b [10] & (!\ctrl|regs_b [8] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~461_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~461 .lut_mask = 16'h0800;
defparam \banco|registradores~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N28
cycloneive_lcell_comb \banco|registradores~462 (
// Equation(s):
// \banco|registradores~462_combout  = (\ctrl|controle_b [8] & \banco|registradores~461_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [8]),
	.datac(gnd),
	.datad(\banco|registradores~461_combout ),
	.cin(gnd),
	.combout(\banco|registradores~462_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~462 .lut_mask = 16'hCC00;
defparam \banco|registradores~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N31
dffeas \banco|registradores~231 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~231 .is_wysiwyg = "true";
defparam \banco|registradores~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N16
cycloneive_lcell_comb \banco|registradores~103feeder (
// Equation(s):
// \banco|registradores~103feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~103feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N24
cycloneive_lcell_comb \banco|registradores~445 (
// Equation(s):
// \banco|registradores~445_combout  = (!\ctrl|regs_b [11] & (\ctrl|regs_b [10] & (!\ctrl|regs_b [8] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~445_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~445 .lut_mask = 16'h0400;
defparam \banco|registradores~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N26
cycloneive_lcell_comb \banco|registradores~446 (
// Equation(s):
// \banco|registradores~446_combout  = (\ctrl|controle_b [8] & \banco|registradores~445_combout )

	.dataa(\ctrl|controle_b [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~445_combout ),
	.cin(gnd),
	.combout(\banco|registradores~446_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~446 .lut_mask = 16'hAA00;
defparam \banco|registradores~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y14_N17
dffeas \banco|registradores~103 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~103 .is_wysiwyg = "true";
defparam \banco|registradores~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N0
cycloneive_lcell_comb \banco|registradores~451 (
// Equation(s):
// \banco|registradores~451_combout  = (!\ctrl|regs_b [8] & (!\ctrl|regs_b [11] & (!\ctrl|regs_b [10] & \ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~451_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~451 .lut_mask = 16'h0100;
defparam \banco|registradores~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N10
cycloneive_lcell_comb \banco|registradores~452 (
// Equation(s):
// \banco|registradores~452_combout  = (\ctrl|controle_b [8] & \banco|registradores~451_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~451_combout ),
	.cin(gnd),
	.combout(\banco|registradores~452_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~452 .lut_mask = 16'hF000;
defparam \banco|registradores~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y14_N15
dffeas \banco|registradores~39 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~39 .is_wysiwyg = "true";
defparam \banco|registradores~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N14
cycloneive_lcell_comb \banco|registradores~328 (
// Equation(s):
// \banco|registradores~328_combout  = (\ctrl|regs_b [3] & (((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & (\banco|registradores~103_q )) # (!\ctrl|regs_b [2] & ((\banco|registradores~39_q )))))

	.dataa(\banco|registradores~103_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~39_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~328_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~328 .lut_mask = 16'hEE30;
defparam \banco|registradores~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N30
cycloneive_lcell_comb \banco|registradores~329 (
// Equation(s):
// \banco|registradores~329_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~328_combout  & ((\banco|registradores~231_q ))) # (!\banco|registradores~328_combout  & (\banco|registradores~167_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~328_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~167_q ),
	.datac(\banco|registradores~231_q ),
	.datad(\banco|registradores~328_combout ),
	.cin(gnd),
	.combout(\banco|registradores~329_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~329 .lut_mask = 16'hF588;
defparam \banco|registradores~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N4
cycloneive_lcell_comb \banco|registradores~135feeder (
// Equation(s):
// \banco|registradores~135feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~135feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N20
cycloneive_lcell_comb \banco|registradores~439 (
// Equation(s):
// \banco|registradores~439_combout  = (!\ctrl|regs_b [10] & (!\ctrl|regs_b [8] & (!\ctrl|regs_b [9] & \ctrl|regs_b [11])))

	.dataa(\ctrl|regs_b [10]),
	.datab(\ctrl|regs_b [8]),
	.datac(\ctrl|regs_b [9]),
	.datad(\ctrl|regs_b [11]),
	.cin(gnd),
	.combout(\banco|registradores~439_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~439 .lut_mask = 16'h0100;
defparam \banco|registradores~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N22
cycloneive_lcell_comb \banco|registradores~440 (
// Equation(s):
// \banco|registradores~440_combout  = (\ctrl|controle_b [8] & \banco|registradores~439_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~439_combout ),
	.cin(gnd),
	.combout(\banco|registradores~440_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~440 .lut_mask = 16'hF000;
defparam \banco|registradores~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N5
dffeas \banco|registradores~135 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~135 .is_wysiwyg = "true";
defparam \banco|registradores~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N28
cycloneive_lcell_comb \banco|registradores~463 (
// Equation(s):
// \banco|registradores~463_combout  = (!\ctrl|regs_b [8] & (\ctrl|regs_b [11] & (\ctrl|regs_b [10] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~463_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~463 .lut_mask = 16'h0040;
defparam \banco|registradores~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N14
cycloneive_lcell_comb \banco|registradores~464 (
// Equation(s):
// \banco|registradores~464_combout  = (\ctrl|controle_b [8] & \banco|registradores~463_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~463_combout ),
	.cin(gnd),
	.combout(\banco|registradores~464_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~464 .lut_mask = 16'hF000;
defparam \banco|registradores~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N3
dffeas \banco|registradores~199 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~199 .is_wysiwyg = "true";
defparam \banco|registradores~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N24
cycloneive_lcell_comb \banco|registradores~71feeder (
// Equation(s):
// \banco|registradores~71feeder_combout  = \alu|Mux8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~71feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N0
cycloneive_lcell_comb \banco|registradores~447 (
// Equation(s):
// \banco|registradores~447_combout  = (!\ctrl|regs_b [11] & (\ctrl|regs_b [10] & (!\ctrl|regs_b [8] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [11]),
	.datab(\ctrl|regs_b [10]),
	.datac(\ctrl|regs_b [8]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~447_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~447 .lut_mask = 16'h0004;
defparam \banco|registradores~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N22
cycloneive_lcell_comb \banco|registradores~448 (
// Equation(s):
// \banco|registradores~448_combout  = (\ctrl|controle_b [8] & \banco|registradores~447_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [8]),
	.datac(\banco|registradores~447_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~448_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~448 .lut_mask = 16'hC0C0;
defparam \banco|registradores~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N25
dffeas \banco|registradores~71 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~71 .is_wysiwyg = "true";
defparam \banco|registradores~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N24
cycloneive_lcell_comb \banco|registradores~455 (
// Equation(s):
// \banco|registradores~455_combout  = (!\ctrl|regs_b [8] & (!\ctrl|regs_b [11] & (!\ctrl|regs_b [10] & !\ctrl|regs_b [9])))

	.dataa(\ctrl|regs_b [8]),
	.datab(\ctrl|regs_b [11]),
	.datac(\ctrl|regs_b [10]),
	.datad(\ctrl|regs_b [9]),
	.cin(gnd),
	.combout(\banco|registradores~455_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~455 .lut_mask = 16'h0001;
defparam \banco|registradores~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N18
cycloneive_lcell_comb \banco|registradores~456 (
// Equation(s):
// \banco|registradores~456_combout  = (\ctrl|controle_b [8] & \banco|registradores~455_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [8]),
	.datad(\banco|registradores~455_combout ),
	.cin(gnd),
	.combout(\banco|registradores~456_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~456 .lut_mask = 16'hF000;
defparam \banco|registradores~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N17
dffeas \banco|registradores~7 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~7 .is_wysiwyg = "true";
defparam \banco|registradores~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N16
cycloneive_lcell_comb \banco|registradores~330 (
// Equation(s):
// \banco|registradores~330_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~71_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~7_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~71_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~7_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~330_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~330 .lut_mask = 16'hCCB8;
defparam \banco|registradores~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N2
cycloneive_lcell_comb \banco|registradores~331 (
// Equation(s):
// \banco|registradores~331_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~330_combout  & ((\banco|registradores~199_q ))) # (!\banco|registradores~330_combout  & (\banco|registradores~135_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~330_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~135_q ),
	.datac(\banco|registradores~199_q ),
	.datad(\banco|registradores~330_combout ),
	.cin(gnd),
	.combout(\banco|registradores~331_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~331 .lut_mask = 16'hF588;
defparam \banco|registradores~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N28
cycloneive_lcell_comb \banco|registradores~332 (
// Equation(s):
// \banco|registradores~332_combout  = (\ctrl|regs_b [0] & (\ctrl|regs_b [1])) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~329_combout )) # (!\ctrl|regs_b [1] & ((\banco|registradores~331_combout )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~329_combout ),
	.datad(\banco|registradores~331_combout ),
	.cin(gnd),
	.combout(\banco|registradores~332_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~332 .lut_mask = 16'hD9C8;
defparam \banco|registradores~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N2
cycloneive_lcell_comb \banco|registradores~335 (
// Equation(s):
// \banco|registradores~335_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~332_combout  & (\banco|registradores~334_combout )) # (!\banco|registradores~332_combout  & ((\banco|registradores~327_combout ))))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~332_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~334_combout ),
	.datac(\banco|registradores~327_combout ),
	.datad(\banco|registradores~332_combout ),
	.cin(gnd),
	.combout(\banco|registradores~335_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~335 .lut_mask = 16'hDDA0;
defparam \banco|registradores~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N15
dffeas \banco|registradores_rtl_0_bypass[23] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N18
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[24]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N19
dffeas \banco|registradores_rtl_0_bypass[24] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[26]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N7
dffeas \banco|registradores_rtl_0_bypass[26] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N3
dffeas \banco|registradores_rtl_0_bypass[25] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N12
cycloneive_lcell_comb \ctrl|always1~0 (
// Equation(s):
// \ctrl|always1~0_combout  = (\SW[15]~input_o  & (((!\SW[14]~input_o )))) # (!\SW[15]~input_o  & (\SW[13]~input_o  & ((\SW[14]~input_o ) # (!\SW[12]~input_o ))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[12]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\ctrl|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|always1~0 .lut_mask = 16'h0AF2;
defparam \ctrl|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y15_N13
dffeas \ctrl|controle_b[4] (
	.clk(!\KEY[3]~input_o ),
	.d(\ctrl|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|controle_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|controle_b[4] .is_wysiwyg = "true";
defparam \ctrl|controle_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N21
dffeas \banco|registradores~249 (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~249 .is_wysiwyg = "true";
defparam \banco|registradores~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N14
cycloneive_lcell_comb \banco|registradores~185feeder (
// Equation(s):
// \banco|registradores~185feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~185feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N15
dffeas \banco|registradores~185 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~185 .is_wysiwyg = "true";
defparam \banco|registradores~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N30
cycloneive_lcell_comb \banco|registradores~121feeder (
// Equation(s):
// \banco|registradores~121feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~121feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y15_N31
dffeas \banco|registradores~121 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~121 .is_wysiwyg = "true";
defparam \banco|registradores~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N29
dffeas \banco|registradores~57 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~57 .is_wysiwyg = "true";
defparam \banco|registradores~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N28
cycloneive_lcell_comb \banco|registradores~422 (
// Equation(s):
// \banco|registradores~422_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~121_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~57_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~121_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~57_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~422_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~422 .lut_mask = 16'hCCB8;
defparam \banco|registradores~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N6
cycloneive_lcell_comb \banco|registradores~423 (
// Equation(s):
// \banco|registradores~423_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~422_combout  & (\banco|registradores~249_q )) # (!\banco|registradores~422_combout  & ((\banco|registradores~185_q ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~422_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~249_q ),
	.datac(\banco|registradores~185_q ),
	.datad(\banco|registradores~422_combout ),
	.cin(gnd),
	.combout(\banco|registradores~423_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~423 .lut_mask = 16'hDDA0;
defparam \banco|registradores~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N20
cycloneive_lcell_comb \banco|registradores~233feeder (
// Equation(s):
// \banco|registradores~233feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux6~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~233feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N21
dffeas \banco|registradores~233 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~233 .is_wysiwyg = "true";
defparam \banco|registradores~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N1
dffeas \banco|registradores~105 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~105 .is_wysiwyg = "true";
defparam \banco|registradores~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N19
dffeas \banco|registradores~41 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~41 .is_wysiwyg = "true";
defparam \banco|registradores~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y14_N4
cycloneive_lcell_comb \banco|registradores~169feeder (
// Equation(s):
// \banco|registradores~169feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~169feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y14_N5
dffeas \banco|registradores~169 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~169 .is_wysiwyg = "true";
defparam \banco|registradores~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N18
cycloneive_lcell_comb \banco|registradores~415 (
// Equation(s):
// \banco|registradores~415_combout  = (\ctrl|regs_b [2] & (\ctrl|regs_b [3])) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & ((\banco|registradores~169_q ))) # (!\ctrl|regs_b [3] & (\banco|registradores~41_q ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~41_q ),
	.datad(\banco|registradores~169_q ),
	.cin(gnd),
	.combout(\banco|registradores~415_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~415 .lut_mask = 16'hDC98;
defparam \banco|registradores~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N0
cycloneive_lcell_comb \banco|registradores~416 (
// Equation(s):
// \banco|registradores~416_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~415_combout  & (\banco|registradores~233_q )) # (!\banco|registradores~415_combout  & ((\banco|registradores~105_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~415_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~233_q ),
	.datac(\banco|registradores~105_q ),
	.datad(\banco|registradores~415_combout ),
	.cin(gnd),
	.combout(\banco|registradores~416_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~416 .lut_mask = 16'hDDA0;
defparam \banco|registradores~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N10
cycloneive_lcell_comb \banco|registradores~73feeder (
// Equation(s):
// \banco|registradores~73feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~73feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N11
dffeas \banco|registradores~73 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~73 .is_wysiwyg = "true";
defparam \banco|registradores~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N17
dffeas \banco|registradores~201 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~201 .is_wysiwyg = "true";
defparam \banco|registradores~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N26
cycloneive_lcell_comb \banco|registradores~137feeder (
// Equation(s):
// \banco|registradores~137feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux6~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~137feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N27
dffeas \banco|registradores~137 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~137 .is_wysiwyg = "true";
defparam \banco|registradores~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N29
dffeas \banco|registradores~9 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~9 .is_wysiwyg = "true";
defparam \banco|registradores~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N28
cycloneive_lcell_comb \banco|registradores~419 (
// Equation(s):
// \banco|registradores~419_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~137_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~9_q )))))

	.dataa(\banco|registradores~137_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~9_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~419_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~419 .lut_mask = 16'hEE30;
defparam \banco|registradores~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N16
cycloneive_lcell_comb \banco|registradores~420 (
// Equation(s):
// \banco|registradores~420_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~419_combout  & ((\banco|registradores~201_q ))) # (!\banco|registradores~419_combout  & (\banco|registradores~73_q )))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~419_combout ))))

	.dataa(\banco|registradores~73_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~201_q ),
	.datad(\banco|registradores~419_combout ),
	.cin(gnd),
	.combout(\banco|registradores~420_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~420 .lut_mask = 16'hF388;
defparam \banco|registradores~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N28
cycloneive_lcell_comb \banco|registradores~153feeder (
// Equation(s):
// \banco|registradores~153feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~153feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~153feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~153feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N29
dffeas \banco|registradores~153 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~153 .is_wysiwyg = "true";
defparam \banco|registradores~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y18_N21
dffeas \banco|registradores~217 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~217 .is_wysiwyg = "true";
defparam \banco|registradores~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y19_N30
cycloneive_lcell_comb \banco|registradores~89feeder (
// Equation(s):
// \banco|registradores~89feeder_combout  = \alu|Mux6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~89feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y19_N31
dffeas \banco|registradores~89 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~89 .is_wysiwyg = "true";
defparam \banco|registradores~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y18_N19
dffeas \banco|registradores~25 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~25 .is_wysiwyg = "true";
defparam \banco|registradores~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N18
cycloneive_lcell_comb \banco|registradores~417 (
// Equation(s):
// \banco|registradores~417_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~89_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~25_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~89_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~25_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~417_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~417 .lut_mask = 16'hCCB8;
defparam \banco|registradores~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N20
cycloneive_lcell_comb \banco|registradores~418 (
// Equation(s):
// \banco|registradores~418_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~417_combout  & ((\banco|registradores~217_q ))) # (!\banco|registradores~417_combout  & (\banco|registradores~153_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~417_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~153_q ),
	.datac(\banco|registradores~217_q ),
	.datad(\banco|registradores~417_combout ),
	.cin(gnd),
	.combout(\banco|registradores~418_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~418 .lut_mask = 16'hF588;
defparam \banco|registradores~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N2
cycloneive_lcell_comb \banco|registradores~421 (
// Equation(s):
// \banco|registradores~421_combout  = (\ctrl|regs_b [0] & ((\ctrl|regs_b [1]) # ((\banco|registradores~418_combout )))) # (!\ctrl|regs_b [0] & (!\ctrl|regs_b [1] & (\banco|registradores~420_combout )))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~420_combout ),
	.datad(\banco|registradores~418_combout ),
	.cin(gnd),
	.combout(\banco|registradores~421_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~421 .lut_mask = 16'hBA98;
defparam \banco|registradores~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N20
cycloneive_lcell_comb \banco|registradores~424 (
// Equation(s):
// \banco|registradores~424_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~421_combout  & (\banco|registradores~423_combout )) # (!\banco|registradores~421_combout  & ((\banco|registradores~416_combout ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~421_combout ))))

	.dataa(\banco|registradores~423_combout ),
	.datab(\banco|registradores~416_combout ),
	.datac(\ctrl|regs_b [1]),
	.datad(\banco|registradores~421_combout ),
	.cin(gnd),
	.combout(\banco|registradores~424_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~424 .lut_mask = 16'hAFC0;
defparam \banco|registradores~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[28]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[28] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y15_N11
dffeas \banco|registradores_rtl_0_bypass[27] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N12
cycloneive_lcell_comb \banco|registradores~122feeder (
// Equation(s):
// \banco|registradores~122feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~122feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N13
dffeas \banco|registradores~122 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~122 .is_wysiwyg = "true";
defparam \banco|registradores~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N31
dffeas \banco|registradores~106 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~106 .is_wysiwyg = "true";
defparam \banco|registradores~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y19_N28
cycloneive_lcell_comb \banco|registradores~90feeder (
// Equation(s):
// \banco|registradores~90feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~90feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y19_N29
dffeas \banco|registradores~90 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~90 .is_wysiwyg = "true";
defparam \banco|registradores~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N13
dffeas \banco|registradores~74 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~74 .is_wysiwyg = "true";
defparam \banco|registradores~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N12
cycloneive_lcell_comb \banco|registradores~405 (
// Equation(s):
// \banco|registradores~405_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~90_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~74_q  & !\ctrl|regs_b [1]))))

	.dataa(\banco|registradores~90_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~74_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~405_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~405 .lut_mask = 16'hCCB8;
defparam \banco|registradores~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N30
cycloneive_lcell_comb \banco|registradores~406 (
// Equation(s):
// \banco|registradores~406_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~405_combout  & (\banco|registradores~122_q )) # (!\banco|registradores~405_combout  & ((\banco|registradores~106_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~405_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~122_q ),
	.datac(\banco|registradores~106_q ),
	.datad(\banco|registradores~405_combout ),
	.cin(gnd),
	.combout(\banco|registradores~406_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~406 .lut_mask = 16'hDDA0;
defparam \banco|registradores~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N5
dffeas \banco|registradores~250 (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~250 .is_wysiwyg = "true";
defparam \banco|registradores~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N7
dffeas \banco|registradores~234 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~234 .is_wysiwyg = "true";
defparam \banco|registradores~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N5
dffeas \banco|registradores~218 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~218 .is_wysiwyg = "true";
defparam \banco|registradores~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N19
dffeas \banco|registradores~202 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~202 .is_wysiwyg = "true";
defparam \banco|registradores~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N18
cycloneive_lcell_comb \banco|registradores~412 (
// Equation(s):
// \banco|registradores~412_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~218_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~202_q )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~218_q ),
	.datac(\banco|registradores~202_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~412_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~412 .lut_mask = 16'hEE50;
defparam \banco|registradores~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N6
cycloneive_lcell_comb \banco|registradores~413 (
// Equation(s):
// \banco|registradores~413_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~412_combout  & (\banco|registradores~250_q )) # (!\banco|registradores~412_combout  & ((\banco|registradores~234_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~412_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~250_q ),
	.datac(\banco|registradores~234_q ),
	.datad(\banco|registradores~412_combout ),
	.cin(gnd),
	.combout(\banco|registradores~413_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~413 .lut_mask = 16'hDDA0;
defparam \banco|registradores~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N28
cycloneive_lcell_comb \banco|registradores~26feeder (
// Equation(s):
// \banco|registradores~26feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~26feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N29
dffeas \banco|registradores~26 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~26 .is_wysiwyg = "true";
defparam \banco|registradores~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y15_N1
dffeas \banco|registradores~58 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~58 .is_wysiwyg = "true";
defparam \banco|registradores~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N26
cycloneive_lcell_comb \banco|registradores~42feeder (
// Equation(s):
// \banco|registradores~42feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~42feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N27
dffeas \banco|registradores~42 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~42 .is_wysiwyg = "true";
defparam \banco|registradores~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N21
dffeas \banco|registradores~10 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~10 .is_wysiwyg = "true";
defparam \banco|registradores~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N20
cycloneive_lcell_comb \banco|registradores~409 (
// Equation(s):
// \banco|registradores~409_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~42_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~10_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~42_q ),
	.datac(\banco|registradores~10_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~409_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~409 .lut_mask = 16'hEE50;
defparam \banco|registradores~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N0
cycloneive_lcell_comb \banco|registradores~410 (
// Equation(s):
// \banco|registradores~410_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~409_combout  & ((\banco|registradores~58_q ))) # (!\banco|registradores~409_combout  & (\banco|registradores~26_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~409_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~26_q ),
	.datac(\banco|registradores~58_q ),
	.datad(\banco|registradores~409_combout ),
	.cin(gnd),
	.combout(\banco|registradores~410_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~410 .lut_mask = 16'hF588;
defparam \banco|registradores~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N12
cycloneive_lcell_comb \banco|registradores~154feeder (
// Equation(s):
// \banco|registradores~154feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~154feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N13
dffeas \banco|registradores~154 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~154 .is_wysiwyg = "true";
defparam \banco|registradores~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y17_N7
dffeas \banco|registradores~186 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~186 .is_wysiwyg = "true";
defparam \banco|registradores~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N6
cycloneive_lcell_comb \banco|registradores~170feeder (
// Equation(s):
// \banco|registradores~170feeder_combout  = \alu|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~170feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N7
dffeas \banco|registradores~170 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~170 .is_wysiwyg = "true";
defparam \banco|registradores~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y17_N17
dffeas \banco|registradores~138 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~138 .is_wysiwyg = "true";
defparam \banco|registradores~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N16
cycloneive_lcell_comb \banco|registradores~407 (
// Equation(s):
// \banco|registradores~407_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~170_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~138_q )))))

	.dataa(\banco|registradores~170_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~138_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~407_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~407 .lut_mask = 16'hEE30;
defparam \banco|registradores~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N6
cycloneive_lcell_comb \banco|registradores~408 (
// Equation(s):
// \banco|registradores~408_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~407_combout  & ((\banco|registradores~186_q ))) # (!\banco|registradores~407_combout  & (\banco|registradores~154_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~407_combout ))))

	.dataa(\banco|registradores~154_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~186_q ),
	.datad(\banco|registradores~407_combout ),
	.cin(gnd),
	.combout(\banco|registradores~408_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~408 .lut_mask = 16'hF388;
defparam \banco|registradores~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N2
cycloneive_lcell_comb \banco|registradores~411 (
// Equation(s):
// \banco|registradores~411_combout  = (\ctrl|regs_b [2] & (\ctrl|regs_b [3])) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & ((\banco|registradores~408_combout ))) # (!\ctrl|regs_b [3] & (\banco|registradores~410_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~410_combout ),
	.datad(\banco|registradores~408_combout ),
	.cin(gnd),
	.combout(\banco|registradores~411_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~411 .lut_mask = 16'hDC98;
defparam \banco|registradores~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N8
cycloneive_lcell_comb \banco|registradores~414 (
// Equation(s):
// \banco|registradores~414_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~411_combout  & ((\banco|registradores~413_combout ))) # (!\banco|registradores~411_combout  & (\banco|registradores~406_combout )))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~411_combout ))))

	.dataa(\banco|registradores~406_combout ),
	.datab(\banco|registradores~413_combout ),
	.datac(\ctrl|regs_b [2]),
	.datad(\banco|registradores~411_combout ),
	.cin(gnd),
	.combout(\banco|registradores~414_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~414 .lut_mask = 16'hCFA0;
defparam \banco|registradores~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N30
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[30]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N31
dffeas \banco|registradores_rtl_0_bypass[30] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N5
dffeas \banco|registradores_rtl_0_bypass[29] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N26
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[32]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[32] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y15_N17
dffeas \banco|registradores_rtl_0_bypass[31] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N26
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[34]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[34] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N27
dffeas \banco|registradores_rtl_0_bypass[33] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[36]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N7
dffeas \banco|registradores_rtl_0_bypass[36] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N25
dffeas \banco|registradores_rtl_0_bypass[35] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[38]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N13
dffeas \banco|registradores_rtl_0_bypass[38] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[37] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N25
dffeas \banco|registradores~255 (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~255 .is_wysiwyg = "true";
defparam \banco|registradores~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N4
cycloneive_lcell_comb \banco|registradores~127feeder (
// Equation(s):
// \banco|registradores~127feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~127feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N5
dffeas \banco|registradores~127 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~127 .is_wysiwyg = "true";
defparam \banco|registradores~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N11
dffeas \banco|registradores~63 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~63 .is_wysiwyg = "true";
defparam \banco|registradores~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N21
dffeas \banco|registradores~191 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~191 .is_wysiwyg = "true";
defparam \banco|registradores~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N10
cycloneive_lcell_comb \banco|registradores~362 (
// Equation(s):
// \banco|registradores~362_combout  = (\ctrl|regs_b [3] & ((\ctrl|regs_b [2]) # ((\banco|registradores~191_q )))) # (!\ctrl|regs_b [3] & (!\ctrl|regs_b [2] & (\banco|registradores~63_q )))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~63_q ),
	.datad(\banco|registradores~191_q ),
	.cin(gnd),
	.combout(\banco|registradores~362_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~362 .lut_mask = 16'hBA98;
defparam \banco|registradores~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N2
cycloneive_lcell_comb \banco|registradores~363 (
// Equation(s):
// \banco|registradores~363_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~362_combout  & (\banco|registradores~255_q )) # (!\banco|registradores~362_combout  & ((\banco|registradores~127_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~362_combout ))))

	.dataa(\banco|registradores~255_q ),
	.datab(\banco|registradores~127_q ),
	.datac(\ctrl|regs_b [2]),
	.datad(\banco|registradores~362_combout ),
	.cin(gnd),
	.combout(\banco|registradores~363_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~363 .lut_mask = 16'hAFC0;
defparam \banco|registradores~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N20
cycloneive_lcell_comb \banco|registradores~175feeder (
// Equation(s):
// \banco|registradores~175feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~175feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N21
dffeas \banco|registradores~175 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~175 .is_wysiwyg = "true";
defparam \banco|registradores~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N9
dffeas \banco|registradores~239 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~239 .is_wysiwyg = "true";
defparam \banco|registradores~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N20
cycloneive_lcell_comb \banco|registradores~111feeder (
// Equation(s):
// \banco|registradores~111feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~111feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y14_N21
dffeas \banco|registradores~111 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~111 .is_wysiwyg = "true";
defparam \banco|registradores~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N7
dffeas \banco|registradores~47 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~47 .is_wysiwyg = "true";
defparam \banco|registradores~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N6
cycloneive_lcell_comb \banco|registradores~357 (
// Equation(s):
// \banco|registradores~357_combout  = (\ctrl|regs_b [3] & (((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & (\banco|registradores~111_q )) # (!\ctrl|regs_b [2] & ((\banco|registradores~47_q )))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~111_q ),
	.datac(\banco|registradores~47_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~357_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~357 .lut_mask = 16'hEE50;
defparam \banco|registradores~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N8
cycloneive_lcell_comb \banco|registradores~358 (
// Equation(s):
// \banco|registradores~358_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~357_combout  & ((\banco|registradores~239_q ))) # (!\banco|registradores~357_combout  & (\banco|registradores~175_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~357_combout ))))

	.dataa(\banco|registradores~175_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~239_q ),
	.datad(\banco|registradores~357_combout ),
	.cin(gnd),
	.combout(\banco|registradores~358_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~358 .lut_mask = 16'hF388;
defparam \banco|registradores~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N22
cycloneive_lcell_comb \banco|registradores~143feeder (
// Equation(s):
// \banco|registradores~143feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~143feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N23
dffeas \banco|registradores~143 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~143 .is_wysiwyg = "true";
defparam \banco|registradores~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N7
dffeas \banco|registradores~207 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~207 .is_wysiwyg = "true";
defparam \banco|registradores~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N20
cycloneive_lcell_comb \banco|registradores~79feeder (
// Equation(s):
// \banco|registradores~79feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~79feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N21
dffeas \banco|registradores~79 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~79 .is_wysiwyg = "true";
defparam \banco|registradores~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N13
dffeas \banco|registradores~15 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~15 .is_wysiwyg = "true";
defparam \banco|registradores~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N12
cycloneive_lcell_comb \banco|registradores~359 (
// Equation(s):
// \banco|registradores~359_combout  = (\ctrl|regs_b [3] & (((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & (\banco|registradores~79_q )) # (!\ctrl|regs_b [2] & ((\banco|registradores~15_q )))))

	.dataa(\banco|registradores~79_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~15_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~359_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~359 .lut_mask = 16'hEE30;
defparam \banco|registradores~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N6
cycloneive_lcell_comb \banco|registradores~360 (
// Equation(s):
// \banco|registradores~360_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~359_combout  & ((\banco|registradores~207_q ))) # (!\banco|registradores~359_combout  & (\banco|registradores~143_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~359_combout ))))

	.dataa(\banco|registradores~143_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~207_q ),
	.datad(\banco|registradores~359_combout ),
	.cin(gnd),
	.combout(\banco|registradores~360_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~360 .lut_mask = 16'hF388;
defparam \banco|registradores~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N4
cycloneive_lcell_comb \banco|registradores~361 (
// Equation(s):
// \banco|registradores~361_combout  = (\ctrl|regs_b [0] & (\ctrl|regs_b [1])) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~358_combout )) # (!\ctrl|regs_b [1] & ((\banco|registradores~360_combout )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~358_combout ),
	.datad(\banco|registradores~360_combout ),
	.cin(gnd),
	.combout(\banco|registradores~361_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~361 .lut_mask = 16'hD9C8;
defparam \banco|registradores~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N0
cycloneive_lcell_comb \banco|registradores~223feeder (
// Equation(s):
// \banco|registradores~223feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~223feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N1
dffeas \banco|registradores~223 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~223 .is_wysiwyg = "true";
defparam \banco|registradores~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N27
dffeas \banco|registradores~95 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~95 .is_wysiwyg = "true";
defparam \banco|registradores~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N10
cycloneive_lcell_comb \banco|registradores~159feeder (
// Equation(s):
// \banco|registradores~159feeder_combout  = \alu|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~159feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N11
dffeas \banco|registradores~159 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~159 .is_wysiwyg = "true";
defparam \banco|registradores~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y18_N3
dffeas \banco|registradores~31 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~31 .is_wysiwyg = "true";
defparam \banco|registradores~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N2
cycloneive_lcell_comb \banco|registradores~355 (
// Equation(s):
// \banco|registradores~355_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~159_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~31_q )))))

	.dataa(\banco|registradores~159_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~31_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~355_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~355 .lut_mask = 16'hEE30;
defparam \banco|registradores~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N26
cycloneive_lcell_comb \banco|registradores~356 (
// Equation(s):
// \banco|registradores~356_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~355_combout  & (\banco|registradores~223_q )) # (!\banco|registradores~355_combout  & ((\banco|registradores~95_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~355_combout ))))

	.dataa(\banco|registradores~223_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~95_q ),
	.datad(\banco|registradores~355_combout ),
	.cin(gnd),
	.combout(\banco|registradores~356_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~356 .lut_mask = 16'hBBC0;
defparam \banco|registradores~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N20
cycloneive_lcell_comb \banco|registradores~364 (
// Equation(s):
// \banco|registradores~364_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~361_combout  & (\banco|registradores~363_combout )) # (!\banco|registradores~361_combout  & ((\banco|registradores~356_combout ))))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~361_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~363_combout ),
	.datac(\banco|registradores~361_combout ),
	.datad(\banco|registradores~356_combout ),
	.cin(gnd),
	.combout(\banco|registradores~364_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~364 .lut_mask = 16'hDAD0;
defparam \banco|registradores~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N10
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[40]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y15_N11
dffeas \banco|registradores_rtl_0_bypass[40] (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \banco|registradores_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ctrl|controle_b [8]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[3]~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\alu|Mux0~6_combout ,\alu|Mux1~6_combout ,\alu|Mux2~6_combout ,\alu|Mux3~6_combout ,\alu|Mux4~6_combout ,\alu|Mux5~6_combout ,\alu|Mux6~6_combout ,\alu|Mux7~6_combout ,\alu|Mux8~6_combout ,
\alu|Mux9~11_combout ,\alu|Mux10~6_combout ,\alu|Mux11~6_combout ,\alu|Mux12~5_combout ,\alu|Mux13~5_combout ,\alu|Mux14~7_combout ,\alu|Mux15~10_combout }),
	.portaaddr({\ctrl|regs_b [11],\ctrl|regs_b [10],\ctrl|regs_b [9],\ctrl|regs_b [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_noi1:auto_generated|ALTSYNCRAM";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X103_Y15_N29
dffeas \banco|registradores_rtl_0_bypass[39] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N28
cycloneive_lcell_comb \banco|registradores~354 (
// Equation(s):
// \banco|registradores~354_combout  = (\banco|registradores_rtl_0_bypass [40] & ((\banco|registradores~338_combout  & ((\banco|registradores_rtl_0_bypass [39]))) # (!\banco|registradores~338_combout  & 
// (\banco|registradores_rtl_0|auto_generated|ram_block1a15 )))) # (!\banco|registradores_rtl_0_bypass [40] & (((\banco|registradores_rtl_0_bypass [39]))))

	.dataa(\banco|registradores_rtl_0_bypass [40]),
	.datab(\banco|registradores_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\banco|registradores_rtl_0_bypass [39]),
	.datad(\banco|registradores~338_combout ),
	.cin(gnd),
	.combout(\banco|registradores~354_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~354 .lut_mask = 16'hF0D8;
defparam \banco|registradores~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N16
cycloneive_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~354_combout  $ (((\banco|registradores~364_combout  & !\ctrl|controle_b [4])))))

	.dataa(\banco|registradores~364_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~354_combout ),
	.datad(\alu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~0 .lut_mask = 16'hD200;
defparam \alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N30
cycloneive_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = (\banco|registradores~354_combout  & (!\ctrl|controle_b [4] & (\alu|Mux9~0_combout  & \banco|registradores~364_combout )))

	.dataa(\banco|registradores~354_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\alu|Mux9~0_combout ),
	.datad(\banco|registradores~364_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~1 .lut_mask = 16'h2000;
defparam \alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N20
cycloneive_lcell_comb \alu|Mux9~3 (
// Equation(s):
// \alu|Mux9~3_combout  = (!\ctrl|controle_b [13] & ((\ctrl|controle_b [14]) # (!\ctrl|controle_b [12])))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [12]),
	.datac(gnd),
	.datad(\ctrl|controle_b [13]),
	.cin(gnd),
	.combout(\alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~3 .lut_mask = 16'h00BB;
defparam \alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N20
cycloneive_lcell_comb \alu|Mux9~4 (
// Equation(s):
// \alu|Mux9~4_combout  = (\ctrl|controle_b [13] & (((\ctrl|controle_b [14])))) # (!\ctrl|controle_b [13] & (\ctrl|controle_b [12] $ (((\ctrl|controle_b [11]) # (!\ctrl|controle_b [14])))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [12]),
	.datad(\ctrl|controle_b [14]),
	.cin(gnd),
	.combout(\alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~4 .lut_mask = 16'hBE05;
defparam \alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N26
cycloneive_lcell_comb \alu|Add0~90 (
// Equation(s):
// \alu|Add0~90_combout  = (\banco|registradores~364_combout  & (\ctrl|controle_b [4] $ (((\ctrl|controle_b [11] & !\ctrl|controle_b [14]))))) # (!\banco|registradores~364_combout  & (((\ctrl|controle_b [14])) # (!\ctrl|controle_b [11])))

	.dataa(\banco|registradores~364_combout ),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [14]),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~90 .lut_mask = 16'hF359;
defparam \alu|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N14
cycloneive_lcell_comb \alu|Add0~76 (
// Equation(s):
// \alu|Add0~76_combout  = \ctrl|controle_b [12] $ (\banco|registradores~354_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~354_combout ),
	.cin(gnd),
	.combout(\alu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~76 .lut_mask = 16'h0FF0;
defparam \alu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N12
cycloneive_lcell_comb \banco|registradores~254feeder (
// Equation(s):
// \banco|registradores~254feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~254feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N13
dffeas \banco|registradores~254 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~254 .is_wysiwyg = "true";
defparam \banco|registradores~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N19
dffeas \banco|registradores~238 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~238 .is_wysiwyg = "true";
defparam \banco|registradores~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N4
cycloneive_lcell_comb \banco|registradores~222feeder (
// Equation(s):
// \banco|registradores~222feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~222feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~222feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~222feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N5
dffeas \banco|registradores~222 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~222 .is_wysiwyg = "true";
defparam \banco|registradores~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N15
dffeas \banco|registradores~206 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~206 .is_wysiwyg = "true";
defparam \banco|registradores~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N14
cycloneive_lcell_comb \banco|registradores~372 (
// Equation(s):
// \banco|registradores~372_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~222_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~206_q )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~222_q ),
	.datac(\banco|registradores~206_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~372_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~372 .lut_mask = 16'hEE50;
defparam \banco|registradores~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N18
cycloneive_lcell_comb \banco|registradores~373 (
// Equation(s):
// \banco|registradores~373_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~372_combout  & (\banco|registradores~254_q )) # (!\banco|registradores~372_combout  & ((\banco|registradores~238_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~372_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~254_q ),
	.datac(\banco|registradores~238_q ),
	.datad(\banco|registradores~372_combout ),
	.cin(gnd),
	.combout(\banco|registradores~373_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~373 .lut_mask = 16'hDDA0;
defparam \banco|registradores~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N30
cycloneive_lcell_comb \banco|registradores~126feeder (
// Equation(s):
// \banco|registradores~126feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~126feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N31
dffeas \banco|registradores~126 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~126 .is_wysiwyg = "true";
defparam \banco|registradores~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N7
dffeas \banco|registradores~110 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~110 .is_wysiwyg = "true";
defparam \banco|registradores~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y16_N24
cycloneive_lcell_comb \banco|registradores~94feeder (
// Equation(s):
// \banco|registradores~94feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~94feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y16_N25
dffeas \banco|registradores~94 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~94 .is_wysiwyg = "true";
defparam \banco|registradores~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N29
dffeas \banco|registradores~78 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~78 .is_wysiwyg = "true";
defparam \banco|registradores~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N28
cycloneive_lcell_comb \banco|registradores~365 (
// Equation(s):
// \banco|registradores~365_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~94_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~78_q  & !\ctrl|regs_b [1]))))

	.dataa(\banco|registradores~94_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~78_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~365_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~365 .lut_mask = 16'hCCB8;
defparam \banco|registradores~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N6
cycloneive_lcell_comb \banco|registradores~366 (
// Equation(s):
// \banco|registradores~366_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~365_combout  & (\banco|registradores~126_q )) # (!\banco|registradores~365_combout  & ((\banco|registradores~110_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~365_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~126_q ),
	.datac(\banco|registradores~110_q ),
	.datad(\banco|registradores~365_combout ),
	.cin(gnd),
	.combout(\banco|registradores~366_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~366 .lut_mask = 16'hDDA0;
defparam \banco|registradores~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y19_N14
cycloneive_lcell_comb \banco|registradores~158feeder (
// Equation(s):
// \banco|registradores~158feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~158feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y19_N15
dffeas \banco|registradores~158 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~158 .is_wysiwyg = "true";
defparam \banco|registradores~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N5
dffeas \banco|registradores~190 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~190 .is_wysiwyg = "true";
defparam \banco|registradores~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N14
cycloneive_lcell_comb \banco|registradores~174feeder (
// Equation(s):
// \banco|registradores~174feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~174feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N15
dffeas \banco|registradores~174 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~174 .is_wysiwyg = "true";
defparam \banco|registradores~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N19
dffeas \banco|registradores~142 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~142 .is_wysiwyg = "true";
defparam \banco|registradores~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N18
cycloneive_lcell_comb \banco|registradores~367 (
// Equation(s):
// \banco|registradores~367_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~174_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~142_q )))))

	.dataa(\banco|registradores~174_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~142_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~367_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~367 .lut_mask = 16'hEE30;
defparam \banco|registradores~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N4
cycloneive_lcell_comb \banco|registradores~368 (
// Equation(s):
// \banco|registradores~368_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~367_combout  & ((\banco|registradores~190_q ))) # (!\banco|registradores~367_combout  & (\banco|registradores~158_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~367_combout ))))

	.dataa(\banco|registradores~158_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~190_q ),
	.datad(\banco|registradores~367_combout ),
	.cin(gnd),
	.combout(\banco|registradores~368_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~368 .lut_mask = 16'hF388;
defparam \banco|registradores~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N15
dffeas \banco|registradores~30 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~30 .is_wysiwyg = "true";
defparam \banco|registradores~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N27
dffeas \banco|registradores~62 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~62 .is_wysiwyg = "true";
defparam \banco|registradores~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N16
cycloneive_lcell_comb \banco|registradores~46feeder (
// Equation(s):
// \banco|registradores~46feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~46feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N17
dffeas \banco|registradores~46 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~46 .is_wysiwyg = "true";
defparam \banco|registradores~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N29
dffeas \banco|registradores~14 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~14 .is_wysiwyg = "true";
defparam \banco|registradores~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N28
cycloneive_lcell_comb \banco|registradores~369 (
// Equation(s):
// \banco|registradores~369_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~46_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~14_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~46_q ),
	.datac(\banco|registradores~14_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~369_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~369 .lut_mask = 16'hEE50;
defparam \banco|registradores~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N26
cycloneive_lcell_comb \banco|registradores~370 (
// Equation(s):
// \banco|registradores~370_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~369_combout  & ((\banco|registradores~62_q ))) # (!\banco|registradores~369_combout  & (\banco|registradores~30_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~369_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~30_q ),
	.datac(\banco|registradores~62_q ),
	.datad(\banco|registradores~369_combout ),
	.cin(gnd),
	.combout(\banco|registradores~370_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~370 .lut_mask = 16'hF588;
defparam \banco|registradores~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N20
cycloneive_lcell_comb \banco|registradores~371 (
// Equation(s):
// \banco|registradores~371_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~368_combout )) # (!\ctrl|regs_b [3] & ((\banco|registradores~370_combout )))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~368_combout ),
	.datac(\banco|registradores~370_combout ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~371_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~371 .lut_mask = 16'hEE50;
defparam \banco|registradores~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N2
cycloneive_lcell_comb \banco|registradores~374 (
// Equation(s):
// \banco|registradores~374_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~371_combout  & (\banco|registradores~373_combout )) # (!\banco|registradores~371_combout  & ((\banco|registradores~366_combout ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~371_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~373_combout ),
	.datac(\banco|registradores~366_combout ),
	.datad(\banco|registradores~371_combout ),
	.cin(gnd),
	.combout(\banco|registradores~374_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~374 .lut_mask = 16'hDDA0;
defparam \banco|registradores~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N14
cycloneive_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_combout  = (\ctrl|controle_b [14] & (((\ctrl|controle_b [4]) # (!\banco|registradores~374_combout )))) # (!\ctrl|controle_b [14] & (\ctrl|controle_b [11] $ (((\ctrl|controle_b [4]) # (!\banco|registradores~374_combout )))))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~374_combout ),
	.cin(gnd),
	.combout(\alu|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~89 .lut_mask = 16'hB4BB;
defparam \alu|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N8
cycloneive_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_combout  = \ctrl|controle_b [12] $ (\banco|registradores~353_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(\banco|registradores~353_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~73 .lut_mask = 16'h3C3C;
defparam \alu|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N15
dffeas \banco|registradores~237 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~237 .is_wysiwyg = "true";
defparam \banco|registradores~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N17
dffeas \banco|registradores~109 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~109 .is_wysiwyg = "true";
defparam \banco|registradores~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N22
cycloneive_lcell_comb \banco|registradores~173feeder (
// Equation(s):
// \banco|registradores~173feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~173feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N23
dffeas \banco|registradores~173 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~173 .is_wysiwyg = "true";
defparam \banco|registradores~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N1
dffeas \banco|registradores~45 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~45 .is_wysiwyg = "true";
defparam \banco|registradores~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N0
cycloneive_lcell_comb \banco|registradores~375 (
// Equation(s):
// \banco|registradores~375_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~173_q ) # ((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & (((\banco|registradores~45_q  & !\ctrl|regs_b [2]))))

	.dataa(\banco|registradores~173_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~45_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~375_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~375 .lut_mask = 16'hCCB8;
defparam \banco|registradores~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N16
cycloneive_lcell_comb \banco|registradores~376 (
// Equation(s):
// \banco|registradores~376_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~375_combout  & (\banco|registradores~237_q )) # (!\banco|registradores~375_combout  & ((\banco|registradores~109_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~375_combout ))))

	.dataa(\banco|registradores~237_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~109_q ),
	.datad(\banco|registradores~375_combout ),
	.cin(gnd),
	.combout(\banco|registradores~376_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~376 .lut_mask = 16'hBBC0;
defparam \banco|registradores~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N0
cycloneive_lcell_comb \banco|registradores~253feeder (
// Equation(s):
// \banco|registradores~253feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~253feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N1
dffeas \banco|registradores~253 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~253 .is_wysiwyg = "true";
defparam \banco|registradores~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N17
dffeas \banco|registradores~189 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~189 .is_wysiwyg = "true";
defparam \banco|registradores~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N19
dffeas \banco|registradores~61 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~61 .is_wysiwyg = "true";
defparam \banco|registradores~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N24
cycloneive_lcell_comb \banco|registradores~125feeder (
// Equation(s):
// \banco|registradores~125feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~125feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N25
dffeas \banco|registradores~125 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~125 .is_wysiwyg = "true";
defparam \banco|registradores~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N18
cycloneive_lcell_comb \banco|registradores~382 (
// Equation(s):
// \banco|registradores~382_combout  = (\ctrl|regs_b [3] & (\ctrl|regs_b [2])) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & ((\banco|registradores~125_q ))) # (!\ctrl|regs_b [2] & (\banco|registradores~61_q ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~61_q ),
	.datad(\banco|registradores~125_q ),
	.cin(gnd),
	.combout(\banco|registradores~382_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~382 .lut_mask = 16'hDC98;
defparam \banco|registradores~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N16
cycloneive_lcell_comb \banco|registradores~383 (
// Equation(s):
// \banco|registradores~383_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~382_combout  & (\banco|registradores~253_q )) # (!\banco|registradores~382_combout  & ((\banco|registradores~189_q ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~382_combout ))))

	.dataa(\banco|registradores~253_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~189_q ),
	.datad(\banco|registradores~382_combout ),
	.cin(gnd),
	.combout(\banco|registradores~383_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~383 .lut_mask = 16'hBBC0;
defparam \banco|registradores~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N20
cycloneive_lcell_comb \banco|registradores~141feeder (
// Equation(s):
// \banco|registradores~141feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~141feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N21
dffeas \banco|registradores~141 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~141 .is_wysiwyg = "true";
defparam \banco|registradores~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N11
dffeas \banco|registradores~13 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~13 .is_wysiwyg = "true";
defparam \banco|registradores~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N10
cycloneive_lcell_comb \banco|registradores~379 (
// Equation(s):
// \banco|registradores~379_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~141_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~13_q )))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~141_q ),
	.datac(\banco|registradores~13_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~379_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~379 .lut_mask = 16'hEE50;
defparam \banco|registradores~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N2
cycloneive_lcell_comb \banco|registradores~77feeder (
// Equation(s):
// \banco|registradores~77feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~77feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N3
dffeas \banco|registradores~77 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~77 .is_wysiwyg = "true";
defparam \banco|registradores~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N1
dffeas \banco|registradores~205 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~205 .is_wysiwyg = "true";
defparam \banco|registradores~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N0
cycloneive_lcell_comb \banco|registradores~380 (
// Equation(s):
// \banco|registradores~380_combout  = (\banco|registradores~379_combout  & (((\banco|registradores~205_q ) # (!\ctrl|regs_b [2])))) # (!\banco|registradores~379_combout  & (\banco|registradores~77_q  & ((\ctrl|regs_b [2]))))

	.dataa(\banco|registradores~379_combout ),
	.datab(\banco|registradores~77_q ),
	.datac(\banco|registradores~205_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~380_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~380 .lut_mask = 16'hE4AA;
defparam \banco|registradores~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N2
cycloneive_lcell_comb \banco|registradores~157feeder (
// Equation(s):
// \banco|registradores~157feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~157feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~157feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~157feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y14_N3
dffeas \banco|registradores~157 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~157 .is_wysiwyg = "true";
defparam \banco|registradores~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y14_N29
dffeas \banco|registradores~221 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~221 .is_wysiwyg = "true";
defparam \banco|registradores~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N0
cycloneive_lcell_comb \banco|registradores~93feeder (
// Equation(s):
// \banco|registradores~93feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~93feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y14_N1
dffeas \banco|registradores~93 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~93 .is_wysiwyg = "true";
defparam \banco|registradores~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y14_N19
dffeas \banco|registradores~29 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~29 .is_wysiwyg = "true";
defparam \banco|registradores~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N18
cycloneive_lcell_comb \banco|registradores~377 (
// Equation(s):
// \banco|registradores~377_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~93_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~29_q  & !\ctrl|regs_b [3]))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~93_q ),
	.datac(\banco|registradores~29_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~377_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~377 .lut_mask = 16'hAAD8;
defparam \banco|registradores~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N28
cycloneive_lcell_comb \banco|registradores~378 (
// Equation(s):
// \banco|registradores~378_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~377_combout  & ((\banco|registradores~221_q ))) # (!\banco|registradores~377_combout  & (\banco|registradores~157_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~377_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~157_q ),
	.datac(\banco|registradores~221_q ),
	.datad(\banco|registradores~377_combout ),
	.cin(gnd),
	.combout(\banco|registradores~378_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~378 .lut_mask = 16'hF588;
defparam \banco|registradores~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N2
cycloneive_lcell_comb \banco|registradores~381 (
// Equation(s):
// \banco|registradores~381_combout  = (\ctrl|regs_b [0] & ((\ctrl|regs_b [1]) # ((\banco|registradores~378_combout )))) # (!\ctrl|regs_b [0] & (!\ctrl|regs_b [1] & (\banco|registradores~380_combout )))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~380_combout ),
	.datad(\banco|registradores~378_combout ),
	.cin(gnd),
	.combout(\banco|registradores~381_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~381 .lut_mask = 16'hBA98;
defparam \banco|registradores~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N10
cycloneive_lcell_comb \banco|registradores~384 (
// Equation(s):
// \banco|registradores~384_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~381_combout  & ((\banco|registradores~383_combout ))) # (!\banco|registradores~381_combout  & (\banco|registradores~376_combout )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~381_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~376_combout ),
	.datac(\banco|registradores~383_combout ),
	.datad(\banco|registradores~381_combout ),
	.cin(gnd),
	.combout(\banco|registradores~384_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~384 .lut_mask = 16'hF588;
defparam \banco|registradores~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N12
cycloneive_lcell_comb \alu|Add0~88 (
// Equation(s):
// \alu|Add0~88_combout  = (\banco|registradores~384_combout  & (\ctrl|controle_b [4] $ (((!\ctrl|controle_b [14] & \ctrl|controle_b [11]))))) # (!\banco|registradores~384_combout  & ((\ctrl|controle_b [14]) # ((!\ctrl|controle_b [11]))))

	.dataa(\banco|registradores~384_combout ),
	.datab(\ctrl|controle_b [14]),
	.datac(\ctrl|controle_b [11]),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~88 .lut_mask = 16'hCF65;
defparam \alu|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N10
cycloneive_lcell_comb \alu|Add0~70 (
// Equation(s):
// \alu|Add0~70_combout  = \ctrl|controle_b [12] $ (\banco|registradores~352_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(\banco|registradores~352_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~70 .lut_mask = 16'h3C3C;
defparam \alu|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N1
dffeas \banco|registradores~252 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~252 .is_wysiwyg = "true";
defparam \banco|registradores~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y18_N31
dffeas \banco|registradores~220 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~220 .is_wysiwyg = "true";
defparam \banco|registradores~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N8
cycloneive_lcell_comb \banco|registradores~236feeder (
// Equation(s):
// \banco|registradores~236feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~236feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y18_N9
dffeas \banco|registradores~236 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~236 .is_wysiwyg = "true";
defparam \banco|registradores~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y18_N29
dffeas \banco|registradores~204 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~204 .is_wysiwyg = "true";
defparam \banco|registradores~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N28
cycloneive_lcell_comb \banco|registradores~392 (
// Equation(s):
// \banco|registradores~392_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~236_q ) # ((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & (((\banco|registradores~204_q  & !\ctrl|regs_b [0]))))

	.dataa(\banco|registradores~236_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~204_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~392_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~392 .lut_mask = 16'hCCB8;
defparam \banco|registradores~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N30
cycloneive_lcell_comb \banco|registradores~393 (
// Equation(s):
// \banco|registradores~393_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~392_combout  & (\banco|registradores~252_q )) # (!\banco|registradores~392_combout  & ((\banco|registradores~220_q ))))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~392_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~252_q ),
	.datac(\banco|registradores~220_q ),
	.datad(\banco|registradores~392_combout ),
	.cin(gnd),
	.combout(\banco|registradores~393_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~393 .lut_mask = 16'hDDA0;
defparam \banco|registradores~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N30
cycloneive_lcell_comb \banco|registradores~188feeder (
// Equation(s):
// \banco|registradores~188feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~188feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N31
dffeas \banco|registradores~188 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~188 .is_wysiwyg = "true";
defparam \banco|registradores~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y18_N23
dffeas \banco|registradores~172 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~172 .is_wysiwyg = "true";
defparam \banco|registradores~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N18
cycloneive_lcell_comb \banco|registradores~156feeder (
// Equation(s):
// \banco|registradores~156feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~156feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N19
dffeas \banco|registradores~156 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~156 .is_wysiwyg = "true";
defparam \banco|registradores~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y18_N29
dffeas \banco|registradores~140 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~140 .is_wysiwyg = "true";
defparam \banco|registradores~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N28
cycloneive_lcell_comb \banco|registradores~385 (
// Equation(s):
// \banco|registradores~385_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~156_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~140_q )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~156_q ),
	.datac(\banco|registradores~140_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~385_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~385 .lut_mask = 16'hEE50;
defparam \banco|registradores~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N22
cycloneive_lcell_comb \banco|registradores~386 (
// Equation(s):
// \banco|registradores~386_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~385_combout  & (\banco|registradores~188_q )) # (!\banco|registradores~385_combout  & ((\banco|registradores~172_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~385_combout ))))

	.dataa(\banco|registradores~188_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~172_q ),
	.datad(\banco|registradores~385_combout ),
	.cin(gnd),
	.combout(\banco|registradores~386_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~386 .lut_mask = 16'hBBC0;
defparam \banco|registradores~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N4
cycloneive_lcell_comb \banco|registradores~44feeder (
// Equation(s):
// \banco|registradores~44feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~44feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N5
dffeas \banco|registradores~44 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~44 .is_wysiwyg = "true";
defparam \banco|registradores~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N9
dffeas \banco|registradores~60 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~60 .is_wysiwyg = "true";
defparam \banco|registradores~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N13
dffeas \banco|registradores~28 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~28 .is_wysiwyg = "true";
defparam \banco|registradores~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N25
dffeas \banco|registradores~12 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~12 .is_wysiwyg = "true";
defparam \banco|registradores~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N24
cycloneive_lcell_comb \banco|registradores~389 (
// Equation(s):
// \banco|registradores~389_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~28_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~12_q  & !\ctrl|regs_b [1]))))

	.dataa(\banco|registradores~28_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~12_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~389_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~389 .lut_mask = 16'hCCB8;
defparam \banco|registradores~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N8
cycloneive_lcell_comb \banco|registradores~390 (
// Equation(s):
// \banco|registradores~390_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~389_combout  & ((\banco|registradores~60_q ))) # (!\banco|registradores~389_combout  & (\banco|registradores~44_q )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~389_combout ))))

	.dataa(\banco|registradores~44_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~60_q ),
	.datad(\banco|registradores~389_combout ),
	.cin(gnd),
	.combout(\banco|registradores~390_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~390 .lut_mask = 16'hF388;
defparam \banco|registradores~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N26
cycloneive_lcell_comb \banco|registradores~108feeder (
// Equation(s):
// \banco|registradores~108feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~108feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N27
dffeas \banco|registradores~108 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~108 .is_wysiwyg = "true";
defparam \banco|registradores~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N25
dffeas \banco|registradores~76 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~76 .is_wysiwyg = "true";
defparam \banco|registradores~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N24
cycloneive_lcell_comb \banco|registradores~387 (
// Equation(s):
// \banco|registradores~387_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~108_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~76_q )))))

	.dataa(\banco|registradores~108_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~76_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~387_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~387 .lut_mask = 16'hEE30;
defparam \banco|registradores~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N23
dffeas \banco|registradores~124 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~124 .is_wysiwyg = "true";
defparam \banco|registradores~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N17
dffeas \banco|registradores~92 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~92 .is_wysiwyg = "true";
defparam \banco|registradores~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N22
cycloneive_lcell_comb \banco|registradores~388 (
// Equation(s):
// \banco|registradores~388_combout  = (\banco|registradores~387_combout  & (((\banco|registradores~124_q )) # (!\ctrl|regs_b [0]))) # (!\banco|registradores~387_combout  & (\ctrl|regs_b [0] & ((\banco|registradores~92_q ))))

	.dataa(\banco|registradores~387_combout ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~124_q ),
	.datad(\banco|registradores~92_q ),
	.cin(gnd),
	.combout(\banco|registradores~388_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~388 .lut_mask = 16'hE6A2;
defparam \banco|registradores~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N2
cycloneive_lcell_comb \banco|registradores~391 (
// Equation(s):
// \banco|registradores~391_combout  = (\ctrl|regs_b [3] & (\ctrl|regs_b [2])) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & ((\banco|registradores~388_combout ))) # (!\ctrl|regs_b [2] & (\banco|registradores~390_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~390_combout ),
	.datad(\banco|registradores~388_combout ),
	.cin(gnd),
	.combout(\banco|registradores~391_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~391 .lut_mask = 16'hDC98;
defparam \banco|registradores~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N24
cycloneive_lcell_comb \banco|registradores~394 (
// Equation(s):
// \banco|registradores~394_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~391_combout  & (\banco|registradores~393_combout )) # (!\banco|registradores~391_combout  & ((\banco|registradores~386_combout ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~391_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~393_combout ),
	.datac(\banco|registradores~386_combout ),
	.datad(\banco|registradores~391_combout ),
	.cin(gnd),
	.combout(\banco|registradores~394_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~394 .lut_mask = 16'hDDA0;
defparam \banco|registradores~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N6
cycloneive_lcell_comb \alu|Add0~87 (
// Equation(s):
// \alu|Add0~87_combout  = (\ctrl|controle_b [11] & (\ctrl|controle_b [14] $ (((!\ctrl|controle_b [4] & \banco|registradores~394_combout ))))) # (!\ctrl|controle_b [11] & ((\ctrl|controle_b [4]) # ((!\banco|registradores~394_combout ))))

	.dataa(\ctrl|controle_b [11]),
	.datab(\ctrl|controle_b [4]),
	.datac(\ctrl|controle_b [14]),
	.datad(\banco|registradores~394_combout ),
	.cin(gnd),
	.combout(\alu|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~87 .lut_mask = 16'hC6F5;
defparam \alu|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N16
cycloneive_lcell_comb \alu|Add0~67 (
// Equation(s):
// \alu|Add0~67_combout  = \ctrl|controle_b [12] $ (\banco|registradores~351_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~351_combout ),
	.cin(gnd),
	.combout(\alu|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~67 .lut_mask = 16'h0FF0;
defparam \alu|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N2
cycloneive_lcell_comb \alu|Add0~64 (
// Equation(s):
// \alu|Add0~64_combout  = \ctrl|controle_b [12] $ (\banco|registradores~350_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~350_combout ),
	.cin(gnd),
	.combout(\alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~64 .lut_mask = 16'h0FF0;
defparam \alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N6
cycloneive_lcell_comb \banco|registradores~219feeder (
// Equation(s):
// \banco|registradores~219feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~219feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N7
dffeas \banco|registradores~219 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~219 .is_wysiwyg = "true";
defparam \banco|registradores~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N25
dffeas \banco|registradores~91 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~91 .is_wysiwyg = "true";
defparam \banco|registradores~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N24
cycloneive_lcell_comb \banco|registradores~155feeder (
// Equation(s):
// \banco|registradores~155feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~155feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N25
dffeas \banco|registradores~155 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~155 .is_wysiwyg = "true";
defparam \banco|registradores~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y18_N5
dffeas \banco|registradores~27 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~27 .is_wysiwyg = "true";
defparam \banco|registradores~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N4
cycloneive_lcell_comb \banco|registradores~395 (
// Equation(s):
// \banco|registradores~395_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~155_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~27_q )))))

	.dataa(\banco|registradores~155_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~27_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~395_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~395 .lut_mask = 16'hEE30;
defparam \banco|registradores~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N24
cycloneive_lcell_comb \banco|registradores~396 (
// Equation(s):
// \banco|registradores~396_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~395_combout  & (\banco|registradores~219_q )) # (!\banco|registradores~395_combout  & ((\banco|registradores~91_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~395_combout ))))

	.dataa(\banco|registradores~219_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~91_q ),
	.datad(\banco|registradores~395_combout ),
	.cin(gnd),
	.combout(\banco|registradores~396_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~396 .lut_mask = 16'hBBC0;
defparam \banco|registradores~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N31
dffeas \banco|registradores~251 (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~251 .is_wysiwyg = "true";
defparam \banco|registradores~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N9
dffeas \banco|registradores~123 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~123 .is_wysiwyg = "true";
defparam \banco|registradores~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N26
cycloneive_lcell_comb \banco|registradores~187feeder (
// Equation(s):
// \banco|registradores~187feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~187feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N27
dffeas \banco|registradores~187 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~187 .is_wysiwyg = "true";
defparam \banco|registradores~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N5
dffeas \banco|registradores~59 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~59 .is_wysiwyg = "true";
defparam \banco|registradores~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N4
cycloneive_lcell_comb \banco|registradores~402 (
// Equation(s):
// \banco|registradores~402_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~187_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~59_q )))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~187_q ),
	.datac(\banco|registradores~59_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~402_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~402 .lut_mask = 16'hEE50;
defparam \banco|registradores~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N8
cycloneive_lcell_comb \banco|registradores~403 (
// Equation(s):
// \banco|registradores~403_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~402_combout  & (\banco|registradores~251_q )) # (!\banco|registradores~402_combout  & ((\banco|registradores~123_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~402_combout ))))

	.dataa(\banco|registradores~251_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~123_q ),
	.datad(\banco|registradores~402_combout ),
	.cin(gnd),
	.combout(\banco|registradores~403_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~403 .lut_mask = 16'hBBC0;
defparam \banco|registradores~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y16_N2
cycloneive_lcell_comb \banco|registradores~171feeder (
// Equation(s):
// \banco|registradores~171feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~171feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y16_N3
dffeas \banco|registradores~171 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~171 .is_wysiwyg = "true";
defparam \banco|registradores~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N29
dffeas \banco|registradores~235 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~235 .is_wysiwyg = "true";
defparam \banco|registradores~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N12
cycloneive_lcell_comb \banco|registradores~107feeder (
// Equation(s):
// \banco|registradores~107feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~107feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y14_N13
dffeas \banco|registradores~107 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~107 .is_wysiwyg = "true";
defparam \banco|registradores~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N31
dffeas \banco|registradores~43 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~43 .is_wysiwyg = "true";
defparam \banco|registradores~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N30
cycloneive_lcell_comb \banco|registradores~397 (
// Equation(s):
// \banco|registradores~397_combout  = (\ctrl|regs_b [3] & (((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & (\banco|registradores~107_q )) # (!\ctrl|regs_b [2] & ((\banco|registradores~43_q )))))

	.dataa(\banco|registradores~107_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~43_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~397_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~397 .lut_mask = 16'hEE30;
defparam \banco|registradores~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N28
cycloneive_lcell_comb \banco|registradores~398 (
// Equation(s):
// \banco|registradores~398_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~397_combout  & ((\banco|registradores~235_q ))) # (!\banco|registradores~397_combout  & (\banco|registradores~171_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~397_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~171_q ),
	.datac(\banco|registradores~235_q ),
	.datad(\banco|registradores~397_combout ),
	.cin(gnd),
	.combout(\banco|registradores~398_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~398 .lut_mask = 16'hF588;
defparam \banco|registradores~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N18
cycloneive_lcell_comb \banco|registradores~139feeder (
// Equation(s):
// \banco|registradores~139feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~139feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N19
dffeas \banco|registradores~139 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~139 .is_wysiwyg = "true";
defparam \banco|registradores~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N5
dffeas \banco|registradores~203 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~203 .is_wysiwyg = "true";
defparam \banco|registradores~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N18
cycloneive_lcell_comb \banco|registradores~75feeder (
// Equation(s):
// \banco|registradores~75feeder_combout  = \alu|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~75feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N19
dffeas \banco|registradores~75 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~75 .is_wysiwyg = "true";
defparam \banco|registradores~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N5
dffeas \banco|registradores~11 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~11 .is_wysiwyg = "true";
defparam \banco|registradores~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N4
cycloneive_lcell_comb \banco|registradores~399 (
// Equation(s):
// \banco|registradores~399_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~75_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~11_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~75_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~11_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~399_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~399 .lut_mask = 16'hCCB8;
defparam \banco|registradores~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N4
cycloneive_lcell_comb \banco|registradores~400 (
// Equation(s):
// \banco|registradores~400_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~399_combout  & ((\banco|registradores~203_q ))) # (!\banco|registradores~399_combout  & (\banco|registradores~139_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~399_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~139_q ),
	.datac(\banco|registradores~203_q ),
	.datad(\banco|registradores~399_combout ),
	.cin(gnd),
	.combout(\banco|registradores~400_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~400 .lut_mask = 16'hF588;
defparam \banco|registradores~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N10
cycloneive_lcell_comb \banco|registradores~401 (
// Equation(s):
// \banco|registradores~401_combout  = (\ctrl|regs_b [1] & ((\ctrl|regs_b [0]) # ((\banco|registradores~398_combout )))) # (!\ctrl|regs_b [1] & (!\ctrl|regs_b [0] & ((\banco|registradores~400_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~398_combout ),
	.datad(\banco|registradores~400_combout ),
	.cin(gnd),
	.combout(\banco|registradores~401_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~401 .lut_mask = 16'hB9A8;
defparam \banco|registradores~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N2
cycloneive_lcell_comb \banco|registradores~404 (
// Equation(s):
// \banco|registradores~404_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~401_combout  & ((\banco|registradores~403_combout ))) # (!\banco|registradores~401_combout  & (\banco|registradores~396_combout )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~401_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~396_combout ),
	.datac(\banco|registradores~403_combout ),
	.datad(\banco|registradores~401_combout ),
	.cin(gnd),
	.combout(\banco|registradores~404_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~404 .lut_mask = 16'hF588;
defparam \banco|registradores~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N20
cycloneive_lcell_comb \alu|Add0~86 (
// Equation(s):
// \alu|Add0~86_combout  = (\ctrl|controle_b [14] & (((\ctrl|controle_b [4]) # (!\banco|registradores~404_combout )))) # (!\ctrl|controle_b [14] & (\ctrl|controle_b [11] $ (((\ctrl|controle_b [4]) # (!\banco|registradores~404_combout )))))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [11]),
	.datac(\banco|registradores~404_combout ),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~86 .lut_mask = 16'hBB4B;
defparam \alu|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N0
cycloneive_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_combout  = \banco|registradores~349_combout  $ (\ctrl|controle_b [12])

	.dataa(gnd),
	.datab(\banco|registradores~349_combout ),
	.datac(gnd),
	.datad(\ctrl|controle_b [12]),
	.cin(gnd),
	.combout(\alu|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~61 .lut_mask = 16'h33CC;
defparam \alu|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N14
cycloneive_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_combout  = (\ctrl|controle_b [4] & ((\ctrl|controle_b [14]) # ((!\ctrl|controle_b [11])))) # (!\ctrl|controle_b [4] & (\banco|registradores~414_combout  $ (((\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|controle_b [14]),
	.datac(\banco|registradores~414_combout ),
	.datad(\ctrl|controle_b [11]),
	.cin(gnd),
	.combout(\alu|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~85 .lut_mask = 16'h9CAF;
defparam \alu|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N30
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = \ctrl|controle_b [12] $ (\banco|registradores~348_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~348_combout ),
	.cin(gnd),
	.combout(\alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h0FF0;
defparam \alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N18
cycloneive_lcell_comb \alu|Add0~84 (
// Equation(s):
// \alu|Add0~84_combout  = (\ctrl|controle_b [4] & (((\ctrl|controle_b [14])) # (!\ctrl|controle_b [11]))) # (!\ctrl|controle_b [4] & (\banco|registradores~424_combout  $ (((\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [14]),
	.datad(\banco|registradores~424_combout ),
	.cin(gnd),
	.combout(\alu|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~84 .lut_mask = 16'hA6F3;
defparam \alu|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N10
cycloneive_lcell_comb \alu|Add0~55 (
// Equation(s):
// \alu|Add0~55_combout  = \ctrl|controle_b [12] $ (\banco|registradores~347_combout )

	.dataa(\ctrl|controle_b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~347_combout ),
	.cin(gnd),
	.combout(\alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~55 .lut_mask = 16'h55AA;
defparam \alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N23
dffeas \banco|registradores~248 (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~248 .is_wysiwyg = "true";
defparam \banco|registradores~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N26
cycloneive_lcell_comb \banco|registradores~232feeder (
// Equation(s):
// \banco|registradores~232feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~232feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N27
dffeas \banco|registradores~232 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~232 .is_wysiwyg = "true";
defparam \banco|registradores~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N15
dffeas \banco|registradores~200 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~200 .is_wysiwyg = "true";
defparam \banco|registradores~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N14
cycloneive_lcell_comb \banco|registradores~432 (
// Equation(s):
// \banco|registradores~432_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~232_q ) # ((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & (((\banco|registradores~200_q  & !\ctrl|regs_b [0]))))

	.dataa(\banco|registradores~232_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~200_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~432_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~432 .lut_mask = 16'hCCB8;
defparam \banco|registradores~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N21
dffeas \banco|registradores~216 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~216 .is_wysiwyg = "true";
defparam \banco|registradores~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N20
cycloneive_lcell_comb \banco|registradores~433 (
// Equation(s):
// \banco|registradores~433_combout  = (\banco|registradores~432_combout  & ((\banco|registradores~248_q ) # ((!\ctrl|regs_b [0])))) # (!\banco|registradores~432_combout  & (((\banco|registradores~216_q  & \ctrl|regs_b [0]))))

	.dataa(\banco|registradores~248_q ),
	.datab(\banco|registradores~432_combout ),
	.datac(\banco|registradores~216_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~433_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~433 .lut_mask = 16'hB8CC;
defparam \banco|registradores~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N8
cycloneive_lcell_comb \banco|registradores~184feeder (
// Equation(s):
// \banco|registradores~184feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~184feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N9
dffeas \banco|registradores~184 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~184 .is_wysiwyg = "true";
defparam \banco|registradores~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y15_N13
dffeas \banco|registradores~168 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~168 .is_wysiwyg = "true";
defparam \banco|registradores~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y19_N24
cycloneive_lcell_comb \banco|registradores~152feeder (
// Equation(s):
// \banco|registradores~152feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~152feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y19_N25
dffeas \banco|registradores~152 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~152 .is_wysiwyg = "true";
defparam \banco|registradores~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N27
dffeas \banco|registradores~136 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~136 .is_wysiwyg = "true";
defparam \banco|registradores~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N26
cycloneive_lcell_comb \banco|registradores~425 (
// Equation(s):
// \banco|registradores~425_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~152_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~136_q  & !\ctrl|regs_b [1]))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~152_q ),
	.datac(\banco|registradores~136_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~425_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~425 .lut_mask = 16'hAAD8;
defparam \banco|registradores~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N12
cycloneive_lcell_comb \banco|registradores~426 (
// Equation(s):
// \banco|registradores~426_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~425_combout  & (\banco|registradores~184_q )) # (!\banco|registradores~425_combout  & ((\banco|registradores~168_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~425_combout ))))

	.dataa(\banco|registradores~184_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~168_q ),
	.datad(\banco|registradores~425_combout ),
	.cin(gnd),
	.combout(\banco|registradores~426_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~426 .lut_mask = 16'hBBC0;
defparam \banco|registradores~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N8
cycloneive_lcell_comb \banco|registradores~40feeder (
// Equation(s):
// \banco|registradores~40feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~40feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y14_N9
dffeas \banco|registradores~40 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~40 .is_wysiwyg = "true";
defparam \banco|registradores~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N21
dffeas \banco|registradores~56 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~56 .is_wysiwyg = "true";
defparam \banco|registradores~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y14_N26
cycloneive_lcell_comb \banco|registradores~24feeder (
// Equation(s):
// \banco|registradores~24feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~24feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y14_N27
dffeas \banco|registradores~24 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~24 .is_wysiwyg = "true";
defparam \banco|registradores~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N19
dffeas \banco|registradores~8 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~8 .is_wysiwyg = "true";
defparam \banco|registradores~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N18
cycloneive_lcell_comb \banco|registradores~429 (
// Equation(s):
// \banco|registradores~429_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~24_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~8_q )))))

	.dataa(\banco|registradores~24_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~8_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~429_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~429 .lut_mask = 16'hEE30;
defparam \banco|registradores~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N20
cycloneive_lcell_comb \banco|registradores~430 (
// Equation(s):
// \banco|registradores~430_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~429_combout  & ((\banco|registradores~56_q ))) # (!\banco|registradores~429_combout  & (\banco|registradores~40_q )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~429_combout ))))

	.dataa(\banco|registradores~40_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~56_q ),
	.datad(\banco|registradores~429_combout ),
	.cin(gnd),
	.combout(\banco|registradores~430_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~430 .lut_mask = 16'hF388;
defparam \banco|registradores~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N6
cycloneive_lcell_comb \banco|registradores~88feeder (
// Equation(s):
// \banco|registradores~88feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~88feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N7
dffeas \banco|registradores~88 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~88 .is_wysiwyg = "true";
defparam \banco|registradores~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N1
dffeas \banco|registradores~120 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~120 .is_wysiwyg = "true";
defparam \banco|registradores~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N0
cycloneive_lcell_comb \banco|registradores~104feeder (
// Equation(s):
// \banco|registradores~104feeder_combout  = \alu|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~104feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N1
dffeas \banco|registradores~104 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~104 .is_wysiwyg = "true";
defparam \banco|registradores~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N23
dffeas \banco|registradores~72 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~72 .is_wysiwyg = "true";
defparam \banco|registradores~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N22
cycloneive_lcell_comb \banco|registradores~427 (
// Equation(s):
// \banco|registradores~427_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~104_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~72_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~104_q ),
	.datac(\banco|registradores~72_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~427_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~427 .lut_mask = 16'hEE50;
defparam \banco|registradores~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N0
cycloneive_lcell_comb \banco|registradores~428 (
// Equation(s):
// \banco|registradores~428_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~427_combout  & ((\banco|registradores~120_q ))) # (!\banco|registradores~427_combout  & (\banco|registradores~88_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~427_combout ))))

	.dataa(\banco|registradores~88_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~120_q ),
	.datad(\banco|registradores~427_combout ),
	.cin(gnd),
	.combout(\banco|registradores~428_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~428 .lut_mask = 16'hF388;
defparam \banco|registradores~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N18
cycloneive_lcell_comb \banco|registradores~431 (
// Equation(s):
// \banco|registradores~431_combout  = (\ctrl|regs_b [3] & (\ctrl|regs_b [2])) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & ((\banco|registradores~428_combout ))) # (!\ctrl|regs_b [2] & (\banco|registradores~430_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~430_combout ),
	.datad(\banco|registradores~428_combout ),
	.cin(gnd),
	.combout(\banco|registradores~431_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~431 .lut_mask = 16'hDC98;
defparam \banco|registradores~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N28
cycloneive_lcell_comb \banco|registradores~434 (
// Equation(s):
// \banco|registradores~434_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~431_combout  & (\banco|registradores~433_combout )) # (!\banco|registradores~431_combout  & ((\banco|registradores~426_combout ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~431_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~433_combout ),
	.datac(\banco|registradores~426_combout ),
	.datad(\banco|registradores~431_combout ),
	.cin(gnd),
	.combout(\banco|registradores~434_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~434 .lut_mask = 16'hDDA0;
defparam \banco|registradores~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N16
cycloneive_lcell_comb \alu|Add0~83 (
// Equation(s):
// \alu|Add0~83_combout  = (\ctrl|controle_b [4] & ((\ctrl|controle_b [14]) # ((!\ctrl|controle_b [11])))) # (!\ctrl|controle_b [4] & (\banco|registradores~434_combout  $ (((\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|controle_b [14]),
	.datac(\ctrl|controle_b [11]),
	.datad(\banco|registradores~434_combout ),
	.cin(gnd),
	.combout(\alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~83 .lut_mask = 16'h9ACF;
defparam \alu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N4
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = \ctrl|controle_b [12] $ (\banco|registradores~346_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~346_combout ),
	.cin(gnd),
	.combout(\alu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h0FF0;
defparam \alu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N30
cycloneive_lcell_comb \alu|Add0~82 (
// Equation(s):
// \alu|Add0~82_combout  = (\ctrl|controle_b [14] & ((\ctrl|controle_b [4]) # ((!\banco|registradores~335_combout )))) # (!\ctrl|controle_b [14] & (\ctrl|controle_b [11] $ (((\ctrl|controle_b [4]) # (!\banco|registradores~335_combout )))))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [4]),
	.datac(\ctrl|controle_b [11]),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\alu|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~82 .lut_mask = 16'h9CAF;
defparam \alu|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N28
cycloneive_lcell_comb \banco|registradores~230feeder (
// Equation(s):
// \banco|registradores~230feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~230feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N29
dffeas \banco|registradores~230 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~230 .is_wysiwyg = "true";
defparam \banco|registradores~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N31
dffeas \banco|registradores~246 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~246 .is_wysiwyg = "true";
defparam \banco|registradores~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N0
cycloneive_lcell_comb \banco|registradores~214feeder (
// Equation(s):
// \banco|registradores~214feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~11_combout ),
	.cin(gnd),
	.combout(\banco|registradores~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~214feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N1
dffeas \banco|registradores~214 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~214 .is_wysiwyg = "true";
defparam \banco|registradores~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N31
dffeas \banco|registradores~198 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~198 .is_wysiwyg = "true";
defparam \banco|registradores~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N30
cycloneive_lcell_comb \banco|registradores~323 (
// Equation(s):
// \banco|registradores~323_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~214_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~198_q )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~214_q ),
	.datac(\banco|registradores~198_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~323_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~323 .lut_mask = 16'hEE50;
defparam \banco|registradores~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N30
cycloneive_lcell_comb \banco|registradores~324 (
// Equation(s):
// \banco|registradores~324_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~323_combout  & ((\banco|registradores~246_q ))) # (!\banco|registradores~323_combout  & (\banco|registradores~230_q )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~323_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~230_q ),
	.datac(\banco|registradores~246_q ),
	.datad(\banco|registradores~323_combout ),
	.cin(gnd),
	.combout(\banco|registradores~324_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~324 .lut_mask = 16'hF588;
defparam \banco|registradores~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N17
dffeas \banco|registradores~118 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~118 .is_wysiwyg = "true";
defparam \banco|registradores~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N5
dffeas \banco|registradores~102 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~102 .is_wysiwyg = "true";
defparam \banco|registradores~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N5
dffeas \banco|registradores~86 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~86 .is_wysiwyg = "true";
defparam \banco|registradores~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N19
dffeas \banco|registradores~70 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~70 .is_wysiwyg = "true";
defparam \banco|registradores~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N18
cycloneive_lcell_comb \banco|registradores~316 (
// Equation(s):
// \banco|registradores~316_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~86_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~70_q )))))

	.dataa(\banco|registradores~86_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~70_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~316_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~316 .lut_mask = 16'hEE30;
defparam \banco|registradores~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N4
cycloneive_lcell_comb \banco|registradores~317 (
// Equation(s):
// \banco|registradores~317_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~316_combout  & (\banco|registradores~118_q )) # (!\banco|registradores~316_combout  & ((\banco|registradores~102_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~316_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~118_q ),
	.datac(\banco|registradores~102_q ),
	.datad(\banco|registradores~316_combout ),
	.cin(gnd),
	.combout(\banco|registradores~317_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~317 .lut_mask = 16'hDDA0;
defparam \banco|registradores~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N24
cycloneive_lcell_comb \banco|registradores~22feeder (
// Equation(s):
// \banco|registradores~22feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~22feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N25
dffeas \banco|registradores~22 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~22 .is_wysiwyg = "true";
defparam \banco|registradores~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N15
dffeas \banco|registradores~54 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~54 .is_wysiwyg = "true";
defparam \banco|registradores~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N14
cycloneive_lcell_comb \banco|registradores~38feeder (
// Equation(s):
// \banco|registradores~38feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~38feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N15
dffeas \banco|registradores~38 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~38 .is_wysiwyg = "true";
defparam \banco|registradores~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N25
dffeas \banco|registradores~6 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~6 .is_wysiwyg = "true";
defparam \banco|registradores~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N24
cycloneive_lcell_comb \banco|registradores~320 (
// Equation(s):
// \banco|registradores~320_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~38_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~6_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~38_q ),
	.datac(\banco|registradores~6_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~320_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~320 .lut_mask = 16'hEE50;
defparam \banco|registradores~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N14
cycloneive_lcell_comb \banco|registradores~321 (
// Equation(s):
// \banco|registradores~321_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~320_combout  & ((\banco|registradores~54_q ))) # (!\banco|registradores~320_combout  & (\banco|registradores~22_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~320_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~22_q ),
	.datac(\banco|registradores~54_q ),
	.datad(\banco|registradores~320_combout ),
	.cin(gnd),
	.combout(\banco|registradores~321_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~321 .lut_mask = 16'hF588;
defparam \banco|registradores~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N12
cycloneive_lcell_comb \banco|registradores~150feeder (
// Equation(s):
// \banco|registradores~150feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~11_combout ),
	.cin(gnd),
	.combout(\banco|registradores~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~150feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y19_N13
dffeas \banco|registradores~150 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~150 .is_wysiwyg = "true";
defparam \banco|registradores~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N21
dffeas \banco|registradores~182 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~182 .is_wysiwyg = "true";
defparam \banco|registradores~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N24
cycloneive_lcell_comb \banco|registradores~166feeder (
// Equation(s):
// \banco|registradores~166feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~11_combout ),
	.cin(gnd),
	.combout(\banco|registradores~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~166feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N25
dffeas \banco|registradores~166 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~166 .is_wysiwyg = "true";
defparam \banco|registradores~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N3
dffeas \banco|registradores~134 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~134 .is_wysiwyg = "true";
defparam \banco|registradores~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N2
cycloneive_lcell_comb \banco|registradores~318 (
// Equation(s):
// \banco|registradores~318_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~166_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~134_q )))))

	.dataa(\banco|registradores~166_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~134_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~318_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~318 .lut_mask = 16'hEE30;
defparam \banco|registradores~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N20
cycloneive_lcell_comb \banco|registradores~319 (
// Equation(s):
// \banco|registradores~319_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~318_combout  & ((\banco|registradores~182_q ))) # (!\banco|registradores~318_combout  & (\banco|registradores~150_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~318_combout ))))

	.dataa(\banco|registradores~150_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~182_q ),
	.datad(\banco|registradores~318_combout ),
	.cin(gnd),
	.combout(\banco|registradores~319_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~319 .lut_mask = 16'hF388;
defparam \banco|registradores~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N28
cycloneive_lcell_comb \banco|registradores~322 (
// Equation(s):
// \banco|registradores~322_combout  = (\ctrl|regs_b [3] & ((\ctrl|regs_b [2]) # ((\banco|registradores~319_combout )))) # (!\ctrl|regs_b [3] & (!\ctrl|regs_b [2] & (\banco|registradores~321_combout )))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~321_combout ),
	.datad(\banco|registradores~319_combout ),
	.cin(gnd),
	.combout(\banco|registradores~322_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~322 .lut_mask = 16'hBA98;
defparam \banco|registradores~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N6
cycloneive_lcell_comb \banco|registradores~325 (
// Equation(s):
// \banco|registradores~325_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~322_combout  & (\banco|registradores~324_combout )) # (!\banco|registradores~322_combout  & ((\banco|registradores~317_combout ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~322_combout ))))

	.dataa(\banco|registradores~324_combout ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~317_combout ),
	.datad(\banco|registradores~322_combout ),
	.cin(gnd),
	.combout(\banco|registradores~325_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~325 .lut_mask = 16'hBBC0;
defparam \banco|registradores~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N16
cycloneive_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_combout  = (\ctrl|controle_b [14] & ((\ctrl|controle_b [4]) # ((!\banco|registradores~325_combout )))) # (!\ctrl|controle_b [14] & (\ctrl|controle_b [11] $ (((\ctrl|controle_b [4]) # (!\banco|registradores~325_combout )))))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [4]),
	.datac(\ctrl|controle_b [11]),
	.datad(\banco|registradores~325_combout ),
	.cin(gnd),
	.combout(\alu|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~81 .lut_mask = 16'h9CAF;
defparam \alu|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N8
cycloneive_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_combout  = \ctrl|controle_b [12] $ (\banco|registradores~345_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(\banco|registradores~345_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~49 .lut_mask = 16'h3C3C;
defparam \alu|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N30
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = \ctrl|controle_b [12] $ (\banco|registradores~344_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h0FF0;
defparam \alu|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N28
cycloneive_lcell_comb \banco|registradores~181feeder (
// Equation(s):
// \banco|registradores~181feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~181feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N29
dffeas \banco|registradores~181 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~181 .is_wysiwyg = "true";
defparam \banco|registradores~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N8
cycloneive_lcell_comb \banco|registradores~245feeder (
// Equation(s):
// \banco|registradores~245feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~245feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N9
dffeas \banco|registradores~245 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~245 .is_wysiwyg = "true";
defparam \banco|registradores~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N12
cycloneive_lcell_comb \banco|registradores~117feeder (
// Equation(s):
// \banco|registradores~117feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~117feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N13
dffeas \banco|registradores~117 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~117 .is_wysiwyg = "true";
defparam \banco|registradores~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N3
dffeas \banco|registradores~53 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~53 .is_wysiwyg = "true";
defparam \banco|registradores~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N2
cycloneive_lcell_comb \banco|registradores~313 (
// Equation(s):
// \banco|registradores~313_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~117_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~53_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~117_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~53_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~313_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~313 .lut_mask = 16'hCCB8;
defparam \banco|registradores~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N6
cycloneive_lcell_comb \banco|registradores~314 (
// Equation(s):
// \banco|registradores~314_combout  = (\banco|registradores~313_combout  & (((\banco|registradores~245_q ) # (!\ctrl|regs_b [3])))) # (!\banco|registradores~313_combout  & (\banco|registradores~181_q  & ((\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~181_q ),
	.datab(\banco|registradores~245_q ),
	.datac(\banco|registradores~313_combout ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~314_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~314 .lut_mask = 16'hCAF0;
defparam \banco|registradores~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N14
cycloneive_lcell_comb \banco|registradores~229feeder (
// Equation(s):
// \banco|registradores~229feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~229feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N15
dffeas \banco|registradores~229 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~229 .is_wysiwyg = "true";
defparam \banco|registradores~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N25
dffeas \banco|registradores~101 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~101 .is_wysiwyg = "true";
defparam \banco|registradores~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N2
cycloneive_lcell_comb \banco|registradores~165feeder (
// Equation(s):
// \banco|registradores~165feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~165feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N3
dffeas \banco|registradores~165 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~165 .is_wysiwyg = "true";
defparam \banco|registradores~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N3
dffeas \banco|registradores~37 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~37 .is_wysiwyg = "true";
defparam \banco|registradores~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N2
cycloneive_lcell_comb \banco|registradores~306 (
// Equation(s):
// \banco|registradores~306_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~165_q ) # ((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & (((\banco|registradores~37_q  & !\ctrl|regs_b [2]))))

	.dataa(\banco|registradores~165_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~37_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~306_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~306 .lut_mask = 16'hCCB8;
defparam \banco|registradores~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N24
cycloneive_lcell_comb \banco|registradores~307 (
// Equation(s):
// \banco|registradores~307_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~306_combout  & (\banco|registradores~229_q )) # (!\banco|registradores~306_combout  & ((\banco|registradores~101_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~306_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~229_q ),
	.datac(\banco|registradores~101_q ),
	.datad(\banco|registradores~306_combout ),
	.cin(gnd),
	.combout(\banco|registradores~307_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~307 .lut_mask = 16'hDDA0;
defparam \banco|registradores~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N4
cycloneive_lcell_comb \banco|registradores~149feeder (
// Equation(s):
// \banco|registradores~149feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~149feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y14_N5
dffeas \banco|registradores~149 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~149 .is_wysiwyg = "true";
defparam \banco|registradores~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y14_N23
dffeas \banco|registradores~213 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~213 .is_wysiwyg = "true";
defparam \banco|registradores~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N20
cycloneive_lcell_comb \banco|registradores~85feeder (
// Equation(s):
// \banco|registradores~85feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~85feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y14_N21
dffeas \banco|registradores~85 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~85 .is_wysiwyg = "true";
defparam \banco|registradores~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y14_N27
dffeas \banco|registradores~21 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~21 .is_wysiwyg = "true";
defparam \banco|registradores~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N26
cycloneive_lcell_comb \banco|registradores~308 (
// Equation(s):
// \banco|registradores~308_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~85_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~21_q  & !\ctrl|regs_b [3]))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~85_q ),
	.datac(\banco|registradores~21_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~308_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~308 .lut_mask = 16'hAAD8;
defparam \banco|registradores~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N22
cycloneive_lcell_comb \banco|registradores~309 (
// Equation(s):
// \banco|registradores~309_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~308_combout  & ((\banco|registradores~213_q ))) # (!\banco|registradores~308_combout  & (\banco|registradores~149_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~308_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~149_q ),
	.datac(\banco|registradores~213_q ),
	.datad(\banco|registradores~308_combout ),
	.cin(gnd),
	.combout(\banco|registradores~309_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~309 .lut_mask = 16'hF588;
defparam \banco|registradores~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N22
cycloneive_lcell_comb \banco|registradores~69feeder (
// Equation(s):
// \banco|registradores~69feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~69feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N23
dffeas \banco|registradores~69 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~69 .is_wysiwyg = "true";
defparam \banco|registradores~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N5
dffeas \banco|registradores~197 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~197 .is_wysiwyg = "true";
defparam \banco|registradores~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N12
cycloneive_lcell_comb \banco|registradores~133feeder (
// Equation(s):
// \banco|registradores~133feeder_combout  = \alu|Mux10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~133feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N13
dffeas \banco|registradores~133 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~133 .is_wysiwyg = "true";
defparam \banco|registradores~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N7
dffeas \banco|registradores~5 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~5 .is_wysiwyg = "true";
defparam \banco|registradores~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N6
cycloneive_lcell_comb \banco|registradores~310 (
// Equation(s):
// \banco|registradores~310_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~133_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~5_q )))))

	.dataa(\banco|registradores~133_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~5_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~310_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~310 .lut_mask = 16'hEE30;
defparam \banco|registradores~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N4
cycloneive_lcell_comb \banco|registradores~311 (
// Equation(s):
// \banco|registradores~311_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~310_combout  & ((\banco|registradores~197_q ))) # (!\banco|registradores~310_combout  & (\banco|registradores~69_q )))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~310_combout ))))

	.dataa(\banco|registradores~69_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~197_q ),
	.datad(\banco|registradores~310_combout ),
	.cin(gnd),
	.combout(\banco|registradores~311_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~311 .lut_mask = 16'hF388;
defparam \banco|registradores~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N0
cycloneive_lcell_comb \banco|registradores~312 (
// Equation(s):
// \banco|registradores~312_combout  = (\ctrl|regs_b [1] & (\ctrl|regs_b [0])) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~309_combout )) # (!\ctrl|regs_b [0] & ((\banco|registradores~311_combout )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~309_combout ),
	.datad(\banco|registradores~311_combout ),
	.cin(gnd),
	.combout(\banco|registradores~312_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~312 .lut_mask = 16'hD9C8;
defparam \banco|registradores~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N12
cycloneive_lcell_comb \banco|registradores~315 (
// Equation(s):
// \banco|registradores~315_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~312_combout  & (\banco|registradores~314_combout )) # (!\banco|registradores~312_combout  & ((\banco|registradores~307_combout ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~312_combout ))))

	.dataa(\banco|registradores~314_combout ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~307_combout ),
	.datad(\banco|registradores~312_combout ),
	.cin(gnd),
	.combout(\banco|registradores~315_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~315 .lut_mask = 16'hBBC0;
defparam \banco|registradores~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N2
cycloneive_lcell_comb \alu|Add0~80 (
// Equation(s):
// \alu|Add0~80_combout  = (\ctrl|controle_b [4] & ((\ctrl|controle_b [14]) # ((!\ctrl|controle_b [11])))) # (!\ctrl|controle_b [4] & (\banco|registradores~315_combout  $ (((\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|controle_b [14]),
	.datac(\banco|registradores~315_combout ),
	.datad(\ctrl|controle_b [11]),
	.cin(gnd),
	.combout(\alu|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~80 .lut_mask = 16'h9CAF;
defparam \alu|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N24
cycloneive_lcell_comb \alu|Add0~43 (
// Equation(s):
// \alu|Add0~43_combout  = \ctrl|controle_b [12] $ (\banco|registradores~343_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(gnd),
	.datad(\banco|registradores~343_combout ),
	.cin(gnd),
	.combout(\alu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~43 .lut_mask = 16'h33CC;
defparam \alu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N24
cycloneive_lcell_comb \banco|registradores~244feeder (
// Equation(s):
// \banco|registradores~244feeder_combout  = \alu|Mux11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~244feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N25
dffeas \banco|registradores~244 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~244 .is_wysiwyg = "true";
defparam \banco|registradores~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N9
dffeas \banco|registradores~212 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~212 .is_wysiwyg = "true";
defparam \banco|registradores~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N0
cycloneive_lcell_comb \banco|registradores~228feeder (
// Equation(s):
// \banco|registradores~228feeder_combout  = \alu|Mux11~6_combout 

	.dataa(\alu|Mux11~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~228feeder .lut_mask = 16'hAAAA;
defparam \banco|registradores~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N1
dffeas \banco|registradores~228 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~228 .is_wysiwyg = "true";
defparam \banco|registradores~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N11
dffeas \banco|registradores~196 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~196 .is_wysiwyg = "true";
defparam \banco|registradores~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N10
cycloneive_lcell_comb \banco|registradores~303 (
// Equation(s):
// \banco|registradores~303_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~228_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~196_q )))))

	.dataa(\banco|registradores~228_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~196_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~303_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~303 .lut_mask = 16'hEE30;
defparam \banco|registradores~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N8
cycloneive_lcell_comb \banco|registradores~304 (
// Equation(s):
// \banco|registradores~304_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~303_combout  & (\banco|registradores~244_q )) # (!\banco|registradores~303_combout  & ((\banco|registradores~212_q ))))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~303_combout ))))

	.dataa(\banco|registradores~244_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~212_q ),
	.datad(\banco|registradores~303_combout ),
	.cin(gnd),
	.combout(\banco|registradores~304_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~304 .lut_mask = 16'hBBC0;
defparam \banco|registradores~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N10
cycloneive_lcell_comb \banco|registradores~180feeder (
// Equation(s):
// \banco|registradores~180feeder_combout  = \alu|Mux11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~180feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N11
dffeas \banco|registradores~180 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~180 .is_wysiwyg = "true";
defparam \banco|registradores~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N5
dffeas \banco|registradores~164 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~164 .is_wysiwyg = "true";
defparam \banco|registradores~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N28
cycloneive_lcell_comb \banco|registradores~148feeder (
// Equation(s):
// \banco|registradores~148feeder_combout  = \alu|Mux11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~148feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y19_N29
dffeas \banco|registradores~148 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~148 .is_wysiwyg = "true";
defparam \banco|registradores~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N29
dffeas \banco|registradores~132 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~132 .is_wysiwyg = "true";
defparam \banco|registradores~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N28
cycloneive_lcell_comb \banco|registradores~296 (
// Equation(s):
// \banco|registradores~296_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~148_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~132_q  & !\ctrl|regs_b [1]))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~148_q ),
	.datac(\banco|registradores~132_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~296_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~296 .lut_mask = 16'hAAD8;
defparam \banco|registradores~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N4
cycloneive_lcell_comb \banco|registradores~297 (
// Equation(s):
// \banco|registradores~297_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~296_combout  & (\banco|registradores~180_q )) # (!\banco|registradores~296_combout  & ((\banco|registradores~164_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~296_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~180_q ),
	.datac(\banco|registradores~164_q ),
	.datad(\banco|registradores~296_combout ),
	.cin(gnd),
	.combout(\banco|registradores~297_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~297 .lut_mask = 16'hDDA0;
defparam \banco|registradores~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N14
cycloneive_lcell_comb \banco|registradores~84feeder (
// Equation(s):
// \banco|registradores~84feeder_combout  = \alu|Mux11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~84feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y19_N15
dffeas \banco|registradores~84 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~84 .is_wysiwyg = "true";
defparam \banco|registradores~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N7
dffeas \banco|registradores~116 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~116 .is_wysiwyg = "true";
defparam \banco|registradores~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N25
dffeas \banco|registradores~100 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~100 .is_wysiwyg = "true";
defparam \banco|registradores~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N29
dffeas \banco|registradores~68 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~68 .is_wysiwyg = "true";
defparam \banco|registradores~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N28
cycloneive_lcell_comb \banco|registradores~298 (
// Equation(s):
// \banco|registradores~298_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~100_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~68_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~100_q ),
	.datac(\banco|registradores~68_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~298_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~298 .lut_mask = 16'hEE50;
defparam \banco|registradores~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N6
cycloneive_lcell_comb \banco|registradores~299 (
// Equation(s):
// \banco|registradores~299_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~298_combout  & ((\banco|registradores~116_q ))) # (!\banco|registradores~298_combout  & (\banco|registradores~84_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~298_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~84_q ),
	.datac(\banco|registradores~116_q ),
	.datad(\banco|registradores~298_combout ),
	.cin(gnd),
	.combout(\banco|registradores~299_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~299 .lut_mask = 16'hF588;
defparam \banco|registradores~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N8
cycloneive_lcell_comb \banco|registradores~36feeder (
// Equation(s):
// \banco|registradores~36feeder_combout  = \alu|Mux11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\banco|registradores~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~36feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N9
dffeas \banco|registradores~36 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~36 .is_wysiwyg = "true";
defparam \banco|registradores~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N7
dffeas \banco|registradores~52 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~52 .is_wysiwyg = "true";
defparam \banco|registradores~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N1
dffeas \banco|registradores~20 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~20 .is_wysiwyg = "true";
defparam \banco|registradores~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N13
dffeas \banco|registradores~4 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~4 .is_wysiwyg = "true";
defparam \banco|registradores~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N12
cycloneive_lcell_comb \banco|registradores~300 (
// Equation(s):
// \banco|registradores~300_combout  = (\ctrl|regs_b [1] & (((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & ((\ctrl|regs_b [0] & (\banco|registradores~20_q )) # (!\ctrl|regs_b [0] & ((\banco|registradores~4_q )))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~20_q ),
	.datac(\banco|registradores~4_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~300_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~300 .lut_mask = 16'hEE50;
defparam \banco|registradores~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N6
cycloneive_lcell_comb \banco|registradores~301 (
// Equation(s):
// \banco|registradores~301_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~300_combout  & ((\banco|registradores~52_q ))) # (!\banco|registradores~300_combout  & (\banco|registradores~36_q )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~300_combout ))))

	.dataa(\banco|registradores~36_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~52_q ),
	.datad(\banco|registradores~300_combout ),
	.cin(gnd),
	.combout(\banco|registradores~301_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~301 .lut_mask = 16'hF388;
defparam \banco|registradores~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N6
cycloneive_lcell_comb \banco|registradores~302 (
// Equation(s):
// \banco|registradores~302_combout  = (\ctrl|regs_b [2] & ((\ctrl|regs_b [3]) # ((\banco|registradores~299_combout )))) # (!\ctrl|regs_b [2] & (!\ctrl|regs_b [3] & ((\banco|registradores~301_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~299_combout ),
	.datad(\banco|registradores~301_combout ),
	.cin(gnd),
	.combout(\banco|registradores~302_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~302 .lut_mask = 16'hB9A8;
defparam \banco|registradores~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N24
cycloneive_lcell_comb \banco|registradores~305 (
// Equation(s):
// \banco|registradores~305_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~302_combout  & (\banco|registradores~304_combout )) # (!\banco|registradores~302_combout  & ((\banco|registradores~297_combout ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~302_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~304_combout ),
	.datac(\banco|registradores~297_combout ),
	.datad(\banco|registradores~302_combout ),
	.cin(gnd),
	.combout(\banco|registradores~305_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~305 .lut_mask = 16'hDDA0;
defparam \banco|registradores~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N28
cycloneive_lcell_comb \alu|Add0~79 (
// Equation(s):
// \alu|Add0~79_combout  = (\ctrl|controle_b [4] & (((\ctrl|controle_b [14])) # (!\ctrl|controle_b [11]))) # (!\ctrl|controle_b [4] & (\banco|registradores~305_combout  $ (((\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [14]),
	.datad(\banco|registradores~305_combout ),
	.cin(gnd),
	.combout(\alu|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~79 .lut_mask = 16'hA6F3;
defparam \alu|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N22
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = (\ctrl|controle_b [14]) # (!\ctrl|controle_b [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [14]),
	.datad(\ctrl|controle_b [11]),
	.cin(gnd),
	.combout(\alu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'hF0FF;
defparam \alu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N24
cycloneive_lcell_comb \banco|registradores~243feeder (
// Equation(s):
// \banco|registradores~243feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~243feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N25
dffeas \banco|registradores~243 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~243 .is_wysiwyg = "true";
defparam \banco|registradores~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N21
dffeas \banco|registradores~115 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~115 .is_wysiwyg = "true";
defparam \banco|registradores~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N30
cycloneive_lcell_comb \banco|registradores~179feeder (
// Equation(s):
// \banco|registradores~179feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~179feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y17_N31
dffeas \banco|registradores~179 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~179 .is_wysiwyg = "true";
defparam \banco|registradores~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N19
dffeas \banco|registradores~51 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~51 .is_wysiwyg = "true";
defparam \banco|registradores~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N18
cycloneive_lcell_comb \banco|registradores~293 (
// Equation(s):
// \banco|registradores~293_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~179_q ) # ((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & (((\banco|registradores~51_q  & !\ctrl|regs_b [2]))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~179_q ),
	.datac(\banco|registradores~51_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~293_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~293 .lut_mask = 16'hAAD8;
defparam \banco|registradores~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N20
cycloneive_lcell_comb \banco|registradores~294 (
// Equation(s):
// \banco|registradores~294_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~293_combout  & (\banco|registradores~243_q )) # (!\banco|registradores~293_combout  & ((\banco|registradores~115_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~293_combout ))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~243_q ),
	.datac(\banco|registradores~115_q ),
	.datad(\banco|registradores~293_combout ),
	.cin(gnd),
	.combout(\banco|registradores~294_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~294 .lut_mask = 16'hDDA0;
defparam \banco|registradores~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N14
cycloneive_lcell_comb \banco|registradores~211feeder (
// Equation(s):
// \banco|registradores~211feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~211feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y14_N15
dffeas \banco|registradores~211 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~211 .is_wysiwyg = "true";
defparam \banco|registradores~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y14_N25
dffeas \banco|registradores~83 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~83 .is_wysiwyg = "true";
defparam \banco|registradores~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y14_N7
dffeas \banco|registradores~19 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~19 .is_wysiwyg = "true";
defparam \banco|registradores~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N8
cycloneive_lcell_comb \banco|registradores~147feeder (
// Equation(s):
// \banco|registradores~147feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~147feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y14_N9
dffeas \banco|registradores~147 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~147 .is_wysiwyg = "true";
defparam \banco|registradores~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N6
cycloneive_lcell_comb \banco|registradores~286 (
// Equation(s):
// \banco|registradores~286_combout  = (\ctrl|regs_b [3] & ((\ctrl|regs_b [2]) # ((\banco|registradores~147_q )))) # (!\ctrl|regs_b [3] & (!\ctrl|regs_b [2] & (\banco|registradores~19_q )))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~19_q ),
	.datad(\banco|registradores~147_q ),
	.cin(gnd),
	.combout(\banco|registradores~286_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~286 .lut_mask = 16'hBA98;
defparam \banco|registradores~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N24
cycloneive_lcell_comb \banco|registradores~287 (
// Equation(s):
// \banco|registradores~287_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~286_combout  & (\banco|registradores~211_q )) # (!\banco|registradores~286_combout  & ((\banco|registradores~83_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~286_combout ))))

	.dataa(\banco|registradores~211_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~83_q ),
	.datad(\banco|registradores~286_combout ),
	.cin(gnd),
	.combout(\banco|registradores~287_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~287 .lut_mask = 16'hBBC0;
defparam \banco|registradores~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N11
dffeas \banco|registradores~163 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~163 .is_wysiwyg = "true";
defparam \banco|registradores~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N19
dffeas \banco|registradores~227 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~227 .is_wysiwyg = "true";
defparam \banco|registradores~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N8
cycloneive_lcell_comb \banco|registradores~99feeder (
// Equation(s):
// \banco|registradores~99feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~99feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N9
dffeas \banco|registradores~99 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~99 .is_wysiwyg = "true";
defparam \banco|registradores~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N27
dffeas \banco|registradores~35 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~35 .is_wysiwyg = "true";
defparam \banco|registradores~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N26
cycloneive_lcell_comb \banco|registradores~288 (
// Equation(s):
// \banco|registradores~288_combout  = (\ctrl|regs_b [3] & (((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & ((\ctrl|regs_b [2] & (\banco|registradores~99_q )) # (!\ctrl|regs_b [2] & ((\banco|registradores~35_q )))))

	.dataa(\banco|registradores~99_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~35_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~288_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~288 .lut_mask = 16'hEE30;
defparam \banco|registradores~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N18
cycloneive_lcell_comb \banco|registradores~289 (
// Equation(s):
// \banco|registradores~289_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~288_combout  & ((\banco|registradores~227_q ))) # (!\banco|registradores~288_combout  & (\banco|registradores~163_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~288_combout ))))

	.dataa(\banco|registradores~163_q ),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~227_q ),
	.datad(\banco|registradores~288_combout ),
	.cin(gnd),
	.combout(\banco|registradores~289_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~289 .lut_mask = 16'hF388;
defparam \banco|registradores~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N20
cycloneive_lcell_comb \banco|registradores~67feeder (
// Equation(s):
// \banco|registradores~67feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~67feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N21
dffeas \banco|registradores~67 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~67 .is_wysiwyg = "true";
defparam \banco|registradores~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N31
dffeas \banco|registradores~3 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~3 .is_wysiwyg = "true";
defparam \banco|registradores~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N30
cycloneive_lcell_comb \banco|registradores~290 (
// Equation(s):
// \banco|registradores~290_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~67_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~3_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~67_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~3_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~290_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~290 .lut_mask = 16'hCCB8;
defparam \banco|registradores~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N3
dffeas \banco|registradores~195 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~195 .is_wysiwyg = "true";
defparam \banco|registradores~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N8
cycloneive_lcell_comb \banco|registradores~131feeder (
// Equation(s):
// \banco|registradores~131feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~131feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N9
dffeas \banco|registradores~131 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~131 .is_wysiwyg = "true";
defparam \banco|registradores~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N2
cycloneive_lcell_comb \banco|registradores~291 (
// Equation(s):
// \banco|registradores~291_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~290_combout  & (\banco|registradores~195_q )) # (!\banco|registradores~290_combout  & ((\banco|registradores~131_q ))))) # (!\ctrl|regs_b [3] & 
// (\banco|registradores~290_combout ))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~290_combout ),
	.datac(\banco|registradores~195_q ),
	.datad(\banco|registradores~131_q ),
	.cin(gnd),
	.combout(\banco|registradores~291_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~291 .lut_mask = 16'hE6C4;
defparam \banco|registradores~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N12
cycloneive_lcell_comb \banco|registradores~292 (
// Equation(s):
// \banco|registradores~292_combout  = (\ctrl|regs_b [0] & (\ctrl|regs_b [1])) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~289_combout )) # (!\ctrl|regs_b [1] & ((\banco|registradores~291_combout )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~289_combout ),
	.datad(\banco|registradores~291_combout ),
	.cin(gnd),
	.combout(\banco|registradores~292_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~292 .lut_mask = 16'hD9C8;
defparam \banco|registradores~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N30
cycloneive_lcell_comb \banco|registradores~295 (
// Equation(s):
// \banco|registradores~295_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~292_combout  & (\banco|registradores~294_combout )) # (!\banco|registradores~292_combout  & ((\banco|registradores~287_combout ))))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~292_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~294_combout ),
	.datac(\banco|registradores~287_combout ),
	.datad(\banco|registradores~292_combout ),
	.cin(gnd),
	.combout(\banco|registradores~295_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~295 .lut_mask = 16'hDDA0;
defparam \banco|registradores~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N18
cycloneive_lcell_comb \alu|Add0~39 (
// Equation(s):
// \alu|Add0~39_combout  = \alu|Add0~24_combout  $ (((\ctrl|controle_b [4] & (\ctrl|regs_b [3])) # (!\ctrl|controle_b [4] & ((\banco|registradores~295_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|regs_b [3]),
	.datac(\alu|Add0~24_combout ),
	.datad(\banco|registradores~295_combout ),
	.cin(gnd),
	.combout(\alu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~39 .lut_mask = 16'h2D78;
defparam \alu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N0
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = \ctrl|controle_b [12] $ (\banco|registradores~342_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(gnd),
	.datad(\banco|registradores~342_combout ),
	.cin(gnd),
	.combout(\alu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h33CC;
defparam \alu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N0
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = \ctrl|controle_b [12] $ (\banco|registradores~341_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [12]),
	.datac(\banco|registradores~341_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h3C3C;
defparam \alu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N0
cycloneive_lcell_comb \banco|registradores~242feeder (
// Equation(s):
// \banco|registradores~242feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~242feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N1
dffeas \banco|registradores~242 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~242 .is_wysiwyg = "true";
defparam \banco|registradores~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N7
dffeas \banco|registradores~226 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~226 .is_wysiwyg = "true";
defparam \banco|registradores~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N27
dffeas \banco|registradores~194 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~194 .is_wysiwyg = "true";
defparam \banco|registradores~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y19_N20
cycloneive_lcell_comb \banco|registradores~210feeder (
// Equation(s):
// \banco|registradores~210feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~210feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y19_N21
dffeas \banco|registradores~210 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~210 .is_wysiwyg = "true";
defparam \banco|registradores~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N26
cycloneive_lcell_comb \banco|registradores~283 (
// Equation(s):
// \banco|registradores~283_combout  = (\ctrl|regs_b [0] & ((\ctrl|regs_b [1]) # ((\banco|registradores~210_q )))) # (!\ctrl|regs_b [0] & (!\ctrl|regs_b [1] & (\banco|registradores~194_q )))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~194_q ),
	.datad(\banco|registradores~210_q ),
	.cin(gnd),
	.combout(\banco|registradores~283_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~283 .lut_mask = 16'hBA98;
defparam \banco|registradores~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N6
cycloneive_lcell_comb \banco|registradores~284 (
// Equation(s):
// \banco|registradores~284_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~283_combout  & (\banco|registradores~242_q )) # (!\banco|registradores~283_combout  & ((\banco|registradores~226_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~283_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~242_q ),
	.datac(\banco|registradores~226_q ),
	.datad(\banco|registradores~283_combout ),
	.cin(gnd),
	.combout(\banco|registradores~284_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~284 .lut_mask = 16'hDDA0;
defparam \banco|registradores~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N12
cycloneive_lcell_comb \banco|registradores~82feeder (
// Equation(s):
// \banco|registradores~82feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~82feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y20_N13
dffeas \banco|registradores~82 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~82 .is_wysiwyg = "true";
defparam \banco|registradores~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y20_N31
dffeas \banco|registradores~66 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~66 .is_wysiwyg = "true";
defparam \banco|registradores~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N30
cycloneive_lcell_comb \banco|registradores~276 (
// Equation(s):
// \banco|registradores~276_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~82_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~66_q  & !\ctrl|regs_b [1]))))

	.dataa(\banco|registradores~82_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~66_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~276_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~276 .lut_mask = 16'hCCB8;
defparam \banco|registradores~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N24
cycloneive_lcell_comb \banco|registradores~114feeder (
// Equation(s):
// \banco|registradores~114feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~114feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N25
dffeas \banco|registradores~114 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~114 .is_wysiwyg = "true";
defparam \banco|registradores~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N1
dffeas \banco|registradores~98 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~98 .is_wysiwyg = "true";
defparam \banco|registradores~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N0
cycloneive_lcell_comb \banco|registradores~277 (
// Equation(s):
// \banco|registradores~277_combout  = (\banco|registradores~276_combout  & ((\banco|registradores~114_q ) # ((!\ctrl|regs_b [1])))) # (!\banco|registradores~276_combout  & (((\banco|registradores~98_q  & \ctrl|regs_b [1]))))

	.dataa(\banco|registradores~276_combout ),
	.datab(\banco|registradores~114_q ),
	.datac(\banco|registradores~98_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~277_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~277 .lut_mask = 16'hD8AA;
defparam \banco|registradores~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N18
cycloneive_lcell_comb \banco|registradores~18feeder (
// Equation(s):
// \banco|registradores~18feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~18feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N19
dffeas \banco|registradores~18 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~18 .is_wysiwyg = "true";
defparam \banco|registradores~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N27
dffeas \banco|registradores~50 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~50 .is_wysiwyg = "true";
defparam \banco|registradores~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N24
cycloneive_lcell_comb \banco|registradores~34feeder (
// Equation(s):
// \banco|registradores~34feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~34feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N25
dffeas \banco|registradores~34 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~34 .is_wysiwyg = "true";
defparam \banco|registradores~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N11
dffeas \banco|registradores~2 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~2 .is_wysiwyg = "true";
defparam \banco|registradores~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N10
cycloneive_lcell_comb \banco|registradores~280 (
// Equation(s):
// \banco|registradores~280_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~34_q ) # ((\ctrl|regs_b [0])))) # (!\ctrl|regs_b [1] & (((\banco|registradores~2_q  & !\ctrl|regs_b [0]))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~34_q ),
	.datac(\banco|registradores~2_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~280_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~280 .lut_mask = 16'hAAD8;
defparam \banco|registradores~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N26
cycloneive_lcell_comb \banco|registradores~281 (
// Equation(s):
// \banco|registradores~281_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~280_combout  & ((\banco|registradores~50_q ))) # (!\banco|registradores~280_combout  & (\banco|registradores~18_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~280_combout ))))

	.dataa(\banco|registradores~18_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~50_q ),
	.datad(\banco|registradores~280_combout ),
	.cin(gnd),
	.combout(\banco|registradores~281_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~281 .lut_mask = 16'hF388;
defparam \banco|registradores~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N6
cycloneive_lcell_comb \banco|registradores~146feeder (
// Equation(s):
// \banco|registradores~146feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~146feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y19_N7
dffeas \banco|registradores~146 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~146 .is_wysiwyg = "true";
defparam \banco|registradores~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N7
dffeas \banco|registradores~178 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~178 .is_wysiwyg = "true";
defparam \banco|registradores~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N20
cycloneive_lcell_comb \banco|registradores~162feeder (
// Equation(s):
// \banco|registradores~162feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\banco|registradores~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~162feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N21
dffeas \banco|registradores~162 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~162 .is_wysiwyg = "true";
defparam \banco|registradores~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N13
dffeas \banco|registradores~130 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~130 .is_wysiwyg = "true";
defparam \banco|registradores~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N12
cycloneive_lcell_comb \banco|registradores~278 (
// Equation(s):
// \banco|registradores~278_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~162_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~130_q )))))

	.dataa(\banco|registradores~162_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~130_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~278_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~278 .lut_mask = 16'hEE30;
defparam \banco|registradores~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N6
cycloneive_lcell_comb \banco|registradores~279 (
// Equation(s):
// \banco|registradores~279_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~278_combout  & ((\banco|registradores~178_q ))) # (!\banco|registradores~278_combout  & (\banco|registradores~146_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~278_combout ))))

	.dataa(\banco|registradores~146_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~178_q ),
	.datad(\banco|registradores~278_combout ),
	.cin(gnd),
	.combout(\banco|registradores~279_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~279 .lut_mask = 16'hF388;
defparam \banco|registradores~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N12
cycloneive_lcell_comb \banco|registradores~282 (
// Equation(s):
// \banco|registradores~282_combout  = (\ctrl|regs_b [3] & ((\ctrl|regs_b [2]) # ((\banco|registradores~279_combout )))) # (!\ctrl|regs_b [3] & (!\ctrl|regs_b [2] & (\banco|registradores~281_combout )))

	.dataa(\ctrl|regs_b [3]),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~281_combout ),
	.datad(\banco|registradores~279_combout ),
	.cin(gnd),
	.combout(\banco|registradores~282_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~282 .lut_mask = 16'hBA98;
defparam \banco|registradores~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N18
cycloneive_lcell_comb \banco|registradores~285 (
// Equation(s):
// \banco|registradores~285_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~282_combout  & (\banco|registradores~284_combout )) # (!\banco|registradores~282_combout  & ((\banco|registradores~277_combout ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~282_combout ))))

	.dataa(\banco|registradores~284_combout ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~277_combout ),
	.datad(\banco|registradores~282_combout ),
	.cin(gnd),
	.combout(\banco|registradores~285_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~285 .lut_mask = 16'hBBC0;
defparam \banco|registradores~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N8
cycloneive_lcell_comb \alu|Add0~35 (
// Equation(s):
// \alu|Add0~35_combout  = \alu|Add0~24_combout  $ (((\ctrl|controle_b [4] & (\ctrl|regs_b [2])) # (!\ctrl|controle_b [4] & ((\banco|registradores~285_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|regs_b [2]),
	.datac(\alu|Add0~24_combout ),
	.datad(\banco|registradores~285_combout ),
	.cin(gnd),
	.combout(\alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~35 .lut_mask = 16'h2D78;
defparam \alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N14
cycloneive_lcell_comb \banco|registradores~241feeder (
// Equation(s):
// \banco|registradores~241feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~7_combout ),
	.cin(gnd),
	.combout(\banco|registradores~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~241feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N15
dffeas \banco|registradores~241 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~241 .is_wysiwyg = "true";
defparam \banco|registradores~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N13
dffeas \banco|registradores~177 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~177 .is_wysiwyg = "true";
defparam \banco|registradores~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N6
cycloneive_lcell_comb \banco|registradores~113feeder (
// Equation(s):
// \banco|registradores~113feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~113feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N7
dffeas \banco|registradores~113 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~113 .is_wysiwyg = "true";
defparam \banco|registradores~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N1
dffeas \banco|registradores~49 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~49 .is_wysiwyg = "true";
defparam \banco|registradores~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N0
cycloneive_lcell_comb \banco|registradores~273 (
// Equation(s):
// \banco|registradores~273_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~113_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~49_q  & !\ctrl|regs_b [3]))))

	.dataa(\banco|registradores~113_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~49_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~273_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~273 .lut_mask = 16'hCCB8;
defparam \banco|registradores~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N12
cycloneive_lcell_comb \banco|registradores~274 (
// Equation(s):
// \banco|registradores~274_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~273_combout  & (\banco|registradores~241_q )) # (!\banco|registradores~273_combout  & ((\banco|registradores~177_q ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~273_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~241_q ),
	.datac(\banco|registradores~177_q ),
	.datad(\banco|registradores~273_combout ),
	.cin(gnd),
	.combout(\banco|registradores~274_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~274 .lut_mask = 16'hDDA0;
defparam \banco|registradores~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N24
cycloneive_lcell_comb \banco|registradores~225feeder (
// Equation(s):
// \banco|registradores~225feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~7_combout ),
	.cin(gnd),
	.combout(\banco|registradores~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~225feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N25
dffeas \banco|registradores~225 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~225 .is_wysiwyg = "true";
defparam \banco|registradores~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N29
dffeas \banco|registradores~97 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~97 .is_wysiwyg = "true";
defparam \banco|registradores~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N8
cycloneive_lcell_comb \banco|registradores~161feeder (
// Equation(s):
// \banco|registradores~161feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~7_combout ),
	.cin(gnd),
	.combout(\banco|registradores~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~161feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N9
dffeas \banco|registradores~161 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~161 .is_wysiwyg = "true";
defparam \banco|registradores~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y14_N11
dffeas \banco|registradores~33 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~33 .is_wysiwyg = "true";
defparam \banco|registradores~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N10
cycloneive_lcell_comb \banco|registradores~266 (
// Equation(s):
// \banco|registradores~266_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~161_q ) # ((\ctrl|regs_b [2])))) # (!\ctrl|regs_b [3] & (((\banco|registradores~33_q  & !\ctrl|regs_b [2]))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~161_q ),
	.datac(\banco|registradores~33_q ),
	.datad(\ctrl|regs_b [2]),
	.cin(gnd),
	.combout(\banco|registradores~266_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~266 .lut_mask = 16'hAAD8;
defparam \banco|registradores~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y14_N28
cycloneive_lcell_comb \banco|registradores~267 (
// Equation(s):
// \banco|registradores~267_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~266_combout  & (\banco|registradores~225_q )) # (!\banco|registradores~266_combout  & ((\banco|registradores~97_q ))))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~266_combout ))))

	.dataa(\banco|registradores~225_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~97_q ),
	.datad(\banco|registradores~266_combout ),
	.cin(gnd),
	.combout(\banco|registradores~267_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~267 .lut_mask = 16'hBBC0;
defparam \banco|registradores~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N24
cycloneive_lcell_comb \banco|registradores~145feeder (
// Equation(s):
// \banco|registradores~145feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~145feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~145feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~145feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y14_N25
dffeas \banco|registradores~145 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~145 .is_wysiwyg = "true";
defparam \banco|registradores~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y14_N11
dffeas \banco|registradores~209 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~209 .is_wysiwyg = "true";
defparam \banco|registradores~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N28
cycloneive_lcell_comb \banco|registradores~81feeder (
// Equation(s):
// \banco|registradores~81feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~7_combout ),
	.cin(gnd),
	.combout(\banco|registradores~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~81feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y14_N29
dffeas \banco|registradores~81 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~81 .is_wysiwyg = "true";
defparam \banco|registradores~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y14_N23
dffeas \banco|registradores~17 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~17 .is_wysiwyg = "true";
defparam \banco|registradores~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N22
cycloneive_lcell_comb \banco|registradores~268 (
// Equation(s):
// \banco|registradores~268_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~81_q ) # ((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & (((\banco|registradores~17_q  & !\ctrl|regs_b [3]))))

	.dataa(\ctrl|regs_b [2]),
	.datab(\banco|registradores~81_q ),
	.datac(\banco|registradores~17_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~268_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~268 .lut_mask = 16'hAAD8;
defparam \banco|registradores~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N10
cycloneive_lcell_comb \banco|registradores~269 (
// Equation(s):
// \banco|registradores~269_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~268_combout  & ((\banco|registradores~209_q ))) # (!\banco|registradores~268_combout  & (\banco|registradores~145_q )))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~268_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~145_q ),
	.datac(\banco|registradores~209_q ),
	.datad(\banco|registradores~268_combout ),
	.cin(gnd),
	.combout(\banco|registradores~269_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~269 .lut_mask = 16'hF588;
defparam \banco|registradores~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N30
cycloneive_lcell_comb \banco|registradores~65feeder (
// Equation(s):
// \banco|registradores~65feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~65feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N31
dffeas \banco|registradores~65 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~65 .is_wysiwyg = "true";
defparam \banco|registradores~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N25
dffeas \banco|registradores~193 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~193 .is_wysiwyg = "true";
defparam \banco|registradores~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N0
cycloneive_lcell_comb \banco|registradores~129feeder (
// Equation(s):
// \banco|registradores~129feeder_combout  = \alu|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~129feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N1
dffeas \banco|registradores~129 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~129 .is_wysiwyg = "true";
defparam \banco|registradores~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N15
dffeas \banco|registradores~1 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~1 .is_wysiwyg = "true";
defparam \banco|registradores~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N14
cycloneive_lcell_comb \banco|registradores~270 (
// Equation(s):
// \banco|registradores~270_combout  = (\ctrl|regs_b [2] & (((\ctrl|regs_b [3])))) # (!\ctrl|regs_b [2] & ((\ctrl|regs_b [3] & (\banco|registradores~129_q )) # (!\ctrl|regs_b [3] & ((\banco|registradores~1_q )))))

	.dataa(\banco|registradores~129_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~1_q ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\banco|registradores~270_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~270 .lut_mask = 16'hEE30;
defparam \banco|registradores~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N24
cycloneive_lcell_comb \banco|registradores~271 (
// Equation(s):
// \banco|registradores~271_combout  = (\ctrl|regs_b [2] & ((\banco|registradores~270_combout  & ((\banco|registradores~193_q ))) # (!\banco|registradores~270_combout  & (\banco|registradores~65_q )))) # (!\ctrl|regs_b [2] & 
// (((\banco|registradores~270_combout ))))

	.dataa(\banco|registradores~65_q ),
	.datab(\ctrl|regs_b [2]),
	.datac(\banco|registradores~193_q ),
	.datad(\banco|registradores~270_combout ),
	.cin(gnd),
	.combout(\banco|registradores~271_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~271 .lut_mask = 16'hF388;
defparam \banco|registradores~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N16
cycloneive_lcell_comb \banco|registradores~272 (
// Equation(s):
// \banco|registradores~272_combout  = (\ctrl|regs_b [0] & ((\ctrl|regs_b [1]) # ((\banco|registradores~269_combout )))) # (!\ctrl|regs_b [0] & (!\ctrl|regs_b [1] & ((\banco|registradores~271_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~269_combout ),
	.datad(\banco|registradores~271_combout ),
	.cin(gnd),
	.combout(\banco|registradores~272_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~272 .lut_mask = 16'hB9A8;
defparam \banco|registradores~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N14
cycloneive_lcell_comb \banco|registradores~275 (
// Equation(s):
// \banco|registradores~275_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~272_combout  & (\banco|registradores~274_combout )) # (!\banco|registradores~272_combout  & ((\banco|registradores~267_combout ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~272_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~274_combout ),
	.datac(\banco|registradores~267_combout ),
	.datad(\banco|registradores~272_combout ),
	.cin(gnd),
	.combout(\banco|registradores~275_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~275 .lut_mask = 16'hDDA0;
defparam \banco|registradores~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N10
cycloneive_lcell_comb \alu|Add0~31 (
// Equation(s):
// \alu|Add0~31_combout  = \alu|Add0~24_combout  $ (((\ctrl|controle_b [4] & (\ctrl|regs_b [1])) # (!\ctrl|controle_b [4] & ((\banco|registradores~275_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|regs_b [1]),
	.datac(\alu|Add0~24_combout ),
	.datad(\banco|registradores~275_combout ),
	.cin(gnd),
	.combout(\alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~31 .lut_mask = 16'h2D78;
defparam \alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N4
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = \ctrl|controle_b [12] $ (\banco|registradores~340_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~340_combout ),
	.cin(gnd),
	.combout(\alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h0FF0;
defparam \alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N10
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = \ctrl|controle_b [12] $ (\banco|registradores~339_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [12]),
	.datad(\banco|registradores~339_combout ),
	.cin(gnd),
	.combout(\alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h0FF0;
defparam \alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N8
cycloneive_lcell_comb \banco|registradores~224feeder (
// Equation(s):
// \banco|registradores~224feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~10_combout ),
	.cin(gnd),
	.combout(\banco|registradores~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~224feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N9
dffeas \banco|registradores~224 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~224 .is_wysiwyg = "true";
defparam \banco|registradores~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N27
dffeas \banco|registradores~192 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~192 .is_wysiwyg = "true";
defparam \banco|registradores~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N26
cycloneive_lcell_comb \banco|registradores~263 (
// Equation(s):
// \banco|registradores~263_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~224_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~192_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~224_q ),
	.datac(\banco|registradores~192_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~263_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~263 .lut_mask = 16'hEE50;
defparam \banco|registradores~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N22
cycloneive_lcell_comb \banco|registradores~240feeder (
// Equation(s):
// \banco|registradores~240feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~10_combout ),
	.cin(gnd),
	.combout(\banco|registradores~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~240feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N23
dffeas \banco|registradores~240 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~240 .is_wysiwyg = "true";
defparam \banco|registradores~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N21
dffeas \banco|registradores~208 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~208 .is_wysiwyg = "true";
defparam \banco|registradores~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N20
cycloneive_lcell_comb \banco|registradores~264 (
// Equation(s):
// \banco|registradores~264_combout  = (\banco|registradores~263_combout  & ((\banco|registradores~240_q ) # ((!\ctrl|regs_b [0])))) # (!\banco|registradores~263_combout  & (((\banco|registradores~208_q  & \ctrl|regs_b [0]))))

	.dataa(\banco|registradores~263_combout ),
	.datab(\banco|registradores~240_q ),
	.datac(\banco|registradores~208_q ),
	.datad(\ctrl|regs_b [0]),
	.cin(gnd),
	.combout(\banco|registradores~264_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~264 .lut_mask = 16'hD8AA;
defparam \banco|registradores~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N14
cycloneive_lcell_comb \banco|registradores~176feeder (
// Equation(s):
// \banco|registradores~176feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~176feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N15
dffeas \banco|registradores~176 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~176 .is_wysiwyg = "true";
defparam \banco|registradores~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N13
dffeas \banco|registradores~160 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~160 .is_wysiwyg = "true";
defparam \banco|registradores~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N4
cycloneive_lcell_comb \banco|registradores~144feeder (
// Equation(s):
// \banco|registradores~144feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~144feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y19_N5
dffeas \banco|registradores~144 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~144 .is_wysiwyg = "true";
defparam \banco|registradores~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N17
dffeas \banco|registradores~128 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~128 .is_wysiwyg = "true";
defparam \banco|registradores~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N16
cycloneive_lcell_comb \banco|registradores~256 (
// Equation(s):
// \banco|registradores~256_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~144_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~128_q  & !\ctrl|regs_b [1]))))

	.dataa(\banco|registradores~144_q ),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~128_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~256_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~256 .lut_mask = 16'hCCB8;
defparam \banco|registradores~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N12
cycloneive_lcell_comb \banco|registradores~257 (
// Equation(s):
// \banco|registradores~257_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~256_combout  & (\banco|registradores~176_q )) # (!\banco|registradores~256_combout  & ((\banco|registradores~160_q ))))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~256_combout ))))

	.dataa(\ctrl|regs_b [1]),
	.datab(\banco|registradores~176_q ),
	.datac(\banco|registradores~160_q ),
	.datad(\banco|registradores~256_combout ),
	.cin(gnd),
	.combout(\banco|registradores~257_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~257 .lut_mask = 16'hDDA0;
defparam \banco|registradores~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N30
cycloneive_lcell_comb \banco|registradores~32feeder (
// Equation(s):
// \banco|registradores~32feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~10_combout ),
	.cin(gnd),
	.combout(\banco|registradores~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~32feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N31
dffeas \banco|registradores~32 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~32 .is_wysiwyg = "true";
defparam \banco|registradores~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N31
dffeas \banco|registradores~48 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~48 .is_wysiwyg = "true";
defparam \banco|registradores~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N1
dffeas \banco|registradores~16 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~16 .is_wysiwyg = "true";
defparam \banco|registradores~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N17
dffeas \banco|registradores~0 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~0 .is_wysiwyg = "true";
defparam \banco|registradores~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N16
cycloneive_lcell_comb \banco|registradores~260 (
// Equation(s):
// \banco|registradores~260_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~16_q ) # ((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & (((\banco|registradores~0_q  & !\ctrl|regs_b [1]))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~16_q ),
	.datac(\banco|registradores~0_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~260_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~260 .lut_mask = 16'hAAD8;
defparam \banco|registradores~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N30
cycloneive_lcell_comb \banco|registradores~261 (
// Equation(s):
// \banco|registradores~261_combout  = (\ctrl|regs_b [1] & ((\banco|registradores~260_combout  & ((\banco|registradores~48_q ))) # (!\banco|registradores~260_combout  & (\banco|registradores~32_q )))) # (!\ctrl|regs_b [1] & 
// (((\banco|registradores~260_combout ))))

	.dataa(\banco|registradores~32_q ),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~48_q ),
	.datad(\banco|registradores~260_combout ),
	.cin(gnd),
	.combout(\banco|registradores~261_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~261 .lut_mask = 16'hF388;
defparam \banco|registradores~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N1
dffeas \banco|registradores~80 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~80 .is_wysiwyg = "true";
defparam \banco|registradores~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N17
dffeas \banco|registradores~112 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~112 .is_wysiwyg = "true";
defparam \banco|registradores~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N24
cycloneive_lcell_comb \banco|registradores~96feeder (
// Equation(s):
// \banco|registradores~96feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~10_combout ),
	.cin(gnd),
	.combout(\banco|registradores~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~96feeder .lut_mask = 16'hFF00;
defparam \banco|registradores~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N25
dffeas \banco|registradores~96 (
	.clk(!\KEY[3]~input_o ),
	.d(\banco|registradores~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco|registradores~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~96 .is_wysiwyg = "true";
defparam \banco|registradores~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N9
dffeas \banco|registradores~64 (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux15~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco|registradores~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores~64 .is_wysiwyg = "true";
defparam \banco|registradores~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N8
cycloneive_lcell_comb \banco|registradores~258 (
// Equation(s):
// \banco|registradores~258_combout  = (\ctrl|regs_b [0] & (((\ctrl|regs_b [1])))) # (!\ctrl|regs_b [0] & ((\ctrl|regs_b [1] & (\banco|registradores~96_q )) # (!\ctrl|regs_b [1] & ((\banco|registradores~64_q )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~96_q ),
	.datac(\banco|registradores~64_q ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\banco|registradores~258_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~258 .lut_mask = 16'hEE50;
defparam \banco|registradores~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N16
cycloneive_lcell_comb \banco|registradores~259 (
// Equation(s):
// \banco|registradores~259_combout  = (\ctrl|regs_b [0] & ((\banco|registradores~258_combout  & ((\banco|registradores~112_q ))) # (!\banco|registradores~258_combout  & (\banco|registradores~80_q )))) # (!\ctrl|regs_b [0] & 
// (((\banco|registradores~258_combout ))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~80_q ),
	.datac(\banco|registradores~112_q ),
	.datad(\banco|registradores~258_combout ),
	.cin(gnd),
	.combout(\banco|registradores~259_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~259 .lut_mask = 16'hF588;
defparam \banco|registradores~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N28
cycloneive_lcell_comb \banco|registradores~262 (
// Equation(s):
// \banco|registradores~262_combout  = (\ctrl|regs_b [2] & ((\ctrl|regs_b [3]) # ((\banco|registradores~259_combout )))) # (!\ctrl|regs_b [2] & (!\ctrl|regs_b [3] & (\banco|registradores~261_combout )))

	.dataa(\ctrl|regs_b [2]),
	.datab(\ctrl|regs_b [3]),
	.datac(\banco|registradores~261_combout ),
	.datad(\banco|registradores~259_combout ),
	.cin(gnd),
	.combout(\banco|registradores~262_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~262 .lut_mask = 16'hBA98;
defparam \banco|registradores~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N16
cycloneive_lcell_comb \banco|registradores~265 (
// Equation(s):
// \banco|registradores~265_combout  = (\ctrl|regs_b [3] & ((\banco|registradores~262_combout  & (\banco|registradores~264_combout )) # (!\banco|registradores~262_combout  & ((\banco|registradores~257_combout ))))) # (!\ctrl|regs_b [3] & 
// (((\banco|registradores~262_combout ))))

	.dataa(\ctrl|regs_b [3]),
	.datab(\banco|registradores~264_combout ),
	.datac(\banco|registradores~257_combout ),
	.datad(\banco|registradores~262_combout ),
	.cin(gnd),
	.combout(\banco|registradores~265_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~265 .lut_mask = 16'hDDA0;
defparam \banco|registradores~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N28
cycloneive_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_combout  = \alu|Add0~24_combout  $ (((\ctrl|controle_b [4] & (\ctrl|regs_b [0])) # (!\ctrl|controle_b [4] & ((\banco|registradores~265_combout )))))

	.dataa(\alu|Add0~24_combout ),
	.datab(\ctrl|regs_b [0]),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\alu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~25 .lut_mask = 16'h656A;
defparam \alu|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N16
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_cout  = CARRY(\ctrl|controle_b [14] $ (\ctrl|controle_b [11]))

	.dataa(\ctrl|controle_b [14]),
	.datab(\ctrl|controle_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|Add0~28_cout ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h0066;
defparam \alu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N18
cycloneive_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_combout  = (\alu|Add0~26_combout  & ((\alu|Add0~25_combout  & (!\alu|Add0~28_cout )) # (!\alu|Add0~25_combout  & (\alu|Add0~28_cout  & VCC)))) # (!\alu|Add0~26_combout  & ((\alu|Add0~25_combout  & ((\alu|Add0~28_cout ) # (GND))) # 
// (!\alu|Add0~25_combout  & (!\alu|Add0~28_cout ))))
// \alu|Add0~30  = CARRY((\alu|Add0~26_combout  & (\alu|Add0~25_combout  & !\alu|Add0~28_cout )) # (!\alu|Add0~26_combout  & ((\alu|Add0~25_combout ) # (!\alu|Add0~28_cout ))))

	.dataa(\alu|Add0~26_combout ),
	.datab(\alu|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~28_cout ),
	.combout(\alu|Add0~29_combout ),
	.cout(\alu|Add0~30 ));
// synopsys translate_off
defparam \alu|Add0~29 .lut_mask = 16'h694D;
defparam \alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N20
cycloneive_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_combout  = ((\alu|Add0~31_combout  $ (\alu|Add0~32_combout  $ (\alu|Add0~30 )))) # (GND)
// \alu|Add0~34  = CARRY((\alu|Add0~31_combout  & (\alu|Add0~32_combout  & !\alu|Add0~30 )) # (!\alu|Add0~31_combout  & ((\alu|Add0~32_combout ) # (!\alu|Add0~30 ))))

	.dataa(\alu|Add0~31_combout ),
	.datab(\alu|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~30 ),
	.combout(\alu|Add0~33_combout ),
	.cout(\alu|Add0~34 ));
// synopsys translate_off
defparam \alu|Add0~33 .lut_mask = 16'h964D;
defparam \alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N22
cycloneive_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_combout  = (\alu|Add0~36_combout  & ((\alu|Add0~35_combout  & (!\alu|Add0~34 )) # (!\alu|Add0~35_combout  & (\alu|Add0~34  & VCC)))) # (!\alu|Add0~36_combout  & ((\alu|Add0~35_combout  & ((\alu|Add0~34 ) # (GND))) # (!\alu|Add0~35_combout  & 
// (!\alu|Add0~34 ))))
// \alu|Add0~38  = CARRY((\alu|Add0~36_combout  & (\alu|Add0~35_combout  & !\alu|Add0~34 )) # (!\alu|Add0~36_combout  & ((\alu|Add0~35_combout ) # (!\alu|Add0~34 ))))

	.dataa(\alu|Add0~36_combout ),
	.datab(\alu|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~34 ),
	.combout(\alu|Add0~37_combout ),
	.cout(\alu|Add0~38 ));
// synopsys translate_off
defparam \alu|Add0~37 .lut_mask = 16'h694D;
defparam \alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N24
cycloneive_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_combout  = ((\alu|Add0~39_combout  $ (\alu|Add0~40_combout  $ (\alu|Add0~38 )))) # (GND)
// \alu|Add0~42  = CARRY((\alu|Add0~39_combout  & (\alu|Add0~40_combout  & !\alu|Add0~38 )) # (!\alu|Add0~39_combout  & ((\alu|Add0~40_combout ) # (!\alu|Add0~38 ))))

	.dataa(\alu|Add0~39_combout ),
	.datab(\alu|Add0~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~38 ),
	.combout(\alu|Add0~41_combout ),
	.cout(\alu|Add0~42 ));
// synopsys translate_off
defparam \alu|Add0~41 .lut_mask = 16'h964D;
defparam \alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N26
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = (\alu|Add0~43_combout  & ((\alu|Add0~79_combout  & (!\alu|Add0~42 )) # (!\alu|Add0~79_combout  & (\alu|Add0~42  & VCC)))) # (!\alu|Add0~43_combout  & ((\alu|Add0~79_combout  & ((\alu|Add0~42 ) # (GND))) # (!\alu|Add0~79_combout  & 
// (!\alu|Add0~42 ))))
// \alu|Add0~45  = CARRY((\alu|Add0~43_combout  & (\alu|Add0~79_combout  & !\alu|Add0~42 )) # (!\alu|Add0~43_combout  & ((\alu|Add0~79_combout ) # (!\alu|Add0~42 ))))

	.dataa(\alu|Add0~43_combout ),
	.datab(\alu|Add0~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~42 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h694D;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N28
cycloneive_lcell_comb \alu|Add0~47 (
// Equation(s):
// \alu|Add0~47_combout  = ((\alu|Add0~46_combout  $ (\alu|Add0~80_combout  $ (\alu|Add0~45 )))) # (GND)
// \alu|Add0~48  = CARRY((\alu|Add0~46_combout  & ((!\alu|Add0~45 ) # (!\alu|Add0~80_combout ))) # (!\alu|Add0~46_combout  & (!\alu|Add0~80_combout  & !\alu|Add0~45 )))

	.dataa(\alu|Add0~46_combout ),
	.datab(\alu|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~47_combout ),
	.cout(\alu|Add0~48 ));
// synopsys translate_off
defparam \alu|Add0~47 .lut_mask = 16'h962B;
defparam \alu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N30
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\alu|Add0~81_combout  & ((\alu|Add0~49_combout  & (!\alu|Add0~48 )) # (!\alu|Add0~49_combout  & ((\alu|Add0~48 ) # (GND))))) # (!\alu|Add0~81_combout  & ((\alu|Add0~49_combout  & (\alu|Add0~48  & VCC)) # (!\alu|Add0~49_combout  & 
// (!\alu|Add0~48 ))))
// \alu|Add0~51  = CARRY((\alu|Add0~81_combout  & ((!\alu|Add0~48 ) # (!\alu|Add0~49_combout ))) # (!\alu|Add0~81_combout  & (!\alu|Add0~49_combout  & !\alu|Add0~48 )))

	.dataa(\alu|Add0~81_combout ),
	.datab(\alu|Add0~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~48 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h692B;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N0
cycloneive_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_combout  = ((\alu|Add0~52_combout  $ (\alu|Add0~82_combout  $ (\alu|Add0~51 )))) # (GND)
// \alu|Add0~54  = CARRY((\alu|Add0~52_combout  & ((!\alu|Add0~51 ) # (!\alu|Add0~82_combout ))) # (!\alu|Add0~52_combout  & (!\alu|Add0~82_combout  & !\alu|Add0~51 )))

	.dataa(\alu|Add0~52_combout ),
	.datab(\alu|Add0~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~53_combout ),
	.cout(\alu|Add0~54 ));
// synopsys translate_off
defparam \alu|Add0~53 .lut_mask = 16'h962B;
defparam \alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N2
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = (\alu|Add0~55_combout  & ((\alu|Add0~83_combout  & (!\alu|Add0~54 )) # (!\alu|Add0~83_combout  & (\alu|Add0~54  & VCC)))) # (!\alu|Add0~55_combout  & ((\alu|Add0~83_combout  & ((\alu|Add0~54 ) # (GND))) # (!\alu|Add0~83_combout  & 
// (!\alu|Add0~54 ))))
// \alu|Add0~57  = CARRY((\alu|Add0~55_combout  & (\alu|Add0~83_combout  & !\alu|Add0~54 )) # (!\alu|Add0~55_combout  & ((\alu|Add0~83_combout ) # (!\alu|Add0~54 ))))

	.dataa(\alu|Add0~55_combout ),
	.datab(\alu|Add0~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~54 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h694D;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N4
cycloneive_lcell_comb \alu|Add0~59 (
// Equation(s):
// \alu|Add0~59_combout  = ((\alu|Add0~58_combout  $ (\alu|Add0~84_combout  $ (\alu|Add0~57 )))) # (GND)
// \alu|Add0~60  = CARRY((\alu|Add0~58_combout  & ((!\alu|Add0~57 ) # (!\alu|Add0~84_combout ))) # (!\alu|Add0~58_combout  & (!\alu|Add0~84_combout  & !\alu|Add0~57 )))

	.dataa(\alu|Add0~58_combout ),
	.datab(\alu|Add0~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~59_combout ),
	.cout(\alu|Add0~60 ));
// synopsys translate_off
defparam \alu|Add0~59 .lut_mask = 16'h962B;
defparam \alu|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N6
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = (\alu|Add0~61_combout  & ((\alu|Add0~85_combout  & (!\alu|Add0~60 )) # (!\alu|Add0~85_combout  & (\alu|Add0~60  & VCC)))) # (!\alu|Add0~61_combout  & ((\alu|Add0~85_combout  & ((\alu|Add0~60 ) # (GND))) # (!\alu|Add0~85_combout  & 
// (!\alu|Add0~60 ))))
// \alu|Add0~63  = CARRY((\alu|Add0~61_combout  & (\alu|Add0~85_combout  & !\alu|Add0~60 )) # (!\alu|Add0~61_combout  & ((\alu|Add0~85_combout ) # (!\alu|Add0~60 ))))

	.dataa(\alu|Add0~61_combout ),
	.datab(\alu|Add0~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~60 ),
	.combout(\alu|Add0~62_combout ),
	.cout(\alu|Add0~63 ));
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'h694D;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N8
cycloneive_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_combout  = ((\alu|Add0~64_combout  $ (\alu|Add0~86_combout  $ (\alu|Add0~63 )))) # (GND)
// \alu|Add0~66  = CARRY((\alu|Add0~64_combout  & ((!\alu|Add0~63 ) # (!\alu|Add0~86_combout ))) # (!\alu|Add0~64_combout  & (!\alu|Add0~86_combout  & !\alu|Add0~63 )))

	.dataa(\alu|Add0~64_combout ),
	.datab(\alu|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~63 ),
	.combout(\alu|Add0~65_combout ),
	.cout(\alu|Add0~66 ));
// synopsys translate_off
defparam \alu|Add0~65 .lut_mask = 16'h962B;
defparam \alu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N10
cycloneive_lcell_comb \alu|Add0~68 (
// Equation(s):
// \alu|Add0~68_combout  = (\alu|Add0~87_combout  & ((\alu|Add0~67_combout  & (!\alu|Add0~66 )) # (!\alu|Add0~67_combout  & ((\alu|Add0~66 ) # (GND))))) # (!\alu|Add0~87_combout  & ((\alu|Add0~67_combout  & (\alu|Add0~66  & VCC)) # (!\alu|Add0~67_combout  & 
// (!\alu|Add0~66 ))))
// \alu|Add0~69  = CARRY((\alu|Add0~87_combout  & ((!\alu|Add0~66 ) # (!\alu|Add0~67_combout ))) # (!\alu|Add0~87_combout  & (!\alu|Add0~67_combout  & !\alu|Add0~66 )))

	.dataa(\alu|Add0~87_combout ),
	.datab(\alu|Add0~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~66 ),
	.combout(\alu|Add0~68_combout ),
	.cout(\alu|Add0~69 ));
// synopsys translate_off
defparam \alu|Add0~68 .lut_mask = 16'h692B;
defparam \alu|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N12
cycloneive_lcell_comb \alu|Add0~71 (
// Equation(s):
// \alu|Add0~71_combout  = ((\alu|Add0~88_combout  $ (\alu|Add0~70_combout  $ (\alu|Add0~69 )))) # (GND)
// \alu|Add0~72  = CARRY((\alu|Add0~88_combout  & (\alu|Add0~70_combout  & !\alu|Add0~69 )) # (!\alu|Add0~88_combout  & ((\alu|Add0~70_combout ) # (!\alu|Add0~69 ))))

	.dataa(\alu|Add0~88_combout ),
	.datab(\alu|Add0~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~69 ),
	.combout(\alu|Add0~71_combout ),
	.cout(\alu|Add0~72 ));
// synopsys translate_off
defparam \alu|Add0~71 .lut_mask = 16'h964D;
defparam \alu|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N14
cycloneive_lcell_comb \alu|Add0~74 (
// Equation(s):
// \alu|Add0~74_combout  = (\alu|Add0~89_combout  & ((\alu|Add0~73_combout  & (!\alu|Add0~72 )) # (!\alu|Add0~73_combout  & ((\alu|Add0~72 ) # (GND))))) # (!\alu|Add0~89_combout  & ((\alu|Add0~73_combout  & (\alu|Add0~72  & VCC)) # (!\alu|Add0~73_combout  & 
// (!\alu|Add0~72 ))))
// \alu|Add0~75  = CARRY((\alu|Add0~89_combout  & ((!\alu|Add0~72 ) # (!\alu|Add0~73_combout ))) # (!\alu|Add0~89_combout  & (!\alu|Add0~73_combout  & !\alu|Add0~72 )))

	.dataa(\alu|Add0~89_combout ),
	.datab(\alu|Add0~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~72 ),
	.combout(\alu|Add0~74_combout ),
	.cout(\alu|Add0~75 ));
// synopsys translate_off
defparam \alu|Add0~74 .lut_mask = 16'h692B;
defparam \alu|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N16
cycloneive_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_combout  = \alu|Add0~90_combout  $ (\alu|Add0~75  $ (\alu|Add0~76_combout ))

	.dataa(gnd),
	.datab(\alu|Add0~90_combout ),
	.datac(gnd),
	.datad(\alu|Add0~76_combout ),
	.cin(\alu|Add0~75 ),
	.combout(\alu|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~77 .lut_mask = 16'hC33C;
defparam \alu|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N28
cycloneive_lcell_comb \alu|Mux0~4 (
// Equation(s):
// \alu|Mux0~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~77_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~354_combout )))) # (!\alu|Mux9~3_combout  & (\alu|Mux9~4_combout ))

	.dataa(\alu|Mux9~3_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\banco|registradores~354_combout ),
	.datad(\alu|Add0~77_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~4 .lut_mask = 16'hEC64;
defparam \alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N12
cycloneive_lcell_comb \alu|resultado~16 (
// Equation(s):
// \alu|resultado~16_combout  = (\banco|registradores~354_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~364_combout ))

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~364_combout ),
	.datad(\banco|registradores~354_combout ),
	.cin(gnd),
	.combout(\alu|resultado~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~16 .lut_mask = 16'hFF30;
defparam \alu|resultado~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N22
cycloneive_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = (\banco|registradores~351_combout ) # ((\banco|registradores~352_combout ) # ((\banco|registradores~353_combout ) # (\banco|registradores~354_combout )))

	.dataa(\banco|registradores~351_combout ),
	.datab(\banco|registradores~352_combout ),
	.datac(\banco|registradores~353_combout ),
	.datad(\banco|registradores~354_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~3 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N16
cycloneive_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = (\banco|registradores~350_combout ) # ((\banco|registradores~349_combout ) # ((\banco|registradores~348_combout ) # (\banco|registradores~347_combout )))

	.dataa(\banco|registradores~350_combout ),
	.datab(\banco|registradores~349_combout ),
	.datac(\banco|registradores~348_combout ),
	.datad(\banco|registradores~347_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~2 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N8
cycloneive_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (\banco|registradores~345_combout ) # ((\banco|registradores~343_combout ) # ((\banco|registradores~346_combout ) # (\banco|registradores~344_combout )))

	.dataa(\banco|registradores~345_combout ),
	.datab(\banco|registradores~343_combout ),
	.datac(\banco|registradores~346_combout ),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~1 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N18
cycloneive_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (\banco|registradores~340_combout ) # ((\banco|registradores~341_combout ) # ((\banco|registradores~339_combout ) # (\banco|registradores~342_combout )))

	.dataa(\banco|registradores~340_combout ),
	.datab(\banco|registradores~341_combout ),
	.datac(\banco|registradores~339_combout ),
	.datad(\banco|registradores~342_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N20
cycloneive_lcell_comb \alu|Equal0~4 (
// Equation(s):
// \alu|Equal0~4_combout  = (\alu|Equal0~3_combout ) # ((\alu|Equal0~2_combout ) # ((\alu|Equal0~1_combout ) # (\alu|Equal0~0_combout )))

	.dataa(\alu|Equal0~3_combout ),
	.datab(\alu|Equal0~2_combout ),
	.datac(\alu|Equal0~1_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~4 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N14
cycloneive_lcell_comb \alu|Mux9~1 (
// Equation(s):
// \alu|Mux9~1_combout  = (\ctrl|controle_b [11]) # ((!\ctrl|controle_b [12] & \alu|Equal0~4_combout ))

	.dataa(\ctrl|controle_b [12]),
	.datab(\ctrl|controle_b [11]),
	.datac(gnd),
	.datad(\alu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~1 .lut_mask = 16'hDDCC;
defparam \alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N24
cycloneive_lcell_comb \muxAluB|resultado[0]~0 (
// Equation(s):
// \muxAluB|resultado[0]~0_combout  = (\ctrl|controle_b [4] & (\ctrl|regs_b [0])) # (!\ctrl|controle_b [4] & ((\banco|registradores~265_combout )))

	.dataa(\ctrl|regs_b [0]),
	.datab(gnd),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[0]~0 .lut_mask = 16'hAFA0;
defparam \muxAluB|resultado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N24
cycloneive_lcell_comb \muxAluB|resultado[1]~15 (
// Equation(s):
// \muxAluB|resultado[1]~15_combout  = (\ctrl|controle_b [4] & ((\ctrl|regs_b [1]))) # (!\ctrl|controle_b [4] & (\banco|registradores~275_combout ))

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(\banco|registradores~275_combout ),
	.datad(\ctrl|regs_b [1]),
	.cin(gnd),
	.combout(\muxAluB|resultado[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[1]~15 .lut_mask = 16'hFA50;
defparam \muxAluB|resultado[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N30
cycloneive_lcell_comb \muxAluB|resultado[2]~14 (
// Equation(s):
// \muxAluB|resultado[2]~14_combout  = (\ctrl|controle_b [4] & (\ctrl|regs_b [2])) # (!\ctrl|controle_b [4] & ((\banco|registradores~285_combout )))

	.dataa(gnd),
	.datab(\ctrl|regs_b [2]),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~285_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[2]~14 .lut_mask = 16'hCFC0;
defparam \muxAluB|resultado[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N0
cycloneive_lcell_comb \muxAluB|resultado[3]~13 (
// Equation(s):
// \muxAluB|resultado[3]~13_combout  = (\ctrl|controle_b [4] & ((\ctrl|regs_b [3]))) # (!\ctrl|controle_b [4] & (\banco|registradores~295_combout ))

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(\banco|registradores~295_combout ),
	.datad(\ctrl|regs_b [3]),
	.cin(gnd),
	.combout(\muxAluB|resultado[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[3]~13 .lut_mask = 16'hFA50;
defparam \muxAluB|resultado[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N18
cycloneive_lcell_comb \muxAluB|resultado[4]~12 (
// Equation(s):
// \muxAluB|resultado[4]~12_combout  = (!\ctrl|controle_b [4] & \banco|registradores~305_combout )

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~305_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[4]~12 .lut_mask = 16'h5500;
defparam \muxAluB|resultado[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y14_N18
cycloneive_lcell_comb \muxAluB|resultado[5]~11 (
// Equation(s):
// \muxAluB|resultado[5]~11_combout  = (!\ctrl|controle_b [4] & \banco|registradores~315_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~315_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[5]~11 .lut_mask = 16'h3300;
defparam \muxAluB|resultado[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N24
cycloneive_lcell_comb \muxAluB|resultado[6]~10 (
// Equation(s):
// \muxAluB|resultado[6]~10_combout  = (!\ctrl|controle_b [4] & \banco|registradores~325_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~325_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[6]~10 .lut_mask = 16'h0F00;
defparam \muxAluB|resultado[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N26
cycloneive_lcell_comb \muxAluB|resultado[7]~9 (
// Equation(s):
// \muxAluB|resultado[7]~9_combout  = (!\ctrl|controle_b [4] & \banco|registradores~335_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[7]~9 .lut_mask = 16'h0F00;
defparam \muxAluB|resultado[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N24
cycloneive_lcell_comb \muxAluB|resultado[8]~8 (
// Equation(s):
// \muxAluB|resultado[8]~8_combout  = (!\ctrl|controle_b [4] & \banco|registradores~434_combout )

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~434_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[8]~8 .lut_mask = 16'h5500;
defparam \muxAluB|resultado[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N14
cycloneive_lcell_comb \muxAluB|resultado[9]~7 (
// Equation(s):
// \muxAluB|resultado[9]~7_combout  = (!\ctrl|controle_b [4] & \banco|registradores~424_combout )

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~424_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[9]~7 .lut_mask = 16'h5500;
defparam \muxAluB|resultado[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N10
cycloneive_lcell_comb \muxAluB|resultado[10]~6 (
// Equation(s):
// \muxAluB|resultado[10]~6_combout  = (!\ctrl|controle_b [4] & \banco|registradores~414_combout )

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(\banco|registradores~414_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxAluB|resultado[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[10]~6 .lut_mask = 16'h5050;
defparam \muxAluB|resultado[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N28
cycloneive_lcell_comb \muxAluB|resultado[11]~5 (
// Equation(s):
// \muxAluB|resultado[11]~5_combout  = (!\ctrl|controle_b [4] & \banco|registradores~404_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~404_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[11]~5 .lut_mask = 16'h0F00;
defparam \muxAluB|resultado[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N22
cycloneive_lcell_comb \muxAluB|resultado[12]~4 (
// Equation(s):
// \muxAluB|resultado[12]~4_combout  = (!\ctrl|controle_b [4] & \banco|registradores~394_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~394_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[12]~4 .lut_mask = 16'h3300;
defparam \muxAluB|resultado[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N24
cycloneive_lcell_comb \muxAluB|resultado[13]~3 (
// Equation(s):
// \muxAluB|resultado[13]~3_combout  = (!\ctrl|controle_b [4] & \banco|registradores~384_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~384_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[13]~3 .lut_mask = 16'h3300;
defparam \muxAluB|resultado[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N0
cycloneive_lcell_comb \muxAluB|resultado[14]~2 (
// Equation(s):
// \muxAluB|resultado[14]~2_combout  = (!\ctrl|controle_b [4] & \banco|registradores~374_combout )

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~374_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[14]~2 .lut_mask = 16'h3300;
defparam \muxAluB|resultado[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N10
cycloneive_lcell_comb \muxAluB|resultado[15]~1 (
// Equation(s):
// \muxAluB|resultado[15]~1_combout  = (!\ctrl|controle_b [4] & \banco|registradores~364_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~364_combout ),
	.cin(gnd),
	.combout(\muxAluB|resultado[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxAluB|resultado[15]~1 .lut_mask = 16'h0F00;
defparam \muxAluB|resultado[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X93_Y17_N0
cycloneive_mac_mult \Mul|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\banco|registradores~354_combout ,\banco|registradores~353_combout ,\banco|registradores~352_combout ,\banco|registradores~351_combout ,\banco|registradores~350_combout ,\banco|registradores~349_combout ,\banco|registradores~348_combout ,
\banco|registradores~347_combout ,\banco|registradores~346_combout ,\banco|registradores~345_combout ,\banco|registradores~344_combout ,\banco|registradores~343_combout ,\banco|registradores~342_combout ,\banco|registradores~341_combout ,
\banco|registradores~340_combout ,\banco|registradores~339_combout ,gnd,gnd}),
	.datab({\muxAluB|resultado[15]~1_combout ,\muxAluB|resultado[14]~2_combout ,\muxAluB|resultado[13]~3_combout ,\muxAluB|resultado[12]~4_combout ,\muxAluB|resultado[11]~5_combout ,\muxAluB|resultado[10]~6_combout ,\muxAluB|resultado[9]~7_combout ,
\muxAluB|resultado[8]~8_combout ,\muxAluB|resultado[7]~9_combout ,\muxAluB|resultado[6]~10_combout ,\muxAluB|resultado[5]~11_combout ,\muxAluB|resultado[4]~12_combout ,\muxAluB|resultado[3]~13_combout ,\muxAluB|resultado[2]~14_combout ,
\muxAluB|resultado[1]~15_combout ,\muxAluB|resultado[0]~0_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mul|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mul|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mul|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mul|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mul|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mul|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X93_Y17_N2
cycloneive_mac_out \Mul|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mul|Mult0|auto_generated|mac_mult1~dataout ,\Mul|Mult0|auto_generated|mac_mult1~3 ,\Mul|Mult0|auto_generated|mac_mult1~2 ,\Mul|Mult0|auto_generated|mac_mult1~1 ,\Mul|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mul|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mul|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N10
cycloneive_lcell_comb \Mul|resH[15] (
// Equation(s):
// \Mul|resH [15] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|Mult0|auto_generated|mac_out2~DATAOUT31 )) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|resH [15])))

	.dataa(\Mul|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\Mul|resH [15]),
	.datac(gnd),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [15]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[15] .lut_mask = 16'hAACC;
defparam \Mul|resH[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N19
dffeas \alu|resultado[15] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[15] .is_wysiwyg = "true";
defparam \alu|resultado[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N12
cycloneive_lcell_comb \alu|Mux9~2 (
// Equation(s):
// \alu|Mux9~2_combout  = (\ctrl|controle_b [12]) # ((!\ctrl|controle_b [11] & \alu|Equal0~4_combout ))

	.dataa(\ctrl|controle_b [12]),
	.datab(\ctrl|controle_b [11]),
	.datac(gnd),
	.datad(\alu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~2 .lut_mask = 16'hBBAA;
defparam \alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N6
cycloneive_lcell_comb \Mul|resL[15] (
// Equation(s):
// \Mul|resL [15] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [15]))

	.dataa(\Mul|resL [15]),
	.datab(\Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mul|resL [15]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[15] .lut_mask = 16'hCACA;
defparam \Mul|resL[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N20
cycloneive_lcell_comb \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout ) # (\Mul|resL [15])))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[15]~1_combout  & (!\alu|Mux9~1_combout )))

	.dataa(\muxAluB|resultado[15]~1_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resL [15]),
	.cin(gnd),
	.combout(\alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N18
cycloneive_lcell_comb \alu|Mux0~3 (
// Equation(s):
// \alu|Mux0~3_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux0~2_combout  & ((\alu|resultado [15]))) # (!\alu|Mux0~2_combout  & (\Mul|resH [15])))) # (!\alu|Mux9~1_combout  & (((\alu|Mux0~2_combout ))))

	.dataa(\alu|Mux9~1_combout ),
	.datab(\Mul|resH [15]),
	.datac(\alu|resultado [15]),
	.datad(\alu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~3 .lut_mask = 16'hF588;
defparam \alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N30
cycloneive_lcell_comb \alu|Mux0~5 (
// Equation(s):
// \alu|Mux0~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux0~4_combout  & ((\alu|Mux0~3_combout ))) # (!\alu|Mux0~4_combout  & (\alu|resultado~16_combout )))) # (!\ctrl|controle_b [13] & (\alu|Mux0~4_combout ))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux0~4_combout ),
	.datac(\alu|resultado~16_combout ),
	.datad(\alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~5 .lut_mask = 16'hEC64;
defparam \alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N24
cycloneive_lcell_comb \alu|Mux0~6 (
// Equation(s):
// \alu|Mux0~6_combout  = (\alu|Mux0~0_combout ) # ((\alu|Mux0~1_combout ) # ((\alu|Mux0~5_combout  & \alu|Mux14~0_combout )))

	.dataa(\alu|Mux0~0_combout ),
	.datab(\alu|Mux0~1_combout ),
	.datac(\alu|Mux0~5_combout ),
	.datad(\alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~6 .lut_mask = 16'hFEEE;
defparam \alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N28
cycloneive_lcell_comb \banco|registradores~353 (
// Equation(s):
// \banco|registradores~353_combout  = (\banco|registradores_rtl_0_bypass [38] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [37])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a14 
// ))))) # (!\banco|registradores_rtl_0_bypass [38] & (((\banco|registradores_rtl_0_bypass [37]))))

	.dataa(\banco|registradores_rtl_0_bypass [38]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [37]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\banco|registradores~353_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~353 .lut_mask = 16'hF2D0;
defparam \banco|registradores~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N18
cycloneive_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~353_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~374_combout )))))

	.dataa(\alu|Mux14~1_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~353_combout ),
	.datad(\banco|registradores~374_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = 16'h82A0;
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N4
cycloneive_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = (\alu|Mux9~0_combout  & (!\ctrl|controle_b [4] & (\banco|registradores~353_combout  & \banco|registradores~374_combout )))

	.dataa(\alu|Mux9~0_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~353_combout ),
	.datad(\banco|registradores~374_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~1 .lut_mask = 16'h2000;
defparam \alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N30
cycloneive_lcell_comb \alu|resultado~15 (
// Equation(s):
// \alu|resultado~15_combout  = (\banco|registradores~353_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~374_combout ))

	.dataa(gnd),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~353_combout ),
	.datad(\banco|registradores~374_combout ),
	.cin(gnd),
	.combout(\alu|resultado~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~15 .lut_mask = 16'hF3F0;
defparam \alu|resultado~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N8
cycloneive_lcell_comb \alu|resultado[14]~feeder (
// Equation(s):
// \alu|resultado[14]~feeder_combout  = \alu|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[14]~feeder .lut_mask = 16'hF0F0;
defparam \alu|resultado[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N9
dffeas \alu|resultado[14] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[14] .is_wysiwyg = "true";
defparam \alu|resultado[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N30
cycloneive_lcell_comb \Mul|resL[14] (
// Equation(s):
// \Mul|resL [14] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [14]))

	.dataa(\Mul|resL [14]),
	.datab(gnd),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [14]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[14] .lut_mask = 16'hF0AA;
defparam \Mul|resL[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N18
cycloneive_lcell_comb \Mul|resH[14] (
// Equation(s):
// \Mul|resH [14] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT30 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [14]))

	.dataa(gnd),
	.datab(\Mul|resH [14]),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [14]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[14] .lut_mask = 16'hF0CC;
defparam \Mul|resH[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N24
cycloneive_lcell_comb \alu|Mux1~2 (
// Equation(s):
// \alu|Mux1~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout )))) # (!\alu|Mux9~2_combout  & ((\alu|Mux9~1_combout  & ((\Mul|resH [14]))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[14]~2_combout ))))

	.dataa(\muxAluB|resultado[14]~2_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resH [14]),
	.cin(gnd),
	.combout(\alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~2 .lut_mask = 16'hF2C2;
defparam \alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N22
cycloneive_lcell_comb \alu|Mux1~3 (
// Equation(s):
// \alu|Mux1~3_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux1~2_combout  & (\alu|resultado [14])) # (!\alu|Mux1~2_combout  & ((\Mul|resL [14]))))) # (!\alu|Mux9~2_combout  & (((\alu|Mux1~2_combout ))))

	.dataa(\alu|resultado [14]),
	.datab(\alu|Mux9~2_combout ),
	.datac(\Mul|resL [14]),
	.datad(\alu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~3 .lut_mask = 16'hBBC0;
defparam \alu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N22
cycloneive_lcell_comb \alu|Mux1~4 (
// Equation(s):
// \alu|Mux1~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & (\alu|Add0~74_combout )) # (!\alu|Mux9~4_combout  & ((\banco|registradores~353_combout ))))) # (!\alu|Mux9~3_combout  & (\alu|Mux9~4_combout ))

	.dataa(\alu|Mux9~3_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Add0~74_combout ),
	.datad(\banco|registradores~353_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~4 .lut_mask = 16'hE6C4;
defparam \alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N8
cycloneive_lcell_comb \alu|Mux1~5 (
// Equation(s):
// \alu|Mux1~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux1~4_combout  & ((\alu|Mux1~3_combout ))) # (!\alu|Mux1~4_combout  & (\alu|resultado~15_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux1~4_combout ))))

	.dataa(\alu|resultado~15_combout ),
	.datab(\ctrl|controle_b [13]),
	.datac(\alu|Mux1~3_combout ),
	.datad(\alu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~5 .lut_mask = 16'hF388;
defparam \alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N16
cycloneive_lcell_comb \alu|Mux1~6 (
// Equation(s):
// \alu|Mux1~6_combout  = (\alu|Mux1~0_combout ) # ((\alu|Mux1~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux1~5_combout )))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|Mux1~0_combout ),
	.datac(\alu|Mux1~1_combout ),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~6 .lut_mask = 16'hFEFC;
defparam \alu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N24
cycloneive_lcell_comb \banco|registradores~352 (
// Equation(s):
// \banco|registradores~352_combout  = (\banco|registradores_rtl_0_bypass [36] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [35])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a13 
// ))))) # (!\banco|registradores_rtl_0_bypass [36] & (((\banco|registradores_rtl_0_bypass [35]))))

	.dataa(\banco|registradores_rtl_0_bypass [36]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [35]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\banco|registradores~352_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~352 .lut_mask = 16'hF2D0;
defparam \banco|registradores~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N20
cycloneive_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~352_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~384_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~352_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\banco|registradores~384_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = 16'h90C0;
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N14
cycloneive_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (!\ctrl|controle_b [4] & (\banco|registradores~352_combout  & (\alu|Mux9~0_combout  & \banco|registradores~384_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~352_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\banco|registradores~384_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~1 .lut_mask = 16'h4000;
defparam \alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N4
cycloneive_lcell_comb \alu|resultado~14 (
// Equation(s):
// \alu|resultado~14_combout  = (\banco|registradores~352_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~384_combout ))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~352_combout ),
	.datac(gnd),
	.datad(\banco|registradores~384_combout ),
	.cin(gnd),
	.combout(\alu|resultado~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~14 .lut_mask = 16'hDDCC;
defparam \alu|resultado~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N26
cycloneive_lcell_comb \alu|Mux2~4 (
// Equation(s):
// \alu|Mux2~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~71_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~352_combout )))) # (!\alu|Mux9~3_combout  & (\alu|Mux9~4_combout ))

	.dataa(\alu|Mux9~3_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\banco|registradores~352_combout ),
	.datad(\alu|Add0~71_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~4 .lut_mask = 16'hEC64;
defparam \alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N6
cycloneive_lcell_comb \alu|resultado[13]~feeder (
// Equation(s):
// \alu|resultado[13]~feeder_combout  = \alu|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\alu|resultado[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[13]~feeder .lut_mask = 16'hFF00;
defparam \alu|resultado[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N7
dffeas \alu|resultado[13] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[13] .is_wysiwyg = "true";
defparam \alu|resultado[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N22
cycloneive_lcell_comb \Mul|resH[13] (
// Equation(s):
// \Mul|resH [13] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT29 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [13]))

	.dataa(\Mul|resH [13]),
	.datab(gnd),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [13]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[13] .lut_mask = 16'hF0AA;
defparam \Mul|resH[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N28
cycloneive_lcell_comb \Mul|resL[13] (
// Equation(s):
// \Mul|resL [13] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [13]))

	.dataa(gnd),
	.datab(\Mul|resL [13]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\Mul|resL [13]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[13] .lut_mask = 16'hFC0C;
defparam \Mul|resL[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N6
cycloneive_lcell_comb \alu|Mux2~2 (
// Equation(s):
// \alu|Mux2~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout ) # (\Mul|resL [13])))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[13]~3_combout  & (!\alu|Mux9~1_combout )))

	.dataa(\muxAluB|resultado[13]~3_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resL [13]),
	.cin(gnd),
	.combout(\alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N8
cycloneive_lcell_comb \alu|Mux2~3 (
// Equation(s):
// \alu|Mux2~3_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux2~2_combout  & (\alu|resultado [13])) # (!\alu|Mux2~2_combout  & ((\Mul|resH [13]))))) # (!\alu|Mux9~1_combout  & (((\alu|Mux2~2_combout ))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|Mux9~1_combout ),
	.datac(\Mul|resH [13]),
	.datad(\alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~3 .lut_mask = 16'hBBC0;
defparam \alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N20
cycloneive_lcell_comb \alu|Mux2~5 (
// Equation(s):
// \alu|Mux2~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux2~4_combout  & ((\alu|Mux2~3_combout ))) # (!\alu|Mux2~4_combout  & (\alu|resultado~14_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux2~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|resultado~14_combout ),
	.datac(\alu|Mux2~4_combout ),
	.datad(\alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~5 .lut_mask = 16'hF858;
defparam \alu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N30
cycloneive_lcell_comb \alu|Mux2~6 (
// Equation(s):
// \alu|Mux2~6_combout  = (\alu|Mux2~0_combout ) # ((\alu|Mux2~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux2~5_combout )))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|Mux2~0_combout ),
	.datac(\alu|Mux2~1_combout ),
	.datad(\alu|Mux2~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~6 .lut_mask = 16'hFEFC;
defparam \alu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N26
cycloneive_lcell_comb \banco|registradores~351 (
// Equation(s):
// \banco|registradores~351_combout  = (\banco|registradores~338_combout  & (((\banco|registradores_rtl_0_bypass [33])))) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0_bypass [34] & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a12 ))) # (!\banco|registradores_rtl_0_bypass [34] & (\banco|registradores_rtl_0_bypass [33]))))

	.dataa(\banco|registradores~338_combout ),
	.datab(\banco|registradores_rtl_0_bypass [34]),
	.datac(\banco|registradores_rtl_0_bypass [33]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\banco|registradores~351_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~351 .lut_mask = 16'hF4B0;
defparam \banco|registradores~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N6
cycloneive_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~351_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~394_combout )))))

	.dataa(\banco|registradores~351_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\alu|Mux14~1_combout ),
	.datad(\banco|registradores~394_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~0 .lut_mask = 16'h90A0;
defparam \alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N28
cycloneive_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = (\banco|registradores~351_combout  & (!\ctrl|controle_b [4] & (\alu|Mux9~0_combout  & \banco|registradores~394_combout )))

	.dataa(\banco|registradores~351_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\alu|Mux9~0_combout ),
	.datad(\banco|registradores~394_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~1 .lut_mask = 16'h2000;
defparam \alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N0
cycloneive_lcell_comb \alu|resultado~13 (
// Equation(s):
// \alu|resultado~13_combout  = (\banco|registradores~351_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~394_combout ))

	.dataa(\banco|registradores~351_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~394_combout ),
	.cin(gnd),
	.combout(\alu|resultado~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~13 .lut_mask = 16'hBBAA;
defparam \alu|resultado~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N14
cycloneive_lcell_comb \alu|Mux3~4 (
// Equation(s):
// \alu|Mux3~4_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~68_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~351_combout  & (\alu|Mux9~3_combout )))

	.dataa(\banco|registradores~351_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Mux9~3_combout ),
	.datad(\alu|Add0~68_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~4 .lut_mask = 16'hEC2C;
defparam \alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N20
cycloneive_lcell_comb \alu|resultado[12]~feeder (
// Equation(s):
// \alu|resultado[12]~feeder_combout  = \alu|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[12]~feeder .lut_mask = 16'hF0F0;
defparam \alu|resultado[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N21
dffeas \alu|resultado[12] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[12] .is_wysiwyg = "true";
defparam \alu|resultado[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N14
cycloneive_lcell_comb \Mul|resH[12] (
// Equation(s):
// \Mul|resH [12] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT28 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [12]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resH [12]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.cin(gnd),
	.combout(\Mul|resH [12]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[12] .lut_mask = 16'hEE44;
defparam \Mul|resH[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N26
cycloneive_lcell_comb \alu|Mux3~2 (
// Equation(s):
// \alu|Mux3~2_combout  = (\alu|Mux9~1_combout  & (((\alu|Mux9~2_combout ) # (\Mul|resH [12])))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[12]~4_combout  & (!\alu|Mux9~2_combout )))

	.dataa(\muxAluB|resultado[12]~4_combout ),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux9~2_combout ),
	.datad(\Mul|resH [12]),
	.cin(gnd),
	.combout(\alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N24
cycloneive_lcell_comb \Mul|resL[12] (
// Equation(s):
// \Mul|resL [12] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [12]))

	.dataa(gnd),
	.datab(\Mul|resL [12]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\Mul|resL [12]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[12] .lut_mask = 16'hFC0C;
defparam \Mul|resL[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N12
cycloneive_lcell_comb \alu|Mux3~3 (
// Equation(s):
// \alu|Mux3~3_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux3~2_combout  & (\alu|resultado [12])) # (!\alu|Mux3~2_combout  & ((\Mul|resL [12]))))) # (!\alu|Mux9~2_combout  & (((\alu|Mux3~2_combout ))))

	.dataa(\alu|Mux9~2_combout ),
	.datab(\alu|resultado [12]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\Mul|resL [12]),
	.cin(gnd),
	.combout(\alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~3 .lut_mask = 16'hDAD0;
defparam \alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N16
cycloneive_lcell_comb \alu|Mux3~5 (
// Equation(s):
// \alu|Mux3~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux3~4_combout  & ((\alu|Mux3~3_combout ))) # (!\alu|Mux3~4_combout  & (\alu|resultado~13_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux3~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|resultado~13_combout ),
	.datac(\alu|Mux3~4_combout ),
	.datad(\alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~5 .lut_mask = 16'hF858;
defparam \alu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N10
cycloneive_lcell_comb \alu|Mux3~6 (
// Equation(s):
// \alu|Mux3~6_combout  = (\alu|Mux3~0_combout ) # ((\alu|Mux3~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux3~5_combout )))

	.dataa(\alu|Mux3~0_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux3~1_combout ),
	.datad(\alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~6 .lut_mask = 16'hFEFA;
defparam \alu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N16
cycloneive_lcell_comb \banco|registradores~350 (
// Equation(s):
// \banco|registradores~350_combout  = (\banco|registradores_rtl_0_bypass [32] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [31])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a11 
// ))))) # (!\banco|registradores_rtl_0_bypass [32] & (((\banco|registradores_rtl_0_bypass [31]))))

	.dataa(\banco|registradores_rtl_0_bypass [32]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [31]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\banco|registradores~350_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~350 .lut_mask = 16'hF2D0;
defparam \banco|registradores~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N30
cycloneive_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~350_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~404_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~350_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\banco|registradores~404_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~0 .lut_mask = 16'h90C0;
defparam \alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y15_N20
cycloneive_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = (!\ctrl|controle_b [4] & (\banco|registradores~350_combout  & (\alu|Mux9~0_combout  & \banco|registradores~404_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~350_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\banco|registradores~404_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~1 .lut_mask = 16'h4000;
defparam \alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N7
dffeas \alu|resultado[11] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[11] .is_wysiwyg = "true";
defparam \alu|resultado[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N2
cycloneive_lcell_comb \Mul|resL[11] (
// Equation(s):
// \Mul|resL [11] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [11]))

	.dataa(gnd),
	.datab(\Mul|resL [11]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\Mul|resL [11]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[11] .lut_mask = 16'hFC0C;
defparam \Mul|resL[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N26
cycloneive_lcell_comb \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout ) # (\Mul|resL [11])))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[11]~5_combout  & (!\alu|Mux9~1_combout )))

	.dataa(\alu|Mux9~2_combout ),
	.datab(\muxAluB|resultado[11]~5_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resL [11]),
	.cin(gnd),
	.combout(\alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~2 .lut_mask = 16'hAEA4;
defparam \alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N6
cycloneive_lcell_comb \Mul|resH[11] (
// Equation(s):
// \Mul|resH [11] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT27 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [11]))

	.dataa(\Mul|resH [11]),
	.datab(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.cin(gnd),
	.combout(\Mul|resH [11]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[11] .lut_mask = 16'hEE22;
defparam \Mul|resH[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N12
cycloneive_lcell_comb \alu|Mux4~3 (
// Equation(s):
// \alu|Mux4~3_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux4~2_combout  & (\alu|resultado [11])) # (!\alu|Mux4~2_combout  & ((\Mul|resH [11]))))) # (!\alu|Mux9~1_combout  & (((\alu|Mux4~2_combout ))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux4~2_combout ),
	.datad(\Mul|resH [11]),
	.cin(gnd),
	.combout(\alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~3 .lut_mask = 16'hBCB0;
defparam \alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N18
cycloneive_lcell_comb \alu|resultado~12 (
// Equation(s):
// \alu|resultado~12_combout  = (\banco|registradores~350_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~404_combout ))

	.dataa(\banco|registradores~350_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~404_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~12 .lut_mask = 16'hBABA;
defparam \alu|resultado~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N10
cycloneive_lcell_comb \alu|Mux4~4 (
// Equation(s):
// \alu|Mux4~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~65_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~350_combout )))) # (!\alu|Mux9~3_combout  & (((\alu|Mux9~4_combout ))))

	.dataa(\banco|registradores~350_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Mux9~4_combout ),
	.datad(\alu|Add0~65_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~4 .lut_mask = 16'hF838;
defparam \alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N28
cycloneive_lcell_comb \alu|Mux4~5 (
// Equation(s):
// \alu|Mux4~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux4~4_combout  & (\alu|Mux4~3_combout )) # (!\alu|Mux4~4_combout  & ((\alu|resultado~12_combout ))))) # (!\ctrl|controle_b [13] & (((\alu|Mux4~4_combout ))))

	.dataa(\alu|Mux4~3_combout ),
	.datab(\alu|resultado~12_combout ),
	.datac(\ctrl|controle_b [13]),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~5 .lut_mask = 16'hAFC0;
defparam \alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N30
cycloneive_lcell_comb \alu|Mux4~6 (
// Equation(s):
// \alu|Mux4~6_combout  = (\alu|Mux4~0_combout ) # ((\alu|Mux4~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux4~5_combout )))

	.dataa(\alu|Mux4~0_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux4~1_combout ),
	.datad(\alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~6 .lut_mask = 16'hFEFA;
defparam \alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N4
cycloneive_lcell_comb \banco|registradores~349 (
// Equation(s):
// \banco|registradores~349_combout  = (\banco|registradores_rtl_0_bypass [30] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [29])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a10 
// ))))) # (!\banco|registradores_rtl_0_bypass [30] & (((\banco|registradores_rtl_0_bypass [29]))))

	.dataa(\banco|registradores_rtl_0_bypass [30]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [29]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\banco|registradores~349_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~349 .lut_mask = 16'hF2D0;
defparam \banco|registradores~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N26
cycloneive_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = (\banco|registradores~414_combout  & (\banco|registradores~349_combout  & (\alu|Mux9~0_combout  & !\ctrl|controle_b [4])))

	.dataa(\banco|registradores~414_combout ),
	.datab(\banco|registradores~349_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~1 .lut_mask = 16'h0080;
defparam \alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N16
cycloneive_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~349_combout  $ (((\banco|registradores~414_combout  & !\ctrl|controle_b [4])))))

	.dataa(\banco|registradores~414_combout ),
	.datab(\banco|registradores~349_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~0 .lut_mask = 16'hC060;
defparam \alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N4
cycloneive_lcell_comb \alu|resultado~11 (
// Equation(s):
// \alu|resultado~11_combout  = (\banco|registradores~349_combout ) # ((\banco|registradores~414_combout  & !\ctrl|controle_b [4]))

	.dataa(\banco|registradores~414_combout ),
	.datab(\banco|registradores~349_combout ),
	.datac(gnd),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|resultado~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~11 .lut_mask = 16'hCCEE;
defparam \alu|resultado~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N8
cycloneive_lcell_comb \Mul|resL[10] (
// Equation(s):
// \Mul|resL [10] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [10]))

	.dataa(gnd),
	.datab(\Mul|resL [10]),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [10]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[10] .lut_mask = 16'hF0CC;
defparam \Mul|resL[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N7
dffeas \alu|resultado[10] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[10] .is_wysiwyg = "true";
defparam \alu|resultado[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N18
cycloneive_lcell_comb \Mul|resH[10] (
// Equation(s):
// \Mul|resH [10] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT26 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [10]))

	.dataa(gnd),
	.datab(\Mul|resH [10]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.cin(gnd),
	.combout(\Mul|resH [10]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[10] .lut_mask = 16'hFC0C;
defparam \Mul|resH[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N12
cycloneive_lcell_comb \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout )))) # (!\alu|Mux9~2_combout  & ((\alu|Mux9~1_combout  & ((\Mul|resH [10]))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[10]~6_combout ))))

	.dataa(\muxAluB|resultado[10]~6_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resH [10]),
	.cin(gnd),
	.combout(\alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~2 .lut_mask = 16'hF2C2;
defparam \alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N2
cycloneive_lcell_comb \alu|Mux5~3 (
// Equation(s):
// \alu|Mux5~3_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux5~2_combout  & ((\alu|resultado [10]))) # (!\alu|Mux5~2_combout  & (\Mul|resL [10])))) # (!\alu|Mux9~2_combout  & (((\alu|Mux5~2_combout ))))

	.dataa(\Mul|resL [10]),
	.datab(\alu|resultado [10]),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~3 .lut_mask = 16'hCFA0;
defparam \alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N20
cycloneive_lcell_comb \alu|Mux5~4 (
// Equation(s):
// \alu|Mux5~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~62_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~349_combout )))) # (!\alu|Mux9~3_combout  & (((\alu|Mux9~4_combout ))))

	.dataa(\banco|registradores~349_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Mux9~4_combout ),
	.datad(\alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~4 .lut_mask = 16'hF838;
defparam \alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N10
cycloneive_lcell_comb \alu|Mux5~5 (
// Equation(s):
// \alu|Mux5~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux5~4_combout  & ((\alu|Mux5~3_combout ))) # (!\alu|Mux5~4_combout  & (\alu|resultado~11_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux5~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|resultado~11_combout ),
	.datac(\alu|Mux5~3_combout ),
	.datad(\alu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~5 .lut_mask = 16'hF588;
defparam \alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N4
cycloneive_lcell_comb \alu|Mux5~6 (
// Equation(s):
// \alu|Mux5~6_combout  = (\alu|Mux5~1_combout ) # ((\alu|Mux5~0_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux5~5_combout )))

	.dataa(\alu|Mux5~1_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux5~0_combout ),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~6 .lut_mask = 16'hFEFA;
defparam \alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N10
cycloneive_lcell_comb \banco|registradores~348 (
// Equation(s):
// \banco|registradores~348_combout  = (\banco|registradores~338_combout  & (((\banco|registradores_rtl_0_bypass [27])))) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0_bypass [28] & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a9 ))) # (!\banco|registradores_rtl_0_bypass [28] & (\banco|registradores_rtl_0_bypass [27]))))

	.dataa(\banco|registradores~338_combout ),
	.datab(\banco|registradores_rtl_0_bypass [28]),
	.datac(\banco|registradores_rtl_0_bypass [27]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\banco|registradores~348_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~348 .lut_mask = 16'hF4B0;
defparam \banco|registradores~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N16
cycloneive_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~348_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~424_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\alu|Mux14~1_combout ),
	.datac(\banco|registradores~424_combout ),
	.datad(\banco|registradores~348_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~0 .lut_mask = 16'h8C40;
defparam \alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N6
cycloneive_lcell_comb \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = (!\ctrl|controle_b [4] & (\banco|registradores~424_combout  & (\alu|Mux9~0_combout  & \banco|registradores~348_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~424_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\banco|registradores~348_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~1 .lut_mask = 16'h4000;
defparam \alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y15_N4
cycloneive_lcell_comb \alu|resultado~10 (
// Equation(s):
// \alu|resultado~10_combout  = (\banco|registradores~348_combout ) # ((\banco|registradores~424_combout  & !\ctrl|controle_b [4]))

	.dataa(\banco|registradores~348_combout ),
	.datab(\banco|registradores~424_combout ),
	.datac(gnd),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|resultado~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~10 .lut_mask = 16'hAAEE;
defparam \alu|resultado~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N1
dffeas \alu|resultado[9] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[9] .is_wysiwyg = "true";
defparam \alu|resultado[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N0
cycloneive_lcell_comb \Mul|resL[9] (
// Equation(s):
// \Mul|resL [9] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [9]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resL [9]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\Mul|resL [9]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[9] .lut_mask = 16'hEE44;
defparam \Mul|resL[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N22
cycloneive_lcell_comb \alu|Mux6~2 (
// Equation(s):
// \alu|Mux6~2_combout  = (\alu|Mux9~1_combout  & (((\alu|Mux9~2_combout )))) # (!\alu|Mux9~1_combout  & ((\alu|Mux9~2_combout  & ((\Mul|resL [9]))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[9]~7_combout ))))

	.dataa(\muxAluB|resultado[9]~7_combout ),
	.datab(\Mul|resL [9]),
	.datac(\alu|Mux9~1_combout ),
	.datad(\alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~2 .lut_mask = 16'hFC0A;
defparam \alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N6
cycloneive_lcell_comb \Mul|resH[9] (
// Equation(s):
// \Mul|resH [9] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT25 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [9]))

	.dataa(\Mul|resH [9]),
	.datab(gnd),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [9]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[9] .lut_mask = 16'hF0AA;
defparam \Mul|resH[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N4
cycloneive_lcell_comb \alu|Mux6~3 (
// Equation(s):
// \alu|Mux6~3_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux6~2_combout  & (\alu|resultado [9])) # (!\alu|Mux6~2_combout  & ((\Mul|resH [9]))))) # (!\alu|Mux9~1_combout  & (((\alu|Mux6~2_combout ))))

	.dataa(\alu|resultado [9]),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux6~2_combout ),
	.datad(\Mul|resH [9]),
	.cin(gnd),
	.combout(\alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~3 .lut_mask = 16'hBCB0;
defparam \alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N18
cycloneive_lcell_comb \alu|Mux6~4 (
// Equation(s):
// \alu|Mux6~4_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~59_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~348_combout  & ((\alu|Mux9~3_combout ))))

	.dataa(\banco|registradores~348_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Add0~59_combout ),
	.datad(\alu|Mux9~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~4 .lut_mask = 16'hE2CC;
defparam \alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N24
cycloneive_lcell_comb \alu|Mux6~5 (
// Equation(s):
// \alu|Mux6~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux6~4_combout  & ((\alu|Mux6~3_combout ))) # (!\alu|Mux6~4_combout  & (\alu|resultado~10_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux6~4_combout ))))

	.dataa(\alu|resultado~10_combout ),
	.datab(\ctrl|controle_b [13]),
	.datac(\alu|Mux6~3_combout ),
	.datad(\alu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~5 .lut_mask = 16'hF388;
defparam \alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N20
cycloneive_lcell_comb \alu|Mux6~6 (
// Equation(s):
// \alu|Mux6~6_combout  = (\alu|Mux6~0_combout ) # ((\alu|Mux6~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux6~5_combout )))

	.dataa(\alu|Mux6~0_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux6~1_combout ),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~6 .lut_mask = 16'hFEFA;
defparam \alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N2
cycloneive_lcell_comb \banco|registradores~347 (
// Equation(s):
// \banco|registradores~347_combout  = (\banco|registradores_rtl_0_bypass [26] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [25])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a8 
// ))))) # (!\banco|registradores_rtl_0_bypass [26] & (((\banco|registradores_rtl_0_bypass [25]))))

	.dataa(\banco|registradores_rtl_0_bypass [26]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [25]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\banco|registradores~347_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~347 .lut_mask = 16'hF2D0;
defparam \banco|registradores~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N12
cycloneive_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = (\banco|registradores~347_combout  & (\banco|registradores~434_combout  & (\alu|Mux9~0_combout  & !\ctrl|controle_b [4])))

	.dataa(\banco|registradores~347_combout ),
	.datab(\banco|registradores~434_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~1 .lut_mask = 16'h0080;
defparam \alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N29
dffeas \alu|resultado[8] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[8] .is_wysiwyg = "true";
defparam \alu|resultado[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N6
cycloneive_lcell_comb \Mul|resL[8] (
// Equation(s):
// \Mul|resL [8] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [8]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resL [8]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\Mul|resL [8]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[8] .lut_mask = 16'hEE44;
defparam \Mul|resL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N28
cycloneive_lcell_comb \Mul|resH[8] (
// Equation(s):
// \Mul|resH [8] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT24 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [8]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resH [8]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.cin(gnd),
	.combout(\Mul|resH [8]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[8] .lut_mask = 16'hEE44;
defparam \Mul|resH[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N24
cycloneive_lcell_comb \alu|Mux7~2 (
// Equation(s):
// \alu|Mux7~2_combout  = (\alu|Mux9~1_combout  & (((\alu|Mux9~2_combout ) # (\Mul|resH [8])))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[8]~8_combout  & (!\alu|Mux9~2_combout )))

	.dataa(\muxAluB|resultado[8]~8_combout ),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux9~2_combout ),
	.datad(\Mul|resH [8]),
	.cin(gnd),
	.combout(\alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N26
cycloneive_lcell_comb \alu|Mux7~3 (
// Equation(s):
// \alu|Mux7~3_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux7~2_combout  & (\alu|resultado [8])) # (!\alu|Mux7~2_combout  & ((\Mul|resL [8]))))) # (!\alu|Mux9~2_combout  & (((\alu|Mux7~2_combout ))))

	.dataa(\alu|resultado [8]),
	.datab(\Mul|resL [8]),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~3 .lut_mask = 16'hAFC0;
defparam \alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N22
cycloneive_lcell_comb \alu|resultado~9 (
// Equation(s):
// \alu|resultado~9_combout  = (\banco|registradores~347_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~434_combout ))

	.dataa(\ctrl|controle_b [4]),
	.datab(gnd),
	.datac(\banco|registradores~347_combout ),
	.datad(\banco|registradores~434_combout ),
	.cin(gnd),
	.combout(\alu|resultado~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~9 .lut_mask = 16'hF5F0;
defparam \alu|resultado~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N0
cycloneive_lcell_comb \alu|Mux7~4 (
// Equation(s):
// \alu|Mux7~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~56_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~347_combout )))) # (!\alu|Mux9~3_combout  & (((\alu|Mux9~4_combout ))))

	.dataa(\banco|registradores~347_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Mux9~4_combout ),
	.datad(\alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~4 .lut_mask = 16'hF838;
defparam \alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N30
cycloneive_lcell_comb \alu|Mux7~5 (
// Equation(s):
// \alu|Mux7~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux7~4_combout  & (\alu|Mux7~3_combout )) # (!\alu|Mux7~4_combout  & ((\alu|resultado~9_combout ))))) # (!\ctrl|controle_b [13] & (((\alu|Mux7~4_combout ))))

	.dataa(\alu|Mux7~3_combout ),
	.datab(\ctrl|controle_b [13]),
	.datac(\alu|resultado~9_combout ),
	.datad(\alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~5 .lut_mask = 16'hBBC0;
defparam \alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N6
cycloneive_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~347_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~434_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\alu|Mux14~1_combout ),
	.datac(\banco|registradores~347_combout ),
	.datad(\banco|registradores~434_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~0 .lut_mask = 16'h84C0;
defparam \alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N22
cycloneive_lcell_comb \alu|Mux7~6 (
// Equation(s):
// \alu|Mux7~6_combout  = (\alu|Mux7~1_combout ) # ((\alu|Mux7~0_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux7~5_combout )))

	.dataa(\alu|Mux7~1_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux7~5_combout ),
	.datad(\alu|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~6 .lut_mask = 16'hFFEA;
defparam \alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N4
cycloneive_lcell_comb \banco|registradores~346 (
// Equation(s):
// \banco|registradores~346_combout  = (\banco|registradores_rtl_0_bypass [24] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [23])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a7 
// ))))) # (!\banco|registradores_rtl_0_bypass [24] & (\banco|registradores_rtl_0_bypass [23]))

	.dataa(\banco|registradores_rtl_0_bypass [23]),
	.datab(\banco|registradores_rtl_0_bypass [24]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\banco|registradores~346_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~346 .lut_mask = 16'hAEA2;
defparam \banco|registradores~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N20
cycloneive_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = (\banco|registradores~335_combout  & (\alu|Mux9~0_combout  & (\banco|registradores~346_combout  & !\ctrl|controle_b [4])))

	.dataa(\banco|registradores~335_combout ),
	.datab(\alu|Mux9~0_combout ),
	.datac(\banco|registradores~346_combout ),
	.datad(\ctrl|controle_b [4]),
	.cin(gnd),
	.combout(\alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~1 .lut_mask = 16'h0080;
defparam \alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N30
cycloneive_lcell_comb \alu|resultado~8 (
// Equation(s):
// \alu|resultado~8_combout  = (\banco|registradores~346_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~335_combout ))

	.dataa(gnd),
	.datab(\banco|registradores~346_combout ),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\alu|resultado~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~8 .lut_mask = 16'hCFCC;
defparam \alu|resultado~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N4
cycloneive_lcell_comb \Mul|resL[7] (
// Equation(s):
// \Mul|resL [7] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [7]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resL [7]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\Mul|resL [7]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[7] .lut_mask = 16'hEE44;
defparam \Mul|resL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N12
cycloneive_lcell_comb \alu|Mux8~2 (
// Equation(s):
// \alu|Mux8~2_combout  = (\alu|Mux9~2_combout  & (((\Mul|resL [7]) # (\alu|Mux9~1_combout )))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[7]~9_combout  & ((!\alu|Mux9~1_combout ))))

	.dataa(\muxAluB|resultado[7]~9_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\Mul|resL [7]),
	.datad(\alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~2 .lut_mask = 16'hCCE2;
defparam \alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N19
dffeas \alu|resultado[7] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[7] .is_wysiwyg = "true";
defparam \alu|resultado[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N14
cycloneive_lcell_comb \Mul|resH[7] (
// Equation(s):
// \Mul|resH [7] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT23 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [7]))

	.dataa(gnd),
	.datab(\Mul|resH [7]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.cin(gnd),
	.combout(\Mul|resH [7]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[7] .lut_mask = 16'hFC0C;
defparam \Mul|resH[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N26
cycloneive_lcell_comb \alu|Mux8~3 (
// Equation(s):
// \alu|Mux8~3_combout  = (\alu|Mux8~2_combout  & ((\alu|resultado [7]) # ((!\alu|Mux9~1_combout )))) # (!\alu|Mux8~2_combout  & (((\Mul|resH [7] & \alu|Mux9~1_combout ))))

	.dataa(\alu|Mux8~2_combout ),
	.datab(\alu|resultado [7]),
	.datac(\Mul|resH [7]),
	.datad(\alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~3 .lut_mask = 16'hD8AA;
defparam \alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N16
cycloneive_lcell_comb \alu|Mux8~4 (
// Equation(s):
// \alu|Mux8~4_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~53_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~346_combout  & (\alu|Mux9~3_combout )))

	.dataa(\banco|registradores~346_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Mux9~3_combout ),
	.datad(\alu|Add0~53_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~4 .lut_mask = 16'hEC2C;
defparam \alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N30
cycloneive_lcell_comb \alu|Mux8~5 (
// Equation(s):
// \alu|Mux8~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux8~4_combout  & ((\alu|Mux8~3_combout ))) # (!\alu|Mux8~4_combout  & (\alu|resultado~8_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux8~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|resultado~8_combout ),
	.datac(\alu|Mux8~3_combout ),
	.datad(\alu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~5 .lut_mask = 16'hF588;
defparam \alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N14
cycloneive_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~346_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~335_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~346_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~0 .lut_mask = 16'h90C0;
defparam \alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N14
cycloneive_lcell_comb \alu|Mux8~6 (
// Equation(s):
// \alu|Mux8~6_combout  = (\alu|Mux8~1_combout ) # ((\alu|Mux8~0_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux8~5_combout )))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|Mux8~1_combout ),
	.datac(\alu|Mux8~5_combout ),
	.datad(\alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~6 .lut_mask = 16'hFFEC;
defparam \alu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N14
cycloneive_lcell_comb \banco|registradores~345 (
// Equation(s):
// \banco|registradores~345_combout  = (\banco|registradores_rtl_0_bypass [22] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [21])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a6 
// ))))) # (!\banco|registradores_rtl_0_bypass [22] & (\banco|registradores_rtl_0_bypass [21]))

	.dataa(\banco|registradores_rtl_0_bypass [22]),
	.datab(\banco|registradores_rtl_0_bypass [21]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco|registradores~345_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~345 .lut_mask = 16'hCEC4;
defparam \banco|registradores~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N12
cycloneive_lcell_comb \alu|Mux9~6 (
// Equation(s):
// \alu|Mux9~6_combout  = (\banco|registradores~345_combout  & (\alu|Mux9~0_combout  & (!\ctrl|controle_b [4] & \banco|registradores~325_combout )))

	.dataa(\banco|registradores~345_combout ),
	.datab(\alu|Mux9~0_combout ),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~325_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~6 .lut_mask = 16'h0800;
defparam \alu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N18
cycloneive_lcell_comb \alu|resultado~7 (
// Equation(s):
// \alu|resultado~7_combout  = (\banco|registradores~345_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~325_combout ))

	.dataa(\banco|registradores~345_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~325_combout ),
	.cin(gnd),
	.combout(\alu|resultado~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~7 .lut_mask = 16'hBBAA;
defparam \alu|resultado~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N28
cycloneive_lcell_comb \alu|resultado[6]~feeder (
// Equation(s):
// \alu|resultado[6]~feeder_combout  = \alu|Mux9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[6]~feeder .lut_mask = 16'hF0F0;
defparam \alu|resultado[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N29
dffeas \alu|resultado[6] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[6] .is_wysiwyg = "true";
defparam \alu|resultado[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N8
cycloneive_lcell_comb \Mul|resL[6] (
// Equation(s):
// \Mul|resL [6] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [6]))

	.dataa(\Mul|resL [6]),
	.datab(\Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [6]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[6] .lut_mask = 16'hCCAA;
defparam \Mul|resL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N18
cycloneive_lcell_comb \Mul|resH[6] (
// Equation(s):
// \Mul|resH [6] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT22 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [6]))

	.dataa(gnd),
	.datab(\Mul|resH [6]),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [6]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[6] .lut_mask = 16'hF0CC;
defparam \Mul|resH[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N10
cycloneive_lcell_comb \alu|Mux9~7 (
// Equation(s):
// \alu|Mux9~7_combout  = (\alu|Mux9~1_combout  & (((\alu|Mux9~2_combout ) # (\Mul|resH [6])))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[6]~10_combout  & (!\alu|Mux9~2_combout )))

	.dataa(\muxAluB|resultado[6]~10_combout ),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux9~2_combout ),
	.datad(\Mul|resH [6]),
	.cin(gnd),
	.combout(\alu|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~7 .lut_mask = 16'hCEC2;
defparam \alu|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N4
cycloneive_lcell_comb \alu|Mux9~8 (
// Equation(s):
// \alu|Mux9~8_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux9~7_combout  & (\alu|resultado [6])) # (!\alu|Mux9~7_combout  & ((\Mul|resL [6]))))) # (!\alu|Mux9~2_combout  & (((\alu|Mux9~7_combout ))))

	.dataa(\alu|resultado [6]),
	.datab(\Mul|resL [6]),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mux9~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~8 .lut_mask = 16'hAFC0;
defparam \alu|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N26
cycloneive_lcell_comb \alu|Mux9~9 (
// Equation(s):
// \alu|Mux9~9_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~50_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~345_combout )))) # (!\alu|Mux9~3_combout  & (((\alu|Mux9~4_combout ))))

	.dataa(\banco|registradores~345_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Mux9~4_combout ),
	.datad(\alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~9 .lut_mask = 16'hF838;
defparam \alu|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N30
cycloneive_lcell_comb \alu|Mux9~10 (
// Equation(s):
// \alu|Mux9~10_combout  = (\ctrl|controle_b [13] & ((\alu|Mux9~9_combout  & ((\alu|Mux9~8_combout ))) # (!\alu|Mux9~9_combout  & (\alu|resultado~7_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux9~9_combout ))))

	.dataa(\alu|resultado~7_combout ),
	.datab(\ctrl|controle_b [13]),
	.datac(\alu|Mux9~8_combout ),
	.datad(\alu|Mux9~9_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~10 .lut_mask = 16'hF388;
defparam \alu|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N6
cycloneive_lcell_comb \alu|Mux9~5 (
// Equation(s):
// \alu|Mux9~5_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~345_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~325_combout )))))

	.dataa(\banco|registradores~345_combout ),
	.datab(\alu|Mux14~1_combout ),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~325_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~5 .lut_mask = 16'h8488;
defparam \alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N0
cycloneive_lcell_comb \alu|Mux9~11 (
// Equation(s):
// \alu|Mux9~11_combout  = (\alu|Mux9~6_combout ) # ((\alu|Mux9~5_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux9~10_combout )))

	.dataa(\alu|Mux9~6_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux9~10_combout ),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~11 .lut_mask = 16'hFFEA;
defparam \alu|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N28
cycloneive_lcell_comb \banco|registradores~344 (
// Equation(s):
// \banco|registradores~344_combout  = (\banco|registradores_rtl_0_bypass [20] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [19])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a5 
// ))))) # (!\banco|registradores_rtl_0_bypass [20] & (\banco|registradores_rtl_0_bypass [19]))

	.dataa(\banco|registradores_rtl_0_bypass [20]),
	.datab(\banco|registradores_rtl_0_bypass [19]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\banco|registradores~344_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~344 .lut_mask = 16'hCEC4;
defparam \banco|registradores~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N28
cycloneive_lcell_comb \Mul|resH[5] (
// Equation(s):
// \Mul|resH [5] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT21 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [5]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resH [5]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(gnd),
	.combout(\Mul|resH [5]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[5] .lut_mask = 16'hEE44;
defparam \Mul|resH[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N25
dffeas \alu|resultado[5] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|Mux10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[5] .is_wysiwyg = "true";
defparam \alu|resultado[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N18
cycloneive_lcell_comb \Mul|resL[5] (
// Equation(s):
// \Mul|resL [5] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [5]))

	.dataa(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datab(\Mul|resL [5]),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\Mul|resL [5]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[5] .lut_mask = 16'hEE44;
defparam \Mul|resL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N0
cycloneive_lcell_comb \alu|Mux10~2 (
// Equation(s):
// \alu|Mux10~2_combout  = (\alu|Mux9~2_combout  & (((\alu|Mux9~1_combout ) # (\Mul|resL [5])))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[5]~11_combout  & (!\alu|Mux9~1_combout )))

	.dataa(\muxAluB|resultado[5]~11_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\Mul|resL [5]),
	.cin(gnd),
	.combout(\alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N2
cycloneive_lcell_comb \alu|Mux10~3 (
// Equation(s):
// \alu|Mux10~3_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux10~2_combout  & ((\alu|resultado [5]))) # (!\alu|Mux10~2_combout  & (\Mul|resH [5])))) # (!\alu|Mux9~1_combout  & (((\alu|Mux10~2_combout ))))

	.dataa(\Mul|resH [5]),
	.datab(\alu|resultado [5]),
	.datac(\alu|Mux9~1_combout ),
	.datad(\alu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~3 .lut_mask = 16'hCFA0;
defparam \alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N16
cycloneive_lcell_comb \alu|resultado~6 (
// Equation(s):
// \alu|resultado~6_combout  = (\banco|registradores~344_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~315_combout ))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~315_combout ),
	.datac(gnd),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\alu|resultado~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~6 .lut_mask = 16'hFF44;
defparam \alu|resultado~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N20
cycloneive_lcell_comb \alu|Mux10~4 (
// Equation(s):
// \alu|Mux10~4_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~47_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~344_combout  & (\alu|Mux9~3_combout )))

	.dataa(\banco|registradores~344_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Mux9~3_combout ),
	.datad(\alu|Add0~47_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~4 .lut_mask = 16'hEC2C;
defparam \alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N6
cycloneive_lcell_comb \alu|Mux10~5 (
// Equation(s):
// \alu|Mux10~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux10~4_combout  & (\alu|Mux10~3_combout )) # (!\alu|Mux10~4_combout  & ((\alu|resultado~6_combout ))))) # (!\ctrl|controle_b [13] & (((\alu|Mux10~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux10~3_combout ),
	.datac(\alu|resultado~6_combout ),
	.datad(\alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~5 .lut_mask = 16'hDDA0;
defparam \alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N4
cycloneive_lcell_comb \alu|Mux10~1 (
// Equation(s):
// \alu|Mux10~1_combout  = (!\ctrl|controle_b [4] & (\alu|Mux9~0_combout  & (\banco|registradores~344_combout  & \banco|registradores~315_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\alu|Mux9~0_combout ),
	.datac(\banco|registradores~344_combout ),
	.datad(\banco|registradores~315_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~1 .lut_mask = 16'h4000;
defparam \alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N12
cycloneive_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~344_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~315_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~315_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~0 .lut_mask = 16'hB040;
defparam \alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N24
cycloneive_lcell_comb \alu|Mux10~6 (
// Equation(s):
// \alu|Mux10~6_combout  = (\alu|Mux10~1_combout ) # ((\alu|Mux10~0_combout ) # ((\alu|Mux10~5_combout  & \alu|Mux14~0_combout )))

	.dataa(\alu|Mux10~5_combout ),
	.datab(\alu|Mux10~1_combout ),
	.datac(\alu|Mux14~0_combout ),
	.datad(\alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~6 .lut_mask = 16'hFFEC;
defparam \alu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N20
cycloneive_lcell_comb \banco|registradores~343 (
// Equation(s):
// \banco|registradores~343_combout  = (\banco|registradores_rtl_0_bypass [18] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [17])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a4 
// ))))) # (!\banco|registradores_rtl_0_bypass [18] & (\banco|registradores_rtl_0_bypass [17]))

	.dataa(\banco|registradores_rtl_0_bypass [18]),
	.datab(\banco|registradores_rtl_0_bypass [17]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\banco|registradores~343_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~343 .lut_mask = 16'hCEC4;
defparam \banco|registradores~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N18
cycloneive_lcell_comb \Mul|resL[4] (
// Equation(s):
// \Mul|resL [4] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [4]))

	.dataa(gnd),
	.datab(\Mul|resL [4]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\Mul|resL [4]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[4] .lut_mask = 16'hFC0C;
defparam \Mul|resL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N5
dffeas \alu|resultado[4] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[4] .is_wysiwyg = "true";
defparam \alu|resultado[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N28
cycloneive_lcell_comb \Mul|resH[4] (
// Equation(s):
// \Mul|resH [4] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT20 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [4]))

	.dataa(gnd),
	.datab(\Mul|resH [4]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.cin(gnd),
	.combout(\Mul|resH [4]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[4] .lut_mask = 16'hFC0C;
defparam \Mul|resH[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N2
cycloneive_lcell_comb \alu|Mux11~2 (
// Equation(s):
// \alu|Mux11~2_combout  = (\alu|Mux9~1_combout  & (((\alu|Mux9~2_combout ) # (\Mul|resH [4])))) # (!\alu|Mux9~1_combout  & (\muxAluB|resultado[4]~12_combout  & (!\alu|Mux9~2_combout )))

	.dataa(\muxAluB|resultado[4]~12_combout ),
	.datab(\alu|Mux9~1_combout ),
	.datac(\alu|Mux9~2_combout ),
	.datad(\Mul|resH [4]),
	.cin(gnd),
	.combout(\alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~2 .lut_mask = 16'hCEC2;
defparam \alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N24
cycloneive_lcell_comb \alu|Mux11~3 (
// Equation(s):
// \alu|Mux11~3_combout  = (\alu|Mux9~2_combout  & ((\alu|Mux11~2_combout  & ((\alu|resultado [4]))) # (!\alu|Mux11~2_combout  & (\Mul|resL [4])))) # (!\alu|Mux9~2_combout  & (((\alu|Mux11~2_combout ))))

	.dataa(\Mul|resL [4]),
	.datab(\alu|resultado [4]),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~3 .lut_mask = 16'hCFA0;
defparam \alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N4
cycloneive_lcell_comb \alu|resultado~5 (
// Equation(s):
// \alu|resultado~5_combout  = (\banco|registradores~343_combout ) # ((!\ctrl|controle_b [4] & \banco|registradores~305_combout ))

	.dataa(\banco|registradores~343_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~305_combout ),
	.cin(gnd),
	.combout(\alu|resultado~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~5 .lut_mask = 16'hBBAA;
defparam \alu|resultado~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N10
cycloneive_lcell_comb \alu|Mux11~4 (
// Equation(s):
// \alu|Mux11~4_combout  = (\alu|Mux9~3_combout  & ((\alu|Mux9~4_combout  & ((\alu|Add0~44_combout ))) # (!\alu|Mux9~4_combout  & (\banco|registradores~343_combout )))) # (!\alu|Mux9~3_combout  & (((\alu|Mux9~4_combout ))))

	.dataa(\banco|registradores~343_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Mux9~4_combout ),
	.datad(\alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~4 .lut_mask = 16'hF838;
defparam \alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N16
cycloneive_lcell_comb \alu|Mux11~5 (
// Equation(s):
// \alu|Mux11~5_combout  = (\ctrl|controle_b [13] & ((\alu|Mux11~4_combout  & (\alu|Mux11~3_combout )) # (!\alu|Mux11~4_combout  & ((\alu|resultado~5_combout ))))) # (!\ctrl|controle_b [13] & (((\alu|Mux11~4_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux11~3_combout ),
	.datac(\alu|resultado~5_combout ),
	.datad(\alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~5 .lut_mask = 16'hDDA0;
defparam \alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N8
cycloneive_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = (\alu|Mux14~1_combout  & (\banco|registradores~343_combout  $ (((!\ctrl|controle_b [4] & \banco|registradores~305_combout )))))

	.dataa(\alu|Mux14~1_combout ),
	.datab(\ctrl|controle_b [4]),
	.datac(\banco|registradores~343_combout ),
	.datad(\banco|registradores~305_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~0 .lut_mask = 16'h82A0;
defparam \alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N26
cycloneive_lcell_comb \alu|Mux11~1 (
// Equation(s):
// \alu|Mux11~1_combout  = (!\ctrl|controle_b [4] & (\alu|Mux9~0_combout  & (\banco|registradores~343_combout  & \banco|registradores~305_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\alu|Mux9~0_combout ),
	.datac(\banco|registradores~343_combout ),
	.datad(\banco|registradores~305_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~1 .lut_mask = 16'h4000;
defparam \alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N12
cycloneive_lcell_comb \alu|Mux11~6 (
// Equation(s):
// \alu|Mux11~6_combout  = (\alu|Mux11~0_combout ) # ((\alu|Mux11~1_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux11~5_combout )))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|Mux11~5_combout ),
	.datac(\alu|Mux11~0_combout ),
	.datad(\alu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~6 .lut_mask = 16'hFFF8;
defparam \alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N16
cycloneive_lcell_comb \banco|registradores~342 (
// Equation(s):
// \banco|registradores~342_combout  = (\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [15])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0_bypass [16] & ((\banco|registradores_rtl_0|auto_generated|ram_block1a3 
// ))) # (!\banco|registradores_rtl_0_bypass [16] & (\banco|registradores_rtl_0_bypass [15]))))

	.dataa(\banco|registradores_rtl_0_bypass [15]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [16]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\banco|registradores~342_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~342 .lut_mask = 16'hBA8A;
defparam \banco|registradores~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N0
cycloneive_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = (\banco|registradores~342_combout  & ((\muxAluB|resultado[3]~13_combout  & (\alu|Mux9~0_combout )) # (!\muxAluB|resultado[3]~13_combout  & ((\alu|Mux14~1_combout ))))) # (!\banco|registradores~342_combout  & (((\alu|Mux14~1_combout 
//  & \muxAluB|resultado[3]~13_combout ))))

	.dataa(\alu|Mux9~0_combout ),
	.datab(\banco|registradores~342_combout ),
	.datac(\alu|Mux14~1_combout ),
	.datad(\muxAluB|resultado[3]~13_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~0 .lut_mask = 16'hB8C0;
defparam \alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N10
cycloneive_lcell_comb \alu|resultado~4 (
// Equation(s):
// \alu|resultado~4_combout  = (\banco|registradores~342_combout ) # ((\ctrl|controle_b [4] & ((\ctrl|regs_b [3]))) # (!\ctrl|controle_b [4] & (\banco|registradores~295_combout )))

	.dataa(\ctrl|controle_b [4]),
	.datab(\banco|registradores~295_combout ),
	.datac(\ctrl|regs_b [3]),
	.datad(\banco|registradores~342_combout ),
	.cin(gnd),
	.combout(\alu|resultado~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~4 .lut_mask = 16'hFFE4;
defparam \alu|resultado~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N4
cycloneive_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~41_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~342_combout  & (\alu|Mux9~3_combout )))

	.dataa(\alu|Mux9~4_combout ),
	.datab(\banco|registradores~342_combout ),
	.datac(\alu|Mux9~3_combout ),
	.datad(\alu|Add0~41_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~3 .lut_mask = 16'hEA4A;
defparam \alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N6
cycloneive_lcell_comb \Mul|resH[3] (
// Equation(s):
// \Mul|resH [3] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT19 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [3]))

	.dataa(\Mul|resH [3]),
	.datab(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datac(gnd),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.cin(gnd),
	.combout(\Mul|resH [3]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[3] .lut_mask = 16'hEE22;
defparam \Mul|resH[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N3
dffeas \alu|resultado[3] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[3] .is_wysiwyg = "true";
defparam \alu|resultado[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N28
cycloneive_lcell_comb \Mul|resL[3] (
// Equation(s):
// \Mul|resL [3] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [3]))

	.dataa(\Mul|resL [3]),
	.datab(\Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [3]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[3] .lut_mask = 16'hCCAA;
defparam \Mul|resL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N0
cycloneive_lcell_comb \alu|Mux12~1 (
// Equation(s):
// \alu|Mux12~1_combout  = (\alu|Mux9~2_combout  & (((\Mul|resL [3]) # (\alu|Mux9~1_combout )))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[3]~13_combout  & ((!\alu|Mux9~1_combout ))))

	.dataa(\muxAluB|resultado[3]~13_combout ),
	.datab(\Mul|resL [3]),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~1 .lut_mask = 16'hF0CA;
defparam \alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N14
cycloneive_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux12~1_combout  & ((\alu|resultado [3]))) # (!\alu|Mux12~1_combout  & (\Mul|resH [3])))) # (!\alu|Mux9~1_combout  & (((\alu|Mux12~1_combout ))))

	.dataa(\Mul|resH [3]),
	.datab(\alu|resultado [3]),
	.datac(\alu|Mux9~1_combout ),
	.datad(\alu|Mux12~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~2 .lut_mask = 16'hCFA0;
defparam \alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N22
cycloneive_lcell_comb \alu|Mux12~4 (
// Equation(s):
// \alu|Mux12~4_combout  = (\ctrl|controle_b [13] & ((\alu|Mux12~3_combout  & ((\alu|Mux12~2_combout ))) # (!\alu|Mux12~3_combout  & (\alu|resultado~4_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux12~3_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|resultado~4_combout ),
	.datac(\alu|Mux12~3_combout ),
	.datad(\alu|Mux12~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~4 .lut_mask = 16'hF858;
defparam \alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N18
cycloneive_lcell_comb \alu|Mux12~5 (
// Equation(s):
// \alu|Mux12~5_combout  = (\alu|Mux12~0_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\alu|Mux14~0_combout ),
	.datac(\alu|Mux12~0_combout ),
	.datad(\alu|Mux12~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~5 .lut_mask = 16'hFCF0;
defparam \alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N8
cycloneive_lcell_comb \banco|registradores~341 (
// Equation(s):
// \banco|registradores~341_combout  = (\banco|registradores_rtl_0_bypass [14] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [13])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a2 
// ))))) # (!\banco|registradores_rtl_0_bypass [14] & (((\banco|registradores_rtl_0_bypass [13]))))

	.dataa(\banco|registradores_rtl_0_bypass [14]),
	.datab(\banco|registradores~338_combout ),
	.datac(\banco|registradores_rtl_0_bypass [13]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\banco|registradores~341_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~341 .lut_mask = 16'hF2D0;
defparam \banco|registradores~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N20
cycloneive_lcell_comb \Mul|resL[2] (
// Equation(s):
// \Mul|resL [2] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resL [2]))

	.dataa(gnd),
	.datab(\Mul|resL [2]),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\Mul|resL [2]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[2] .lut_mask = 16'hFC0C;
defparam \Mul|resL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N2
cycloneive_lcell_comb \alu|resultado[2]~feeder (
// Equation(s):
// \alu|resultado[2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[2]~feeder .lut_mask = 16'hF0F0;
defparam \alu|resultado[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N3
dffeas \alu|resultado[2] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[2] .is_wysiwyg = "true";
defparam \alu|resultado[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N30
cycloneive_lcell_comb \Mul|resH[2] (
// Equation(s):
// \Mul|resH [2] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT18 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [2]))

	.dataa(\Mul|resH [2]),
	.datab(gnd),
	.datac(\Mul|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [2]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[2] .lut_mask = 16'hF0AA;
defparam \Mul|resH[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N14
cycloneive_lcell_comb \alu|Mux13~1 (
// Equation(s):
// \alu|Mux13~1_combout  = (\alu|Mux9~1_combout  & ((\Mul|resH [2]) # ((\alu|Mux9~2_combout )))) # (!\alu|Mux9~1_combout  & (((\muxAluB|resultado[2]~14_combout  & !\alu|Mux9~2_combout ))))

	.dataa(\Mul|resH [2]),
	.datab(\muxAluB|resultado[2]~14_combout ),
	.datac(\alu|Mux9~1_combout ),
	.datad(\alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~1 .lut_mask = 16'hF0AC;
defparam \alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N24
cycloneive_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = (\alu|Mux13~1_combout  & (((\alu|resultado [2]) # (!\alu|Mux9~2_combout )))) # (!\alu|Mux13~1_combout  & (\Mul|resL [2] & ((\alu|Mux9~2_combout ))))

	.dataa(\Mul|resL [2]),
	.datab(\alu|resultado [2]),
	.datac(\alu|Mux13~1_combout ),
	.datad(\alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~2 .lut_mask = 16'hCAF0;
defparam \alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N26
cycloneive_lcell_comb \alu|resultado~3 (
// Equation(s):
// \alu|resultado~3_combout  = (\banco|registradores~341_combout ) # ((\ctrl|controle_b [4] & (\ctrl|regs_b [2])) # (!\ctrl|controle_b [4] & ((\banco|registradores~285_combout ))))

	.dataa(\banco|registradores~341_combout ),
	.datab(\ctrl|regs_b [2]),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~285_combout ),
	.cin(gnd),
	.combout(\alu|resultado~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~3 .lut_mask = 16'hEFEA;
defparam \alu|resultado~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N6
cycloneive_lcell_comb \alu|Mux13~3 (
// Equation(s):
// \alu|Mux13~3_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~37_combout )) # (!\alu|Mux9~3_combout ))) # (!\alu|Mux9~4_combout  & (\alu|Mux9~3_combout  & ((\banco|registradores~341_combout ))))

	.dataa(\alu|Mux9~4_combout ),
	.datab(\alu|Mux9~3_combout ),
	.datac(\alu|Add0~37_combout ),
	.datad(\banco|registradores~341_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~3 .lut_mask = 16'hE6A2;
defparam \alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N18
cycloneive_lcell_comb \alu|Mux13~4 (
// Equation(s):
// \alu|Mux13~4_combout  = (\ctrl|controle_b [13] & ((\alu|Mux13~3_combout  & (\alu|Mux13~2_combout )) # (!\alu|Mux13~3_combout  & ((\alu|resultado~3_combout ))))) # (!\ctrl|controle_b [13] & (((\alu|Mux13~3_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux13~2_combout ),
	.datac(\alu|resultado~3_combout ),
	.datad(\alu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~4 .lut_mask = 16'hDDA0;
defparam \alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N4
cycloneive_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = (\banco|registradores~341_combout  & ((\muxAluB|resultado[2]~14_combout  & ((\alu|Mux9~0_combout ))) # (!\muxAluB|resultado[2]~14_combout  & (\alu|Mux14~1_combout )))) # (!\banco|registradores~341_combout  & (\alu|Mux14~1_combout  
// & ((\muxAluB|resultado[2]~14_combout ))))

	.dataa(\banco|registradores~341_combout ),
	.datab(\alu|Mux14~1_combout ),
	.datac(\alu|Mux9~0_combout ),
	.datad(\muxAluB|resultado[2]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~0 .lut_mask = 16'hE488;
defparam \alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N26
cycloneive_lcell_comb \alu|Mux13~5 (
// Equation(s):
// \alu|Mux13~5_combout  = (\alu|Mux13~0_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux13~4_combout ))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|Mux13~4_combout ),
	.datac(gnd),
	.datad(\alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~5 .lut_mask = 16'hFF88;
defparam \alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N10
cycloneive_lcell_comb \banco|registradores~340 (
// Equation(s):
// \banco|registradores~340_combout  = (\banco|registradores_rtl_0_bypass [12] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [11])) # (!\banco|registradores~338_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a1 
// ))))) # (!\banco|registradores_rtl_0_bypass [12] & (\banco|registradores_rtl_0_bypass [11]))

	.dataa(\banco|registradores_rtl_0_bypass [11]),
	.datab(\banco|registradores_rtl_0_bypass [12]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\banco|registradores~340_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~340 .lut_mask = 16'hAEA2;
defparam \banco|registradores~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N4
cycloneive_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = (\banco|registradores~340_combout  & ((\muxAluB|resultado[1]~15_combout  & (\alu|Mux9~0_combout )) # (!\muxAluB|resultado[1]~15_combout  & ((\alu|Mux14~1_combout ))))) # (!\banco|registradores~340_combout  & (((\alu|Mux14~1_combout 
//  & \muxAluB|resultado[1]~15_combout ))))

	.dataa(\alu|Mux9~0_combout ),
	.datab(\alu|Mux14~1_combout ),
	.datac(\banco|registradores~340_combout ),
	.datad(\muxAluB|resultado[1]~15_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~2 .lut_mask = 16'hACC0;
defparam \alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N8
cycloneive_lcell_comb \alu|Mux14~5 (
// Equation(s):
// \alu|Mux14~5_combout  = (\alu|Mux9~4_combout  & (((\alu|Add0~33_combout ) # (!\alu|Mux9~3_combout )))) # (!\alu|Mux9~4_combout  & (\banco|registradores~340_combout  & (\alu|Mux9~3_combout )))

	.dataa(\banco|registradores~340_combout ),
	.datab(\alu|Mux9~4_combout ),
	.datac(\alu|Mux9~3_combout ),
	.datad(\alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~5 .lut_mask = 16'hEC2C;
defparam \alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N29
dffeas \alu|resultado[1] (
	.clk(!\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\alu|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[1] .is_wysiwyg = "true";
defparam \alu|resultado[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N2
cycloneive_lcell_comb \Mul|resH[1] (
// Equation(s):
// \Mul|resH [1] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|Mult0|auto_generated|mac_out2~DATAOUT17 )) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|resH [1])))

	.dataa(\Mul|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Mul|resH [1]),
	.datac(gnd),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resH [1]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[1] .lut_mask = 16'hAACC;
defparam \Mul|resH[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N24
cycloneive_lcell_comb \Mul|resL[1] (
// Equation(s):
// \Mul|resL [1] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|Mult0|auto_generated|mac_out2~DATAOUT1 )) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|resL [1])))

	.dataa(\Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\Mul|resL [1]),
	.datac(gnd),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [1]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[1] .lut_mask = 16'hAACC;
defparam \Mul|resL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N20
cycloneive_lcell_comb \alu|Mux14~3 (
// Equation(s):
// \alu|Mux14~3_combout  = (\alu|Mux9~1_combout  & (\alu|Mux9~2_combout )) # (!\alu|Mux9~1_combout  & ((\alu|Mux9~2_combout  & ((\Mul|resL [1]))) # (!\alu|Mux9~2_combout  & (\muxAluB|resultado[1]~15_combout ))))

	.dataa(\alu|Mux9~1_combout ),
	.datab(\alu|Mux9~2_combout ),
	.datac(\muxAluB|resultado[1]~15_combout ),
	.datad(\Mul|resL [1]),
	.cin(gnd),
	.combout(\alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~3 .lut_mask = 16'hDC98;
defparam \alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N30
cycloneive_lcell_comb \alu|Mux14~4 (
// Equation(s):
// \alu|Mux14~4_combout  = (\alu|Mux9~1_combout  & ((\alu|Mux14~3_combout  & (\alu|resultado [1])) # (!\alu|Mux14~3_combout  & ((\Mul|resH [1]))))) # (!\alu|Mux9~1_combout  & (((\alu|Mux14~3_combout ))))

	.dataa(\alu|Mux9~1_combout ),
	.datab(\alu|resultado [1]),
	.datac(\Mul|resH [1]),
	.datad(\alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~4 .lut_mask = 16'hDDA0;
defparam \alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N26
cycloneive_lcell_comb \alu|resultado~2 (
// Equation(s):
// \alu|resultado~2_combout  = (\banco|registradores~340_combout ) # ((\ctrl|controle_b [4] & (\ctrl|regs_b [1])) # (!\ctrl|controle_b [4] & ((\banco|registradores~275_combout ))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|regs_b [1]),
	.datac(\banco|registradores~340_combout ),
	.datad(\banco|registradores~275_combout ),
	.cin(gnd),
	.combout(\alu|resultado~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~2 .lut_mask = 16'hFDF8;
defparam \alu|resultado~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N26
cycloneive_lcell_comb \alu|Mux14~6 (
// Equation(s):
// \alu|Mux14~6_combout  = (\ctrl|controle_b [13] & ((\alu|Mux14~5_combout  & (\alu|Mux14~4_combout )) # (!\alu|Mux14~5_combout  & ((\alu|resultado~2_combout ))))) # (!\ctrl|controle_b [13] & (\alu|Mux14~5_combout ))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux14~5_combout ),
	.datac(\alu|Mux14~4_combout ),
	.datad(\alu|resultado~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~6 .lut_mask = 16'hE6C4;
defparam \alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N12
cycloneive_lcell_comb \alu|Mux14~7 (
// Equation(s):
// \alu|Mux14~7_combout  = (\alu|Mux14~2_combout ) # ((\alu|Mux14~0_combout  & \alu|Mux14~6_combout ))

	.dataa(\alu|Mux14~2_combout ),
	.datab(\alu|Mux14~0_combout ),
	.datac(gnd),
	.datad(\alu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~7 .lut_mask = 16'hEEAA;
defparam \alu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N2
cycloneive_lcell_comb \banco|registradores~339 (
// Equation(s):
// \banco|registradores~339_combout  = (\banco|registradores_rtl_0_bypass [10] & ((\banco|registradores~338_combout  & (\banco|registradores_rtl_0_bypass [9])) # (!\banco|registradores~338_combout  & 
// ((\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\banco|registradores_rtl_0_bypass [10] & (\banco|registradores_rtl_0_bypass [9]))

	.dataa(\banco|registradores_rtl_0_bypass [9]),
	.datab(\banco|registradores_rtl_0_bypass [10]),
	.datac(\banco|registradores~338_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco|registradores~339_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~339 .lut_mask = 16'hAEA2;
defparam \banco|registradores~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N30
cycloneive_lcell_comb \Mul|resH[0] (
// Equation(s):
// \Mul|resH [0] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|Mult0|auto_generated|mac_out2~DATAOUT16 ))) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|resH [0]))

	.dataa(\Mul|resH [0]),
	.datab(gnd),
	.datac(\ctrl|controle_b[10]~clkctrl_outclk ),
	.datad(\Mul|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.cin(gnd),
	.combout(\Mul|resH [0]),
	.cout());
// synopsys translate_off
defparam \Mul|resH[0] .lut_mask = 16'hFA0A;
defparam \Mul|resH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N0
cycloneive_lcell_comb \alu|Mux15~1 (
// Equation(s):
// \alu|Mux15~1_combout  = (\ctrl|controle_b [4] & (\ctrl|regs_b [0])) # (!\ctrl|controle_b [4] & ((\banco|registradores~265_combout )))

	.dataa(\ctrl|regs_b [0]),
	.datab(\ctrl|controle_b [4]),
	.datac(gnd),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~1 .lut_mask = 16'hBB88;
defparam \alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N14
cycloneive_lcell_comb \alu|Mux15~2 (
// Equation(s):
// \alu|Mux15~2_combout  = (\ctrl|controle_b [14] & (((\ctrl|controle_b [11])))) # (!\ctrl|controle_b [14] & ((\banco|registradores~339_combout  & ((!\alu|Mux15~1_combout ) # (!\ctrl|controle_b [11]))) # (!\banco|registradores~339_combout  & 
// ((\alu|Mux15~1_combout )))))

	.dataa(\banco|registradores~339_combout ),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [14]),
	.datad(\alu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~2 .lut_mask = 16'hC7CA;
defparam \alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N24
cycloneive_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = (\alu|Equal0~4_combout  & (\alu|resultado [0])) # (!\alu|Equal0~4_combout  & ((\muxAluB|resultado[0]~0_combout )))

	.dataa(gnd),
	.datab(\alu|resultado [0]),
	.datac(\muxAluB|resultado[0]~0_combout ),
	.datad(\alu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~0 .lut_mask = 16'hCCF0;
defparam \alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N8
cycloneive_lcell_comb \alu|Mux15~3 (
// Equation(s):
// \alu|Mux15~3_combout  = (\ctrl|controle_b [14] & ((\alu|Mux15~2_combout  & (\Mul|resH [0])) # (!\alu|Mux15~2_combout  & ((\alu|Mux15~0_combout ))))) # (!\ctrl|controle_b [14] & (((\alu|Mux15~2_combout ))))

	.dataa(\Mul|resH [0]),
	.datab(\ctrl|controle_b [14]),
	.datac(\alu|Mux15~2_combout ),
	.datad(\alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~3 .lut_mask = 16'hBCB0;
defparam \alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N8
cycloneive_lcell_comb \Mul|resL[0] (
// Equation(s):
// \Mul|resL [0] = (GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & (\Mul|Mult0|auto_generated|mac_out2~dataout )) # (!GLOBAL(\ctrl|controle_b[10]~clkctrl_outclk ) & ((\Mul|resL [0])))

	.dataa(\Mul|Mult0|auto_generated|mac_out2~dataout ),
	.datab(gnd),
	.datac(\Mul|resL [0]),
	.datad(\ctrl|controle_b[10]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mul|resL [0]),
	.cout());
// synopsys translate_off
defparam \Mul|resL[0] .lut_mask = 16'hAAF0;
defparam \Mul|resL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N6
cycloneive_lcell_comb \alu|Mux15~8 (
// Equation(s):
// \alu|Mux15~8_combout  = (\banco|registradores~339_combout  & ((\ctrl|controle_b [11]) # ((!\ctrl|controle_b [14] & \muxAluB|resultado[0]~0_combout )))) # (!\banco|registradores~339_combout  & (\ctrl|controle_b [11] & ((\ctrl|controle_b [14]) # 
// (\muxAluB|resultado[0]~0_combout ))))

	.dataa(\banco|registradores~339_combout ),
	.datab(\ctrl|controle_b [14]),
	.datac(\muxAluB|resultado[0]~0_combout ),
	.datad(\ctrl|controle_b [11]),
	.cin(gnd),
	.combout(\alu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~8 .lut_mask = 16'hFE20;
defparam \alu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N4
cycloneive_lcell_comb \alu|Mux15~9 (
// Equation(s):
// \alu|Mux15~9_combout  = (\ctrl|controle_b [14] & ((\alu|Mux15~8_combout  & (\alu|resultado [0])) # (!\alu|Mux15~8_combout  & ((\Mul|resL [0]))))) # (!\ctrl|controle_b [14] & (((\alu|Mux15~8_combout ))))

	.dataa(\alu|resultado [0]),
	.datab(\ctrl|controle_b [14]),
	.datac(\Mul|resL [0]),
	.datad(\alu|Mux15~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~9 .lut_mask = 16'hBBC0;
defparam \alu|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N14
cycloneive_lcell_comb \alu|resultado~1 (
// Equation(s):
// \alu|resultado~1_combout  = \banco|registradores~339_combout  $ (((\ctrl|controle_b [4] & (\ctrl|regs_b [0])) # (!\ctrl|controle_b [4] & ((\banco|registradores~265_combout )))))

	.dataa(\ctrl|controle_b [4]),
	.datab(\ctrl|regs_b [0]),
	.datac(\banco|registradores~265_combout ),
	.datad(\banco|registradores~339_combout ),
	.cin(gnd),
	.combout(\alu|resultado~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~1 .lut_mask = 16'h27D8;
defparam \alu|resultado~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N22
cycloneive_lcell_comb \alu|Mux15~6 (
// Equation(s):
// \alu|Mux15~6_combout  = (\ctrl|controle_b [11] & (((\alu|Add0~29_combout )))) # (!\ctrl|controle_b [11] & ((\ctrl|controle_b [14] & (\alu|resultado~1_combout )) # (!\ctrl|controle_b [14] & ((\alu|Add0~29_combout )))))

	.dataa(\alu|resultado~1_combout ),
	.datab(\ctrl|controle_b [11]),
	.datac(\ctrl|controle_b [14]),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~6 .lut_mask = 16'hEF20;
defparam \alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N12
cycloneive_lcell_comb \alu|resultado~0 (
// Equation(s):
// \alu|resultado~0_combout  = (\banco|registradores~339_combout  & ((\ctrl|controle_b [4] & (\ctrl|regs_b [0])) # (!\ctrl|controle_b [4] & ((\banco|registradores~265_combout )))))

	.dataa(\ctrl|regs_b [0]),
	.datab(\banco|registradores~265_combout ),
	.datac(\ctrl|controle_b [4]),
	.datad(\banco|registradores~339_combout ),
	.cin(gnd),
	.combout(\alu|resultado~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~0 .lut_mask = 16'hAC00;
defparam \alu|resultado~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N0
cycloneive_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_cout  = CARRY((\banco|registradores~339_combout  & !\muxAluB|resultado[0]~0_combout ))

	.dataa(\banco|registradores~339_combout ),
	.datab(\muxAluB|resultado[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N2
cycloneive_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_cout  = CARRY((\muxAluB|resultado[1]~15_combout  & ((!\alu|LessThan0~1_cout ) # (!\banco|registradores~340_combout ))) # (!\muxAluB|resultado[1]~15_combout  & (!\banco|registradores~340_combout  & !\alu|LessThan0~1_cout )))

	.dataa(\muxAluB|resultado[1]~15_combout ),
	.datab(\banco|registradores~340_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~1_cout ),
	.combout(),
	.cout(\alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \alu|LessThan0~3 .lut_mask = 16'h002B;
defparam \alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N4
cycloneive_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_cout  = CARRY((\banco|registradores~341_combout  & ((!\alu|LessThan0~3_cout ) # (!\muxAluB|resultado[2]~14_combout ))) # (!\banco|registradores~341_combout  & (!\muxAluB|resultado[2]~14_combout  & !\alu|LessThan0~3_cout )))

	.dataa(\banco|registradores~341_combout ),
	.datab(\muxAluB|resultado[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~3_cout ),
	.combout(),
	.cout(\alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \alu|LessThan0~5 .lut_mask = 16'h002B;
defparam \alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N6
cycloneive_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_cout  = CARRY((\banco|registradores~342_combout  & (\muxAluB|resultado[3]~13_combout  & !\alu|LessThan0~5_cout )) # (!\banco|registradores~342_combout  & ((\muxAluB|resultado[3]~13_combout ) # (!\alu|LessThan0~5_cout ))))

	.dataa(\banco|registradores~342_combout ),
	.datab(\muxAluB|resultado[3]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~5_cout ),
	.combout(),
	.cout(\alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \alu|LessThan0~7 .lut_mask = 16'h004D;
defparam \alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N8
cycloneive_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_cout  = CARRY((\muxAluB|resultado[4]~12_combout  & (\banco|registradores~343_combout  & !\alu|LessThan0~7_cout )) # (!\muxAluB|resultado[4]~12_combout  & ((\banco|registradores~343_combout ) # (!\alu|LessThan0~7_cout ))))

	.dataa(\muxAluB|resultado[4]~12_combout ),
	.datab(\banco|registradores~343_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~7_cout ),
	.combout(),
	.cout(\alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \alu|LessThan0~9 .lut_mask = 16'h004D;
defparam \alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N10
cycloneive_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_cout  = CARRY((\muxAluB|resultado[5]~11_combout  & ((!\alu|LessThan0~9_cout ) # (!\banco|registradores~344_combout ))) # (!\muxAluB|resultado[5]~11_combout  & (!\banco|registradores~344_combout  & !\alu|LessThan0~9_cout )))

	.dataa(\muxAluB|resultado[5]~11_combout ),
	.datab(\banco|registradores~344_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~9_cout ),
	.combout(),
	.cout(\alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \alu|LessThan0~11 .lut_mask = 16'h002B;
defparam \alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N12
cycloneive_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_cout  = CARRY((\muxAluB|resultado[6]~10_combout  & (\banco|registradores~345_combout  & !\alu|LessThan0~11_cout )) # (!\muxAluB|resultado[6]~10_combout  & ((\banco|registradores~345_combout ) # (!\alu|LessThan0~11_cout ))))

	.dataa(\muxAluB|resultado[6]~10_combout ),
	.datab(\banco|registradores~345_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~11_cout ),
	.combout(),
	.cout(\alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \alu|LessThan0~13 .lut_mask = 16'h004D;
defparam \alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N14
cycloneive_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_cout  = CARRY((\muxAluB|resultado[7]~9_combout  & ((!\alu|LessThan0~13_cout ) # (!\banco|registradores~346_combout ))) # (!\muxAluB|resultado[7]~9_combout  & (!\banco|registradores~346_combout  & !\alu|LessThan0~13_cout )))

	.dataa(\muxAluB|resultado[7]~9_combout ),
	.datab(\banco|registradores~346_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~13_cout ),
	.combout(),
	.cout(\alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N16
cycloneive_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_cout  = CARRY((\muxAluB|resultado[8]~8_combout  & (\banco|registradores~347_combout  & !\alu|LessThan0~15_cout )) # (!\muxAluB|resultado[8]~8_combout  & ((\banco|registradores~347_combout ) # (!\alu|LessThan0~15_cout ))))

	.dataa(\muxAluB|resultado[8]~8_combout ),
	.datab(\banco|registradores~347_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~15_cout ),
	.combout(),
	.cout(\alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N18
cycloneive_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_cout  = CARRY((\banco|registradores~348_combout  & (\muxAluB|resultado[9]~7_combout  & !\alu|LessThan0~17_cout )) # (!\banco|registradores~348_combout  & ((\muxAluB|resultado[9]~7_combout ) # (!\alu|LessThan0~17_cout ))))

	.dataa(\banco|registradores~348_combout ),
	.datab(\muxAluB|resultado[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~17_cout ),
	.combout(),
	.cout(\alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \alu|LessThan0~19 .lut_mask = 16'h004D;
defparam \alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N20
cycloneive_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_cout  = CARRY((\muxAluB|resultado[10]~6_combout  & (\banco|registradores~349_combout  & !\alu|LessThan0~19_cout )) # (!\muxAluB|resultado[10]~6_combout  & ((\banco|registradores~349_combout ) # (!\alu|LessThan0~19_cout ))))

	.dataa(\muxAluB|resultado[10]~6_combout ),
	.datab(\banco|registradores~349_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~19_cout ),
	.combout(),
	.cout(\alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N22
cycloneive_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_cout  = CARRY((\banco|registradores~350_combout  & (\muxAluB|resultado[11]~5_combout  & !\alu|LessThan0~21_cout )) # (!\banco|registradores~350_combout  & ((\muxAluB|resultado[11]~5_combout ) # (!\alu|LessThan0~21_cout ))))

	.dataa(\banco|registradores~350_combout ),
	.datab(\muxAluB|resultado[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~21_cout ),
	.combout(),
	.cout(\alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \alu|LessThan0~23 .lut_mask = 16'h004D;
defparam \alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N24
cycloneive_lcell_comb \alu|LessThan0~25 (
// Equation(s):
// \alu|LessThan0~25_cout  = CARRY((\muxAluB|resultado[12]~4_combout  & (\banco|registradores~351_combout  & !\alu|LessThan0~23_cout )) # (!\muxAluB|resultado[12]~4_combout  & ((\banco|registradores~351_combout ) # (!\alu|LessThan0~23_cout ))))

	.dataa(\muxAluB|resultado[12]~4_combout ),
	.datab(\banco|registradores~351_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~23_cout ),
	.combout(),
	.cout(\alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \alu|LessThan0~25 .lut_mask = 16'h004D;
defparam \alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N26
cycloneive_lcell_comb \alu|LessThan0~27 (
// Equation(s):
// \alu|LessThan0~27_cout  = CARRY((\banco|registradores~352_combout  & (\muxAluB|resultado[13]~3_combout  & !\alu|LessThan0~25_cout )) # (!\banco|registradores~352_combout  & ((\muxAluB|resultado[13]~3_combout ) # (!\alu|LessThan0~25_cout ))))

	.dataa(\banco|registradores~352_combout ),
	.datab(\muxAluB|resultado[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~25_cout ),
	.combout(),
	.cout(\alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N28
cycloneive_lcell_comb \alu|LessThan0~29 (
// Equation(s):
// \alu|LessThan0~29_cout  = CARRY((\muxAluB|resultado[14]~2_combout  & (\banco|registradores~353_combout  & !\alu|LessThan0~27_cout )) # (!\muxAluB|resultado[14]~2_combout  & ((\banco|registradores~353_combout ) # (!\alu|LessThan0~27_cout ))))

	.dataa(\muxAluB|resultado[14]~2_combout ),
	.datab(\banco|registradores~353_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan0~27_cout ),
	.combout(),
	.cout(\alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N30
cycloneive_lcell_comb \alu|LessThan0~30 (
// Equation(s):
// \alu|LessThan0~30_combout  = (\muxAluB|resultado[15]~1_combout  & (\alu|LessThan0~29_cout  & \banco|registradores~354_combout )) # (!\muxAluB|resultado[15]~1_combout  & ((\alu|LessThan0~29_cout ) # (\banco|registradores~354_combout )))

	.dataa(\muxAluB|resultado[15]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco|registradores~354_combout ),
	.cin(\alu|LessThan0~29_cout ),
	.combout(\alu|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~30 .lut_mask = 16'hF550;
defparam \alu|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N18
cycloneive_lcell_comb \alu|Mux15~4 (
// Equation(s):
// \alu|Mux15~4_combout  = (\ctrl|controle_b [14] & (((\ctrl|controle_b [11])))) # (!\ctrl|controle_b [14] & ((\ctrl|controle_b [11] & (\alu|resultado~0_combout )) # (!\ctrl|controle_b [11] & ((\alu|LessThan0~30_combout )))))

	.dataa(\alu|resultado~0_combout ),
	.datab(\ctrl|controle_b [14]),
	.datac(\alu|LessThan0~30_combout ),
	.datad(\ctrl|controle_b [11]),
	.cin(gnd),
	.combout(\alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~4 .lut_mask = 16'hEE30;
defparam \alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N16
cycloneive_lcell_comb \alu|Mux15~5 (
// Equation(s):
// \alu|Mux15~5_combout  = (\ctrl|controle_b [14] & ((\alu|Mux15~4_combout  & (\banco|registradores~339_combout )) # (!\alu|Mux15~4_combout  & ((\alu|Add0~29_combout ))))) # (!\ctrl|controle_b [14] & (((\alu|Mux15~4_combout ))))

	.dataa(\banco|registradores~339_combout ),
	.datab(\alu|Add0~29_combout ),
	.datac(\ctrl|controle_b [14]),
	.datad(\alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~5 .lut_mask = 16'hAFC0;
defparam \alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N20
cycloneive_lcell_comb \alu|Mux15~7 (
// Equation(s):
// \alu|Mux15~7_combout  = (\ctrl|controle_b [13] & (\ctrl|controle_b [12])) # (!\ctrl|controle_b [13] & ((\ctrl|controle_b [12] & ((\alu|Mux15~5_combout ))) # (!\ctrl|controle_b [12] & (\alu|Mux15~6_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\ctrl|controle_b [12]),
	.datac(\alu|Mux15~6_combout ),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~7 .lut_mask = 16'hDC98;
defparam \alu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N26
cycloneive_lcell_comb \alu|Mux15~10 (
// Equation(s):
// \alu|Mux15~10_combout  = (\ctrl|controle_b [13] & ((\alu|Mux15~7_combout  & ((\alu|Mux15~9_combout ))) # (!\alu|Mux15~7_combout  & (\alu|Mux15~3_combout )))) # (!\ctrl|controle_b [13] & (((\alu|Mux15~7_combout ))))

	.dataa(\ctrl|controle_b [13]),
	.datab(\alu|Mux15~3_combout ),
	.datac(\alu|Mux15~9_combout ),
	.datad(\alu|Mux15~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~10 .lut_mask = 16'hF588;
defparam \alu|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N8
cycloneive_lcell_comb \alu|resultado[0]~feeder (
// Equation(s):
// \alu|resultado[0]~feeder_combout  = \alu|Mux15~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|resultado[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~feeder .lut_mask = 16'hF0F0;
defparam \alu|resultado[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N9
dffeas \alu|resultado[0] (
	.clk(!\KEY[3]~input_o ),
	.d(\alu|resultado[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[0] .is_wysiwyg = "true";
defparam \alu|resultado[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N16
cycloneive_lcell_comb \conversor0|WideOr6~0 (
// Equation(s):
// \conversor0|WideOr6~0_combout  = (\alu|resultado [2] & (!\alu|resultado [1] & (\alu|resultado [0] $ (!\alu|resultado [3])))) # (!\alu|resultado [2] & (\alu|resultado [0] & (\alu|resultado [1] $ (!\alu|resultado [3]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr6~0 .lut_mask = 16'h2806;
defparam \conversor0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y73_N25
dffeas \conversor0|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[0] .is_wysiwyg = "true";
defparam \conversor0|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N10
cycloneive_lcell_comb \conversor0|WideOr5~0 (
// Equation(s):
// \conversor0|WideOr5~0_combout  = (\alu|resultado [1] & ((\alu|resultado [0] & ((\alu|resultado [3]))) # (!\alu|resultado [0] & (\alu|resultado [2])))) # (!\alu|resultado [1] & (\alu|resultado [2] & (\alu|resultado [0] $ (\alu|resultado [3]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr5~0 .lut_mask = 16'hE448;
defparam \conversor0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y73_N25
dffeas \conversor0|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[1] .is_wysiwyg = "true";
defparam \conversor0|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N16
cycloneive_lcell_comb \conversor0|WideOr4~0 (
// Equation(s):
// \conversor0|WideOr4~0_combout  = (\alu|resultado [3] & (\alu|resultado [2] & ((\alu|resultado [1]) # (!\alu|resultado [0])))) # (!\alu|resultado [3] & (!\alu|resultado [2] & (!\alu|resultado [0] & \alu|resultado [1])))

	.dataa(\alu|resultado [3]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [0]),
	.datad(\alu|resultado [1]),
	.cin(gnd),
	.combout(\conversor0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr4~0 .lut_mask = 16'h8908;
defparam \conversor0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N25
dffeas \conversor0|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[2] .is_wysiwyg = "true";
defparam \conversor0|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N12
cycloneive_lcell_comb \conversor0|WideOr3~0 (
// Equation(s):
// \conversor0|WideOr3~0_combout  = (\alu|resultado [1] & ((\alu|resultado [0] & (\alu|resultado [2])) # (!\alu|resultado [0] & (!\alu|resultado [2] & \alu|resultado [3])))) # (!\alu|resultado [1] & (!\alu|resultado [3] & (\alu|resultado [0] $ 
// (\alu|resultado [2]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr3~0 .lut_mask = 16'h9086;
defparam \conversor0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y50_N4
dffeas \conversor0|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[3] .is_wysiwyg = "true";
defparam \conversor0|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N6
cycloneive_lcell_comb \conversor0|WideOr2~0 (
// Equation(s):
// \conversor0|WideOr2~0_combout  = (\alu|resultado [1] & (\alu|resultado [0] & ((!\alu|resultado [3])))) # (!\alu|resultado [1] & ((\alu|resultado [2] & ((!\alu|resultado [3]))) # (!\alu|resultado [2] & (\alu|resultado [0]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr2~0 .lut_mask = 16'h02AE;
defparam \conversor0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y54_N18
dffeas \conversor0|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[4] .is_wysiwyg = "true";
defparam \conversor0|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N28
cycloneive_lcell_comb \conversor0|WideOr1~0 (
// Equation(s):
// \conversor0|WideOr1~0_combout  = (\alu|resultado [0] & (\alu|resultado [3] $ (((\alu|resultado [1]) # (!\alu|resultado [2]))))) # (!\alu|resultado [0] & (!\alu|resultado [2] & (\alu|resultado [1] & !\alu|resultado [3])))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr1~0 .lut_mask = 16'h08B2;
defparam \conversor0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y67_N18
dffeas \conversor0|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[5] .is_wysiwyg = "true";
defparam \conversor0|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N22
cycloneive_lcell_comb \conversor0|WideOr0~0 (
// Equation(s):
// \conversor0|WideOr0~0_combout  = (\alu|resultado [0] & (!\alu|resultado [3] & (\alu|resultado [2] $ (!\alu|resultado [1])))) # (!\alu|resultado [0] & (!\alu|resultado [1] & (\alu|resultado [2] $ (!\alu|resultado [3]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [2]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [3]),
	.cin(gnd),
	.combout(\conversor0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr0~0 .lut_mask = 16'h0483;
defparam \conversor0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y69_N4
dffeas \conversor0|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[6] .is_wysiwyg = "true";
defparam \conversor0|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N2
cycloneive_lcell_comb \conversor1|WideOr6~0 (
// Equation(s):
// \conversor1|WideOr6~0_combout  = (\alu|resultado [6] & (!\alu|resultado [5] & (\alu|resultado [4] $ (!\alu|resultado [7])))) # (!\alu|resultado [6] & (\alu|resultado [4] & (\alu|resultado [5] $ (!\alu|resultado [7]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [6]),
	.datac(\alu|resultado [5]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr6~0 .lut_mask = 16'h2806;
defparam \conversor1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y41_N4
dffeas \conversor1|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[0] .is_wysiwyg = "true";
defparam \conversor1|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N8
cycloneive_lcell_comb \conversor1|WideOr5~0 (
// Equation(s):
// \conversor1|WideOr5~0_combout  = (\alu|resultado [7] & ((\alu|resultado [4] & ((\alu|resultado [5]))) # (!\alu|resultado [4] & (\alu|resultado [6])))) # (!\alu|resultado [7] & (\alu|resultado [6] & (\alu|resultado [4] $ (\alu|resultado [5]))))

	.dataa(\alu|resultado [7]),
	.datab(\alu|resultado [4]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [5]),
	.cin(gnd),
	.combout(\conversor1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr5~0 .lut_mask = 16'hB860;
defparam \conversor1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N11
dffeas \conversor1|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[1] .is_wysiwyg = "true";
defparam \conversor1|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N16
cycloneive_lcell_comb \conversor1|WideOr4~0 (
// Equation(s):
// \conversor1|WideOr4~0_combout  = (\alu|resultado [6] & (\alu|resultado [7] & ((\alu|resultado [5]) # (!\alu|resultado [4])))) # (!\alu|resultado [6] & (!\alu|resultado [4] & (\alu|resultado [5] & !\alu|resultado [7])))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [6]),
	.datac(\alu|resultado [5]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr4~0 .lut_mask = 16'hC410;
defparam \conversor1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N25
dffeas \conversor1|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[2] .is_wysiwyg = "true";
defparam \conversor1|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N22
cycloneive_lcell_comb \conversor1|WideOr3~0 (
// Equation(s):
// \conversor1|WideOr3~0_combout  = (\alu|resultado [5] & ((\alu|resultado [4] & (\alu|resultado [6])) # (!\alu|resultado [4] & (!\alu|resultado [6] & \alu|resultado [7])))) # (!\alu|resultado [5] & (!\alu|resultado [7] & (\alu|resultado [4] $ 
// (\alu|resultado [6]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [6]),
	.datac(\alu|resultado [5]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr3~0 .lut_mask = 16'h9086;
defparam \conversor1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N4
dffeas \conversor1|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[3] .is_wysiwyg = "true";
defparam \conversor1|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N20
cycloneive_lcell_comb \conversor1|WideOr2~0 (
// Equation(s):
// \conversor1|WideOr2~0_combout  = (\alu|resultado [5] & (\alu|resultado [4] & ((!\alu|resultado [7])))) # (!\alu|resultado [5] & ((\alu|resultado [6] & ((!\alu|resultado [7]))) # (!\alu|resultado [6] & (\alu|resultado [4]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [6]),
	.datac(\alu|resultado [5]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr2~0 .lut_mask = 16'h02AE;
defparam \conversor1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N11
dffeas \conversor1|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[4] .is_wysiwyg = "true";
defparam \conversor1|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N22
cycloneive_lcell_comb \conversor1|WideOr1~0 (
// Equation(s):
// \conversor1|WideOr1~0_combout  = (\alu|resultado [4] & (\alu|resultado [7] $ (((\alu|resultado [5]) # (!\alu|resultado [6]))))) # (!\alu|resultado [4] & (!\alu|resultado [7] & (!\alu|resultado [6] & \alu|resultado [5])))

	.dataa(\alu|resultado [7]),
	.datab(\alu|resultado [4]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [5]),
	.cin(gnd),
	.combout(\conversor1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr1~0 .lut_mask = 16'h4584;
defparam \conversor1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N4
dffeas \conversor1|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[5] .is_wysiwyg = "true";
defparam \conversor1|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N22
cycloneive_lcell_comb \conversor1|WideOr0~0 (
// Equation(s):
// \conversor1|WideOr0~0_combout  = (\alu|resultado [4] & (!\alu|resultado [7] & (\alu|resultado [5] $ (!\alu|resultado [6])))) # (!\alu|resultado [4] & (!\alu|resultado [5] & (\alu|resultado [7] $ (!\alu|resultado [6]))))

	.dataa(\alu|resultado [7]),
	.datab(\alu|resultado [4]),
	.datac(\alu|resultado [5]),
	.datad(\alu|resultado [6]),
	.cin(gnd),
	.combout(\conversor1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr0~0 .lut_mask = 16'h4205;
defparam \conversor1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N11
dffeas \conversor1|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[6] .is_wysiwyg = "true";
defparam \conversor1|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N0
cycloneive_lcell_comb \conversor2|WideOr6~0 (
// Equation(s):
// \conversor2|WideOr6~0_combout  = (\alu|resultado [11] & (\alu|resultado [8] & (\alu|resultado [10] $ (\alu|resultado [9])))) # (!\alu|resultado [11] & (!\alu|resultado [9] & (\alu|resultado [10] $ (\alu|resultado [8]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [10]),
	.datac(\alu|resultado [9]),
	.datad(\alu|resultado [8]),
	.cin(gnd),
	.combout(\conversor2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr6~0 .lut_mask = 16'h2904;
defparam \conversor2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y17_N11
dffeas \conversor2|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[0] .is_wysiwyg = "true";
defparam \conversor2|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N16
cycloneive_lcell_comb \conversor2|WideOr5~0 (
// Equation(s):
// \conversor2|WideOr5~0_combout  = (\alu|resultado [11] & ((\alu|resultado [8] & (\alu|resultado [9])) # (!\alu|resultado [8] & ((\alu|resultado [10]))))) # (!\alu|resultado [11] & (\alu|resultado [10] & (\alu|resultado [9] $ (\alu|resultado [8]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [8]),
	.cin(gnd),
	.combout(\conversor2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \conversor2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y16_N4
dffeas \conversor2|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[1] .is_wysiwyg = "true";
defparam \conversor2|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N4
cycloneive_lcell_comb \conversor2|WideOr4~0 (
// Equation(s):
// \conversor2|WideOr4~0_combout  = (\alu|resultado [11] & (\alu|resultado [10] & ((\alu|resultado [9]) # (!\alu|resultado [8])))) # (!\alu|resultado [11] & (\alu|resultado [9] & (!\alu|resultado [8] & !\alu|resultado [10])))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \conversor2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N11
dffeas \conversor2|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[2] .is_wysiwyg = "true";
defparam \conversor2|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N16
cycloneive_lcell_comb \conversor2|WideOr3~0 (
// Equation(s):
// \conversor2|WideOr3~0_combout  = (\alu|resultado [9] & ((\alu|resultado [8] & ((\alu|resultado [10]))) # (!\alu|resultado [8] & (\alu|resultado [11] & !\alu|resultado [10])))) # (!\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [8] $ 
// (\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr3~0 .lut_mask = 16'hC118;
defparam \conversor2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N4
dffeas \conversor2|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[3] .is_wysiwyg = "true";
defparam \conversor2|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N14
cycloneive_lcell_comb \conversor2|WideOr2~0 (
// Equation(s):
// \conversor2|WideOr2~0_combout  = (\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [8]))) # (!\alu|resultado [9] & ((\alu|resultado [10] & (!\alu|resultado [11])) # (!\alu|resultado [10] & ((\alu|resultado [8])))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr2~0 .lut_mask = 16'h5170;
defparam \conversor2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y18_N4
dffeas \conversor2|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[4] .is_wysiwyg = "true";
defparam \conversor2|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N14
cycloneive_lcell_comb \conversor2|WideOr1~0 (
// Equation(s):
// \conversor2|WideOr1~0_combout  = (\alu|resultado [9] & (!\alu|resultado [11] & ((\alu|resultado [8]) # (!\alu|resultado [10])))) # (!\alu|resultado [9] & (\alu|resultado [8] & (\alu|resultado [11] $ (!\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [8]),
	.cin(gnd),
	.combout(\conversor2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr1~0 .lut_mask = 16'h6504;
defparam \conversor2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N4
dffeas \conversor2|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[5] .is_wysiwyg = "true";
defparam \conversor2|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N8
cycloneive_lcell_comb \conversor2|WideOr0~0 (
// Equation(s):
// \conversor2|WideOr0~0_combout  = (\alu|resultado [8] & (!\alu|resultado [11] & (\alu|resultado [9] $ (!\alu|resultado [10])))) # (!\alu|resultado [8] & (!\alu|resultado [9] & (\alu|resultado [11] $ (!\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [10]),
	.datad(\alu|resultado [8]),
	.cin(gnd),
	.combout(\conversor2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr0~0 .lut_mask = 16'h4121;
defparam \conversor2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y21_N18
dffeas \conversor2|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[6] .is_wysiwyg = "true";
defparam \conversor2|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N26
cycloneive_lcell_comb \conversor3|WideOr6~0 (
// Equation(s):
// \conversor3|WideOr6~0_combout  = (\alu|resultado [14] & (!\alu|resultado [13] & (\alu|resultado [12] $ (!\alu|resultado [15])))) # (!\alu|resultado [14] & (\alu|resultado [12] & (\alu|resultado [13] $ (!\alu|resultado [15]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr6~0 .lut_mask = 16'h4814;
defparam \conversor3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N18
dffeas \conversor3|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[0] .is_wysiwyg = "true";
defparam \conversor3|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N4
cycloneive_lcell_comb \conversor3|WideOr5~0 (
// Equation(s):
// \conversor3|WideOr5~0_combout  = (\alu|resultado [13] & ((\alu|resultado [12] & ((\alu|resultado [15]))) # (!\alu|resultado [12] & (\alu|resultado [14])))) # (!\alu|resultado [13] & (\alu|resultado [14] & (\alu|resultado [12] $ (\alu|resultado [15]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr5~0 .lut_mask = 16'hB860;
defparam \conversor3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y29_N4
dffeas \conversor3|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[1] .is_wysiwyg = "true";
defparam \conversor3|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N18
cycloneive_lcell_comb \conversor3|WideOr4~0 (
// Equation(s):
// \conversor3|WideOr4~0_combout  = (\alu|resultado [14] & (\alu|resultado [15] & ((\alu|resultado [13]) # (!\alu|resultado [12])))) # (!\alu|resultado [14] & (\alu|resultado [13] & (!\alu|resultado [12] & !\alu|resultado [15])))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr4~0 .lut_mask = 16'hB002;
defparam \conversor3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X100_Y0_N4
dffeas \conversor3|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[2] .is_wysiwyg = "true";
defparam \conversor3|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N12
cycloneive_lcell_comb \conversor3|WideOr3~0 (
// Equation(s):
// \conversor3|WideOr3~0_combout  = (\alu|resultado [13] & ((\alu|resultado [12] & (\alu|resultado [14])) # (!\alu|resultado [12] & (!\alu|resultado [14] & \alu|resultado [15])))) # (!\alu|resultado [13] & (!\alu|resultado [15] & (\alu|resultado [12] $ 
// (\alu|resultado [14]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr3~0 .lut_mask = 16'h8294;
defparam \conversor3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X111_Y0_N4
dffeas \conversor3|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[3] .is_wysiwyg = "true";
defparam \conversor3|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N30
cycloneive_lcell_comb \conversor3|WideOr2~0 (
// Equation(s):
// \conversor3|WideOr2~0_combout  = (\alu|resultado [13] & (\alu|resultado [12] & ((!\alu|resultado [15])))) # (!\alu|resultado [13] & ((\alu|resultado [14] & ((!\alu|resultado [15]))) # (!\alu|resultado [14] & (\alu|resultado [12]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr2~0 .lut_mask = 16'h04DC;
defparam \conversor3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N25
dffeas \conversor3|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[4] .is_wysiwyg = "true";
defparam \conversor3|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N28
cycloneive_lcell_comb \conversor3|WideOr1~0 (
// Equation(s):
// \conversor3|WideOr1~0_combout  = (\alu|resultado [13] & (!\alu|resultado [15] & ((\alu|resultado [12]) # (!\alu|resultado [14])))) # (!\alu|resultado [13] & (\alu|resultado [12] & (\alu|resultado [14] $ (!\alu|resultado [15]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr1~0 .lut_mask = 16'h408E;
defparam \conversor3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N11
dffeas \conversor3|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[5] .is_wysiwyg = "true";
defparam \conversor3|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N22
cycloneive_lcell_comb \conversor3|WideOr0~0 (
// Equation(s):
// \conversor3|WideOr0~0_combout  = (\alu|resultado [12] & (!\alu|resultado [15] & (\alu|resultado [13] $ (!\alu|resultado [14])))) # (!\alu|resultado [12] & (!\alu|resultado [13] & (\alu|resultado [14] $ (!\alu|resultado [15]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [15]),
	.cin(gnd),
	.combout(\conversor3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr0~0 .lut_mask = 16'h1085;
defparam \conversor3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N4
dffeas \conversor3|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[6] .is_wysiwyg = "true";
defparam \conversor3|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y1_N28
cycloneive_lcell_comb \conversor4|WideOr6~0 (
// Equation(s):
// \conversor4|WideOr6~0_combout  = (\banco|registradores~295_combout  & (\banco|registradores~265_combout  & (\banco|registradores~285_combout  $ (\banco|registradores~275_combout )))) # (!\banco|registradores~295_combout  & 
// (!\banco|registradores~275_combout  & (\banco|registradores~265_combout  $ (\banco|registradores~285_combout ))))

	.dataa(\banco|registradores~265_combout ),
	.datab(\banco|registradores~295_combout ),
	.datac(\banco|registradores~285_combout ),
	.datad(\banco|registradores~275_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr6~0 .lut_mask = 16'h0892;
defparam \conversor4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N25
dffeas \conversor4|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[0] .is_wysiwyg = "true";
defparam \conversor4|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y1_N28
cycloneive_lcell_comb \conversor4|WideOr5~0 (
// Equation(s):
// \conversor4|WideOr5~0_combout  = (\banco|registradores~295_combout  & ((\banco|registradores~265_combout  & ((\banco|registradores~275_combout ))) # (!\banco|registradores~265_combout  & (\banco|registradores~285_combout )))) # 
// (!\banco|registradores~295_combout  & (\banco|registradores~285_combout  & (\banco|registradores~265_combout  $ (\banco|registradores~275_combout ))))

	.dataa(\banco|registradores~295_combout ),
	.datab(\banco|registradores~265_combout ),
	.datac(\banco|registradores~285_combout ),
	.datad(\banco|registradores~275_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr5~0 .lut_mask = 16'hB860;
defparam \conversor4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y0_N11
dffeas \conversor4|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[1] .is_wysiwyg = "true";
defparam \conversor4|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y1_N24
cycloneive_lcell_comb \conversor4|WideOr4~0 (
// Equation(s):
// \conversor4|WideOr4~0_combout  = (\banco|registradores~285_combout  & (\banco|registradores~295_combout  & ((\banco|registradores~275_combout ) # (!\banco|registradores~265_combout )))) # (!\banco|registradores~285_combout  & 
// (\banco|registradores~275_combout  & (!\banco|registradores~265_combout  & !\banco|registradores~295_combout )))

	.dataa(\banco|registradores~285_combout ),
	.datab(\banco|registradores~275_combout ),
	.datac(\banco|registradores~265_combout ),
	.datad(\banco|registradores~295_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \conversor4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N11
dffeas \conversor4|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[2] .is_wysiwyg = "true";
defparam \conversor4|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y1_N26
cycloneive_lcell_comb \conversor4|WideOr3~0 (
// Equation(s):
// \conversor4|WideOr3~0_combout  = (\banco|registradores~275_combout  & ((\banco|registradores~285_combout  & (\banco|registradores~265_combout )) # (!\banco|registradores~285_combout  & (!\banco|registradores~265_combout  & \banco|registradores~295_combout 
// )))) # (!\banco|registradores~275_combout  & (!\banco|registradores~295_combout  & (\banco|registradores~285_combout  $ (\banco|registradores~265_combout ))))

	.dataa(\banco|registradores~285_combout ),
	.datab(\banco|registradores~275_combout ),
	.datac(\banco|registradores~265_combout ),
	.datad(\banco|registradores~295_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr3~0 .lut_mask = 16'h8492;
defparam \conversor4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N4
dffeas \conversor4|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[3] .is_wysiwyg = "true";
defparam \conversor4|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y1_N28
cycloneive_lcell_comb \conversor4|WideOr2~0 (
// Equation(s):
// \conversor4|WideOr2~0_combout  = (\banco|registradores~275_combout  & (((!\banco|registradores~295_combout  & \banco|registradores~265_combout )))) # (!\banco|registradores~275_combout  & ((\banco|registradores~285_combout  & 
// (!\banco|registradores~295_combout )) # (!\banco|registradores~285_combout  & ((\banco|registradores~265_combout )))))

	.dataa(\banco|registradores~285_combout ),
	.datab(\banco|registradores~295_combout ),
	.datac(\banco|registradores~275_combout ),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr2~0 .lut_mask = 16'h3702;
defparam \conversor4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N25
dffeas \conversor4|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[4] .is_wysiwyg = "true";
defparam \conversor4|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y1_N14
cycloneive_lcell_comb \conversor4|WideOr1~0 (
// Equation(s):
// \conversor4|WideOr1~0_combout  = (\banco|registradores~285_combout  & (\banco|registradores~265_combout  & (\banco|registradores~295_combout  $ (\banco|registradores~275_combout )))) # (!\banco|registradores~285_combout  & 
// (!\banco|registradores~295_combout  & ((\banco|registradores~275_combout ) # (\banco|registradores~265_combout ))))

	.dataa(\banco|registradores~285_combout ),
	.datab(\banco|registradores~295_combout ),
	.datac(\banco|registradores~275_combout ),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr1~0 .lut_mask = 16'h3910;
defparam \conversor4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N18
dffeas \conversor4|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[5] .is_wysiwyg = "true";
defparam \conversor4|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N20
cycloneive_lcell_comb \conversor4|WideOr0~0 (
// Equation(s):
// \conversor4|WideOr0~0_combout  = (\banco|registradores~265_combout  & (!\banco|registradores~295_combout  & (\banco|registradores~285_combout  $ (!\banco|registradores~275_combout )))) # (!\banco|registradores~265_combout  & 
// (!\banco|registradores~275_combout  & (\banco|registradores~295_combout  $ (!\banco|registradores~285_combout ))))

	.dataa(\banco|registradores~295_combout ),
	.datab(\banco|registradores~285_combout ),
	.datac(\banco|registradores~275_combout ),
	.datad(\banco|registradores~265_combout ),
	.cin(gnd),
	.combout(\conversor4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr0~0 .lut_mask = 16'h4109;
defparam \conversor4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N25
dffeas \conversor4|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[6] .is_wysiwyg = "true";
defparam \conversor4|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y1_N24
cycloneive_lcell_comb \conversor5|WideOr6~0 (
// Equation(s):
// \conversor5|WideOr6~0_combout  = (\banco|registradores~325_combout  & (!\banco|registradores~315_combout  & (\banco|registradores~305_combout  $ (!\banco|registradores~335_combout )))) # (!\banco|registradores~325_combout  & 
// (\banco|registradores~305_combout  & (\banco|registradores~335_combout  $ (!\banco|registradores~315_combout ))))

	.dataa(\banco|registradores~305_combout ),
	.datab(\banco|registradores~325_combout ),
	.datac(\banco|registradores~335_combout ),
	.datad(\banco|registradores~315_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr6~0 .lut_mask = 16'h2086;
defparam \conversor5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X85_Y0_N11
dffeas \conversor5|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[0] .is_wysiwyg = "true";
defparam \conversor5|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N24
cycloneive_lcell_comb \conversor5|WideOr5~0 (
// Equation(s):
// \conversor5|WideOr5~0_combout  = (\banco|registradores~335_combout  & ((\banco|registradores~305_combout  & ((\banco|registradores~315_combout ))) # (!\banco|registradores~305_combout  & (\banco|registradores~325_combout )))) # 
// (!\banco|registradores~335_combout  & (\banco|registradores~325_combout  & (\banco|registradores~305_combout  $ (\banco|registradores~315_combout ))))

	.dataa(\banco|registradores~325_combout ),
	.datab(\banco|registradores~305_combout ),
	.datac(\banco|registradores~335_combout ),
	.datad(\banco|registradores~315_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr5~0 .lut_mask = 16'hE228;
defparam \conversor5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X87_Y0_N18
dffeas \conversor5|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[1] .is_wysiwyg = "true";
defparam \conversor5|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y1_N30
cycloneive_lcell_comb \conversor5|WideOr4~0 (
// Equation(s):
// \conversor5|WideOr4~0_combout  = (\banco|registradores~325_combout  & (\banco|registradores~335_combout  & ((\banco|registradores~315_combout ) # (!\banco|registradores~305_combout )))) # (!\banco|registradores~325_combout  & 
// (!\banco|registradores~305_combout  & (\banco|registradores~315_combout  & !\banco|registradores~335_combout )))

	.dataa(\banco|registradores~325_combout ),
	.datab(\banco|registradores~305_combout ),
	.datac(\banco|registradores~315_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr4~0 .lut_mask = 16'hA210;
defparam \conversor5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N18
dffeas \conversor5|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[2] .is_wysiwyg = "true";
defparam \conversor5|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N24
cycloneive_lcell_comb \conversor5|WideOr3~0 (
// Equation(s):
// \conversor5|WideOr3~0_combout  = (\banco|registradores~315_combout  & ((\banco|registradores~305_combout  & (\banco|registradores~325_combout )) # (!\banco|registradores~305_combout  & (!\banco|registradores~325_combout  & \banco|registradores~335_combout 
// )))) # (!\banco|registradores~315_combout  & (!\banco|registradores~335_combout  & (\banco|registradores~305_combout  $ (\banco|registradores~325_combout ))))

	.dataa(\banco|registradores~305_combout ),
	.datab(\banco|registradores~325_combout ),
	.datac(\banco|registradores~315_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr3~0 .lut_mask = 16'h9086;
defparam \conversor5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N4
dffeas \conversor5|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[3] .is_wysiwyg = "true";
defparam \conversor5|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N30
cycloneive_lcell_comb \conversor5|WideOr2~0 (
// Equation(s):
// \conversor5|WideOr2~0_combout  = (\banco|registradores~315_combout  & (\banco|registradores~305_combout  & ((!\banco|registradores~335_combout )))) # (!\banco|registradores~315_combout  & ((\banco|registradores~325_combout  & 
// ((!\banco|registradores~335_combout ))) # (!\banco|registradores~325_combout  & (\banco|registradores~305_combout ))))

	.dataa(\banco|registradores~305_combout ),
	.datab(\banco|registradores~325_combout ),
	.datac(\banco|registradores~315_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr2~0 .lut_mask = 16'h02AE;
defparam \conversor5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N11
dffeas \conversor5|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[4] .is_wysiwyg = "true";
defparam \conversor5|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N30
cycloneive_lcell_comb \conversor5|WideOr1~0 (
// Equation(s):
// \conversor5|WideOr1~0_combout  = (\banco|registradores~305_combout  & (\banco|registradores~335_combout  $ (((\banco|registradores~315_combout ) # (!\banco|registradores~325_combout ))))) # (!\banco|registradores~305_combout  & 
// (!\banco|registradores~325_combout  & (\banco|registradores~315_combout  & !\banco|registradores~335_combout )))

	.dataa(\banco|registradores~305_combout ),
	.datab(\banco|registradores~325_combout ),
	.datac(\banco|registradores~315_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr1~0 .lut_mask = 16'h08B2;
defparam \conversor5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N18
dffeas \conversor5|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[5] .is_wysiwyg = "true";
defparam \conversor5|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y1_N24
cycloneive_lcell_comb \conversor5|WideOr0~0 (
// Equation(s):
// \conversor5|WideOr0~0_combout  = (\banco|registradores~305_combout  & (!\banco|registradores~335_combout  & (\banco|registradores~315_combout  $ (!\banco|registradores~325_combout )))) # (!\banco|registradores~305_combout  & 
// (!\banco|registradores~315_combout  & (\banco|registradores~325_combout  $ (!\banco|registradores~335_combout ))))

	.dataa(\banco|registradores~315_combout ),
	.datab(\banco|registradores~305_combout ),
	.datac(\banco|registradores~325_combout ),
	.datad(\banco|registradores~335_combout ),
	.cin(gnd),
	.combout(\conversor5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr0~0 .lut_mask = 16'h1085;
defparam \conversor5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N4
dffeas \conversor5|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[6] .is_wysiwyg = "true";
defparam \conversor5|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y1_N28
cycloneive_lcell_comb \conversor6|WideOr6~0 (
// Equation(s):
// \conversor6|WideOr6~0_combout  = (\banco|registradores~341_combout  & (!\banco|registradores~340_combout  & (\banco|registradores~342_combout  $ (!\banco|registradores~339_combout )))) # (!\banco|registradores~341_combout  & 
// (\banco|registradores~339_combout  & (\banco|registradores~342_combout  $ (!\banco|registradores~340_combout ))))

	.dataa(\banco|registradores~341_combout ),
	.datab(\banco|registradores~342_combout ),
	.datac(\banco|registradores~340_combout ),
	.datad(\banco|registradores~339_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr6~0 .lut_mask = 16'h4902;
defparam \conversor6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N25
dffeas \conversor6|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[0] .is_wysiwyg = "true";
defparam \conversor6|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N24
cycloneive_lcell_comb \conversor6|WideOr5~0 (
// Equation(s):
// \conversor6|WideOr5~0_combout  = (\banco|registradores~342_combout  & ((\banco|registradores~339_combout  & ((\banco|registradores~340_combout ))) # (!\banco|registradores~339_combout  & (\banco|registradores~341_combout )))) # 
// (!\banco|registradores~342_combout  & (\banco|registradores~341_combout  & (\banco|registradores~339_combout  $ (\banco|registradores~340_combout ))))

	.dataa(\banco|registradores~342_combout ),
	.datab(\banco|registradores~339_combout ),
	.datac(\banco|registradores~341_combout ),
	.datad(\banco|registradores~340_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr5~0 .lut_mask = 16'hB860;
defparam \conversor6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N4
dffeas \conversor6|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[1] .is_wysiwyg = "true";
defparam \conversor6|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N30
cycloneive_lcell_comb \conversor6|WideOr4~0 (
// Equation(s):
// \conversor6|WideOr4~0_combout  = (\banco|registradores~342_combout  & (\banco|registradores~341_combout  & ((\banco|registradores~340_combout ) # (!\banco|registradores~339_combout )))) # (!\banco|registradores~342_combout  & 
// (!\banco|registradores~339_combout  & (!\banco|registradores~341_combout  & \banco|registradores~340_combout )))

	.dataa(\banco|registradores~342_combout ),
	.datab(\banco|registradores~339_combout ),
	.datac(\banco|registradores~341_combout ),
	.datad(\banco|registradores~340_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr4~0 .lut_mask = 16'hA120;
defparam \conversor6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N11
dffeas \conversor6|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[2] .is_wysiwyg = "true";
defparam \conversor6|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y1_N30
cycloneive_lcell_comb \conversor6|WideOr3~0 (
// Equation(s):
// \conversor6|WideOr3~0_combout  = (\banco|registradores~340_combout  & ((\banco|registradores~341_combout  & ((\banco|registradores~339_combout ))) # (!\banco|registradores~341_combout  & (\banco|registradores~342_combout  & 
// !\banco|registradores~339_combout )))) # (!\banco|registradores~340_combout  & (!\banco|registradores~342_combout  & (\banco|registradores~341_combout  $ (\banco|registradores~339_combout ))))

	.dataa(\banco|registradores~341_combout ),
	.datab(\banco|registradores~342_combout ),
	.datac(\banco|registradores~340_combout ),
	.datad(\banco|registradores~339_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr3~0 .lut_mask = 16'hA142;
defparam \conversor6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N18
dffeas \conversor6|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[3] .is_wysiwyg = "true";
defparam \conversor6|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N20
cycloneive_lcell_comb \conversor6|WideOr2~0 (
// Equation(s):
// \conversor6|WideOr2~0_combout  = (\banco|registradores~340_combout  & (!\banco|registradores~342_combout  & (\banco|registradores~339_combout ))) # (!\banco|registradores~340_combout  & ((\banco|registradores~341_combout  & 
// (!\banco|registradores~342_combout )) # (!\banco|registradores~341_combout  & ((\banco|registradores~339_combout )))))

	.dataa(\banco|registradores~342_combout ),
	.datab(\banco|registradores~339_combout ),
	.datac(\banco|registradores~341_combout ),
	.datad(\banco|registradores~340_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr2~0 .lut_mask = 16'h445C;
defparam \conversor6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N18
dffeas \conversor6|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[4] .is_wysiwyg = "true";
defparam \conversor6|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N18
cycloneive_lcell_comb \conversor6|WideOr1~0 (
// Equation(s):
// \conversor6|WideOr1~0_combout  = (\banco|registradores~339_combout  & (\banco|registradores~342_combout  $ (((\banco|registradores~340_combout ) # (!\banco|registradores~341_combout ))))) # (!\banco|registradores~339_combout  & 
// (!\banco|registradores~342_combout  & (!\banco|registradores~341_combout  & \banco|registradores~340_combout )))

	.dataa(\banco|registradores~342_combout ),
	.datab(\banco|registradores~339_combout ),
	.datac(\banco|registradores~341_combout ),
	.datad(\banco|registradores~340_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr1~0 .lut_mask = 16'h4584;
defparam \conversor6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N25
dffeas \conversor6|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[5] .is_wysiwyg = "true";
defparam \conversor6|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y1_N28
cycloneive_lcell_comb \conversor6|WideOr0~0 (
// Equation(s):
// \conversor6|WideOr0~0_combout  = (\banco|registradores~339_combout  & (!\banco|registradores~342_combout  & (\banco|registradores~340_combout  $ (!\banco|registradores~341_combout )))) # (!\banco|registradores~339_combout  & 
// (!\banco|registradores~340_combout  & (\banco|registradores~341_combout  $ (!\banco|registradores~342_combout ))))

	.dataa(\banco|registradores~340_combout ),
	.datab(\banco|registradores~339_combout ),
	.datac(\banco|registradores~341_combout ),
	.datad(\banco|registradores~342_combout ),
	.cin(gnd),
	.combout(\conversor6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr0~0 .lut_mask = 16'h1085;
defparam \conversor6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N25
dffeas \conversor6|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[6] .is_wysiwyg = "true";
defparam \conversor6|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y1_N14
cycloneive_lcell_comb \conversor7|WideOr6~0 (
// Equation(s):
// \conversor7|WideOr6~0_combout  = (\banco|registradores~345_combout  & (!\banco|registradores~344_combout  & (\banco|registradores~346_combout  $ (!\banco|registradores~343_combout )))) # (!\banco|registradores~345_combout  & 
// (\banco|registradores~343_combout  & (\banco|registradores~344_combout  $ (!\banco|registradores~346_combout ))))

	.dataa(\banco|registradores~344_combout ),
	.datab(\banco|registradores~345_combout ),
	.datac(\banco|registradores~346_combout ),
	.datad(\banco|registradores~343_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr6~0 .lut_mask = 16'h6104;
defparam \conversor7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N18
dffeas \conversor7|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[0] .is_wysiwyg = "true";
defparam \conversor7|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y1_N28
cycloneive_lcell_comb \conversor7|WideOr5~0 (
// Equation(s):
// \conversor7|WideOr5~0_combout  = (\banco|registradores~346_combout  & ((\banco|registradores~343_combout  & ((\banco|registradores~344_combout ))) # (!\banco|registradores~343_combout  & (\banco|registradores~345_combout )))) # 
// (!\banco|registradores~346_combout  & (\banco|registradores~345_combout  & (\banco|registradores~343_combout  $ (\banco|registradores~344_combout ))))

	.dataa(\banco|registradores~343_combout ),
	.datab(\banco|registradores~346_combout ),
	.datac(\banco|registradores~345_combout ),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr5~0 .lut_mask = 16'hD860;
defparam \conversor7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N11
dffeas \conversor7|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[1] .is_wysiwyg = "true";
defparam \conversor7|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N24
cycloneive_lcell_comb \conversor7|WideOr4~0 (
// Equation(s):
// \conversor7|WideOr4~0_combout  = (\banco|registradores~345_combout  & (\banco|registradores~346_combout  & ((\banco|registradores~344_combout ) # (!\banco|registradores~343_combout )))) # (!\banco|registradores~345_combout  & 
// (\banco|registradores~344_combout  & (!\banco|registradores~343_combout  & !\banco|registradores~346_combout )))

	.dataa(\banco|registradores~345_combout ),
	.datab(\banco|registradores~344_combout ),
	.datac(\banco|registradores~343_combout ),
	.datad(\banco|registradores~346_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr4~0 .lut_mask = 16'h8A04;
defparam \conversor7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N25
dffeas \conversor7|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[2] .is_wysiwyg = "true";
defparam \conversor7|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N30
cycloneive_lcell_comb \conversor7|WideOr3~0 (
// Equation(s):
// \conversor7|WideOr3~0_combout  = (\banco|registradores~344_combout  & ((\banco|registradores~345_combout  & (\banco|registradores~343_combout )) # (!\banco|registradores~345_combout  & (!\banco|registradores~343_combout  & \banco|registradores~346_combout 
// )))) # (!\banco|registradores~344_combout  & (!\banco|registradores~346_combout  & (\banco|registradores~345_combout  $ (\banco|registradores~343_combout ))))

	.dataa(\banco|registradores~345_combout ),
	.datab(\banco|registradores~343_combout ),
	.datac(\banco|registradores~344_combout ),
	.datad(\banco|registradores~346_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr3~0 .lut_mask = 16'h9086;
defparam \conversor7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N18
dffeas \conversor7|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[3] .is_wysiwyg = "true";
defparam \conversor7|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y1_N30
cycloneive_lcell_comb \conversor7|WideOr2~0 (
// Equation(s):
// \conversor7|WideOr2~0_combout  = (\banco|registradores~344_combout  & (\banco|registradores~343_combout  & (!\banco|registradores~346_combout ))) # (!\banco|registradores~344_combout  & ((\banco|registradores~345_combout  & 
// ((!\banco|registradores~346_combout ))) # (!\banco|registradores~345_combout  & (\banco|registradores~343_combout ))))

	.dataa(\banco|registradores~343_combout ),
	.datab(\banco|registradores~346_combout ),
	.datac(\banco|registradores~345_combout ),
	.datad(\banco|registradores~344_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr2~0 .lut_mask = 16'h223A;
defparam \conversor7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N4
dffeas \conversor7|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[4] .is_wysiwyg = "true";
defparam \conversor7|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y1_N30
cycloneive_lcell_comb \conversor7|WideOr1~0 (
// Equation(s):
// \conversor7|WideOr1~0_combout  = (\banco|registradores~343_combout  & (\banco|registradores~346_combout  $ (((\banco|registradores~344_combout ) # (!\banco|registradores~345_combout ))))) # (!\banco|registradores~343_combout  & 
// (!\banco|registradores~346_combout  & (\banco|registradores~344_combout  & !\banco|registradores~345_combout )))

	.dataa(\banco|registradores~343_combout ),
	.datab(\banco|registradores~346_combout ),
	.datac(\banco|registradores~344_combout ),
	.datad(\banco|registradores~345_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr1~0 .lut_mask = 16'h2832;
defparam \conversor7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N11
dffeas \conversor7|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[5] .is_wysiwyg = "true";
defparam \conversor7|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N24
cycloneive_lcell_comb \conversor7|WideOr0~0 (
// Equation(s):
// \conversor7|WideOr0~0_combout  = (\banco|registradores~343_combout  & (!\banco|registradores~346_combout  & (\banco|registradores~345_combout  $ (!\banco|registradores~344_combout )))) # (!\banco|registradores~343_combout  & 
// (!\banco|registradores~344_combout  & (\banco|registradores~345_combout  $ (!\banco|registradores~346_combout ))))

	.dataa(\banco|registradores~345_combout ),
	.datab(\banco|registradores~343_combout ),
	.datac(\banco|registradores~344_combout ),
	.datad(\banco|registradores~346_combout ),
	.cin(gnd),
	.combout(\conversor7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr0~0 .lut_mask = 16'h0285;
defparam \conversor7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y0_N25
dffeas \conversor7|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[6] .is_wysiwyg = "true";
defparam \conversor7|z[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
