# system info address_decoder_top_mm_clock_crossing_bridge on 2024.02.13.12:01:49
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for address_decoder_top_mm_clock_crossing_bridge on 2024.02.13.12:01:49
files:
filepath,kind,attributes,module,is_top
sim/address_decoder_top_mm_clock_crossing_bridge.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_mm_clock_crossing_bridge,true
mm_ccb_1921/sim/address_decoder_top_mm_clock_crossing_bridge_mm_ccb_1921_lcsq4ni.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_1921_lcsq4ni,false
mm_ccb_1921/sim/address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_c5maiwy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_c5maiwy,false
mm_ccb_1921/sim/address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_ed7rbdy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_ed7rbdy,false
st_dc_fifo_1950/sim/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y,false
st_dc_fifo_1950/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y,false
st_dc_fifo_1950/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y,false
st_dc_fifo_1950/sim/altera_std_synchronizer_nocut.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_1921_lcsq4ni
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge.my_altera_avalon_dc_fifo_cmd_fifo,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_c5maiwy
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge.my_altera_avalon_dc_fifo_cmd_fifo.my_altera_avalon_dc_fifo_cmd_fifo,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge.my_altera_avalon_dc_fifo_rsp_fifo,address_decoder_top_mm_clock_crossing_bridge_mm_ccb_st_dc_fifo_1921_ed7rbdy
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge.my_altera_avalon_dc_fifo_rsp_fifo.my_altera_avalon_dc_fifo_rsp_fifo,address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y
