OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef at line 922.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/routing/20-fastroute.def
[INFO ODB-0128] Design: mgmt_core
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 818 pins.
[INFO ODB-0131]     Created 141219 components and 626663 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 532724 connections.
[INFO ODB-0133]     Created 23402 nets and 93910 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/routing/20-fastroute.def
[INFO ORD-0030] Using 6 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mgmt_core
Die area:                 ( 0 0 ) ( 2000000 740000 )
Number of track patterns: 12
Number of DEF vias:       5
Number of components:     141219
Number of terminals:      818
Number of snets:          2
Number of nets:           23402

[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     182260

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 575.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1293680.
[INFO DRT-0033] mcon shape region query size = 1810681.
[INFO DRT-0033] met1 shape region query size = 366547.
[INFO DRT-0033] via shape region query size = 41135.
[INFO DRT-0033] met2 shape region query size = 17196.
[INFO DRT-0033] via2 shape region query size = 32908.
[INFO DRT-0033] met3 shape region query size = 16610.
[INFO DRT-0033] via3 shape region query size = 32908.
[INFO DRT-0033] met4 shape region query size = 9254.
[INFO DRT-0033] via4 shape region query size = 551.
[INFO DRT-0033] met5 shape region query size = 581.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2389 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 568 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 20553 groups.
#scanned instances     = 141219
#unique  instances     = 575
#stdCellGenAp          = 18022
#stdCellValidPlanarAp  = 219
#stdCellValidViaAp     = 13389
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 93787
#instTermValidViaApCnt = 0
#macroGenAp            = 251
#macroValidPlanarAp    = 251
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:09, memory = 616.27 (MB), peak = 656.58 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 107 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 69391.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 55782.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26158.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1148.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 246.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 39.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 95795 vertical wires in 6 frboxes and 56969 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9439 vertical wires in 6 frboxes and 20632 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:09, memory = 794.80 (MB), peak = 1059.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.80 (MB), peak = 1059.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1011.83 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:23, memory = 1044.61 (MB).
    Completing 30% with 7019 violations.
    elapsed time = 00:00:30, memory = 1050.27 (MB).
    Completing 40% with 7019 violations.
    elapsed time = 00:00:47, memory = 1105.53 (MB).
    Completing 50% with 7019 violations.
    elapsed time = 00:01:03, memory = 1143.84 (MB).
    Completing 60% with 14601 violations.
    elapsed time = 00:01:13, memory = 1146.05 (MB).
    Completing 70% with 14601 violations.
    elapsed time = 00:01:29, memory = 1150.43 (MB).
    Completing 80% with 18622 violations.
    elapsed time = 00:01:36, memory = 1150.78 (MB).
    Completing 90% with 18622 violations.
    elapsed time = 00:01:54, memory = 1181.61 (MB).
    Completing 100% with 23831 violations.
    elapsed time = 00:02:06, memory = 1191.92 (MB).
[INFO DRT-0199]   Number of violations = 31592.
[INFO DRT-0267] cpu time = 00:12:21, elapsed time = 00:02:07, memory = 1433.98 (MB), peak = 1433.98 (MB)
Total wire length = 1931792 um.
Total wire length on LAYER li1 = 1488 um.
Total wire length on LAYER met1 = 1126959 um.
Total wire length on LAYER met2 = 481426 um.
Total wire length on LAYER met3 = 276861 um.
Total wire length on LAYER met4 = 20887 um.
Total wire length on LAYER met5 = 24168 um.
Total number of vias = 206470.
Up-via summary (total 206470):.

-------------------------
 FR_MASTERSLICE         0
            li1     96087
           met1    105058
           met2      4752
           met3       455
           met4       118
-------------------------
                   206470


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 31592 violations.
    elapsed time = 00:00:08, memory = 1436.24 (MB).
    Completing 20% with 31592 violations.
    elapsed time = 00:00:24, memory = 1437.40 (MB).
    Completing 30% with 27402 violations.
    elapsed time = 00:00:30, memory = 1437.46 (MB).
    Completing 40% with 27402 violations.
    elapsed time = 00:00:43, memory = 1439.49 (MB).
    Completing 50% with 27402 violations.
    elapsed time = 00:00:56, memory = 1439.49 (MB).
    Completing 60% with 22974 violations.
    elapsed time = 00:01:07, memory = 1439.50 (MB).
    Completing 70% with 22974 violations.
    elapsed time = 00:01:25, memory = 1439.50 (MB).
    Completing 80% with 18856 violations.
    elapsed time = 00:01:30, memory = 1439.50 (MB).
    Completing 90% with 18856 violations.
    elapsed time = 00:01:44, memory = 1439.53 (MB).
    Completing 100% with 14242 violations.
    elapsed time = 00:01:55, memory = 1439.55 (MB).
[INFO DRT-0199]   Number of violations = 14280.
[INFO DRT-0267] cpu time = 00:11:20, elapsed time = 00:01:56, memory = 1439.55 (MB), peak = 1445.40 (MB)
Total wire length = 1925370 um.
Total wire length on LAYER li1 = 1493 um.
Total wire length on LAYER met1 = 1122465 um.
Total wire length on LAYER met2 = 479625 um.
Total wire length on LAYER met3 = 276998 um.
Total wire length on LAYER met4 = 20839 um.
Total wire length on LAYER met5 = 23947 um.
Total number of vias = 208965.
Up-via summary (total 208965):.

-------------------------
 FR_MASTERSLICE         0
            li1     96139
           met1    106629
           met2      5647
           met3       462
           met4        88
-------------------------
                   208965


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14280 violations.
    elapsed time = 00:00:07, memory = 1439.55 (MB).
    Completing 20% with 14280 violations.
    elapsed time = 00:00:22, memory = 1439.55 (MB).
    Completing 30% with 14291 violations.
    elapsed time = 00:00:29, memory = 1439.55 (MB).
    Completing 40% with 14291 violations.
    elapsed time = 00:00:40, memory = 1439.55 (MB).
    Completing 50% with 14291 violations.
    elapsed time = 00:00:50, memory = 1439.55 (MB).
    Completing 60% with 13909 violations.
    elapsed time = 00:01:00, memory = 1439.55 (MB).
    Completing 70% with 13909 violations.
    elapsed time = 00:01:17, memory = 1439.55 (MB).
    Completing 80% with 13461 violations.
    elapsed time = 00:01:23, memory = 1439.60 (MB).
    Completing 90% with 13461 violations.
    elapsed time = 00:01:37, memory = 1439.60 (MB).
    Completing 100% with 12927 violations.
    elapsed time = 00:01:46, memory = 1439.60 (MB).
[INFO DRT-0199]   Number of violations = 12951.
[INFO DRT-0267] cpu time = 00:10:22, elapsed time = 00:01:47, memory = 1439.60 (MB), peak = 1447.43 (MB)
Total wire length = 1922916 um.
Total wire length on LAYER li1 = 1454 um.
Total wire length on LAYER met1 = 1121891 um.
Total wire length on LAYER met2 = 478227 um.
Total wire length on LAYER met3 = 276403 um.
Total wire length on LAYER met4 = 20869 um.
Total wire length on LAYER met5 = 24071 um.
Total number of vias = 208666.
Up-via summary (total 208666):.

-------------------------
 FR_MASTERSLICE         0
            li1     96047
           met1    106284
           met2      5799
           met3       452
           met4        84
-------------------------
                   208666


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12951 violations.
    elapsed time = 00:00:14, memory = 1439.60 (MB).
    Completing 20% with 12951 violations.
    elapsed time = 00:00:37, memory = 1439.63 (MB).
    Completing 30% with 10716 violations.
    elapsed time = 00:00:58, memory = 1439.63 (MB).
    Completing 40% with 10716 violations.
    elapsed time = 00:01:21, memory = 1439.63 (MB).
    Completing 50% with 10716 violations.
    elapsed time = 00:01:38, memory = 1439.63 (MB).
    Completing 60% with 8290 violations.
    elapsed time = 00:01:48, memory = 1451.41 (MB).
    Completing 70% with 8290 violations.
    elapsed time = 00:02:07, memory = 1439.63 (MB).
    Completing 80% with 5773 violations.
    elapsed time = 00:02:14, memory = 1439.63 (MB).
    Completing 90% with 5773 violations.
    elapsed time = 00:02:41, memory = 1439.63 (MB).
    Completing 100% with 3110 violations.
    elapsed time = 00:02:54, memory = 1439.63 (MB).
[INFO DRT-0199]   Number of violations = 3113.
[INFO DRT-0267] cpu time = 00:16:05, elapsed time = 00:02:55, memory = 1439.63 (MB), peak = 1453.41 (MB)
Total wire length = 1923335 um.
Total wire length on LAYER li1 = 1381 um.
Total wire length on LAYER met1 = 1082717 um.
Total wire length on LAYER met2 = 481009 um.
Total wire length on LAYER met3 = 312525 um.
Total wire length on LAYER met4 = 21565 um.
Total wire length on LAYER met5 = 24135 um.
Total number of vias = 216629.
Up-via summary (total 216629):.

-------------------------
 FR_MASTERSLICE         0
            li1     95965
           met1    109686
           met2     10327
           met3       561
           met4        90
-------------------------
                   216629


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3113 violations.
    elapsed time = 00:00:05, memory = 1439.63 (MB).
    Completing 20% with 3113 violations.
    elapsed time = 00:00:13, memory = 1439.63 (MB).
    Completing 30% with 2656 violations.
    elapsed time = 00:00:24, memory = 1439.63 (MB).
    Completing 40% with 2656 violations.
    elapsed time = 00:00:29, memory = 1439.63 (MB).
    Completing 50% with 2656 violations.
    elapsed time = 00:00:36, memory = 1479.08 (MB).
    Completing 60% with 1859 violations.
    elapsed time = 00:00:41, memory = 1479.38 (MB).
    Completing 70% with 1859 violations.
    elapsed time = 00:00:48, memory = 1479.45 (MB).
    Completing 80% with 1116 violations.
    elapsed time = 00:00:59, memory = 1439.90 (MB).
    Completing 90% with 1116 violations.
    elapsed time = 00:01:06, memory = 1439.90 (MB).
    Completing 100% with 704 violations.
    elapsed time = 00:01:10, memory = 1439.90 (MB).
[INFO DRT-0199]   Number of violations = 704.
[INFO DRT-0267] cpu time = 00:05:09, elapsed time = 00:01:11, memory = 1439.90 (MB), peak = 1500.93 (MB)
Total wire length = 1923142 um.
Total wire length on LAYER li1 = 1373 um.
Total wire length on LAYER met1 = 1079253 um.
Total wire length on LAYER met2 = 480795 um.
Total wire length on LAYER met3 = 315785 um.
Total wire length on LAYER met4 = 21778 um.
Total wire length on LAYER met5 = 24156 um.
Total number of vias = 217177.
Up-via summary (total 217177):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109840
           met2     10704
           met3       585
           met4        92
-------------------------
                   217177


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 704 violations.
    elapsed time = 00:00:01, memory = 1439.90 (MB).
    Completing 20% with 704 violations.
    elapsed time = 00:00:04, memory = 1439.90 (MB).
    Completing 30% with 632 violations.
    elapsed time = 00:00:09, memory = 1439.90 (MB).
    Completing 40% with 632 violations.
    elapsed time = 00:00:11, memory = 1439.90 (MB).
    Completing 50% with 632 violations.
    elapsed time = 00:00:28, memory = 1439.90 (MB).
    Completing 60% with 568 violations.
    elapsed time = 00:00:28, memory = 1439.90 (MB).
    Completing 70% with 568 violations.
    elapsed time = 00:00:31, memory = 1439.90 (MB).
    Completing 80% with 464 violations.
    elapsed time = 00:00:33, memory = 1439.90 (MB).
    Completing 90% with 464 violations.
    elapsed time = 00:00:33, memory = 1439.90 (MB).
    Completing 100% with 335 violations.
    elapsed time = 00:00:34, memory = 1439.90 (MB).
[INFO DRT-0199]   Number of violations = 335.
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:34, memory = 1439.90 (MB), peak = 1500.93 (MB)
Total wire length = 1923115 um.
Total wire length on LAYER li1 = 1373 um.
Total wire length on LAYER met1 = 1079042 um.
Total wire length on LAYER met2 = 480582 um.
Total wire length on LAYER met3 = 316089 um.
Total wire length on LAYER met4 = 21871 um.
Total wire length on LAYER met5 = 24156 um.
Total number of vias = 217186.
Up-via summary (total 217186):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109807
           met2     10744
           met3       587
           met4        92
-------------------------
                   217186


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 335 violations.
    elapsed time = 00:00:00, memory = 1439.90 (MB).
    Completing 20% with 335 violations.
    elapsed time = 00:00:00, memory = 1439.90 (MB).
    Completing 30% with 309 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 40% with 309 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 50% with 309 violations.
    elapsed time = 00:00:24, memory = 1453.38 (MB).
    Completing 60% with 302 violations.
    elapsed time = 00:00:24, memory = 1453.38 (MB).
    Completing 70% with 302 violations.
    elapsed time = 00:00:24, memory = 1453.38 (MB).
    Completing 80% with 295 violations.
    elapsed time = 00:00:25, memory = 1453.38 (MB).
    Completing 90% with 295 violations.
    elapsed time = 00:00:25, memory = 1453.38 (MB).
    Completing 100% with 292 violations.
    elapsed time = 00:00:26, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 292.
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:26, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923175 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1079068 um.
Total wire length on LAYER met2 = 480556 um.
Total wire length on LAYER met3 = 316075 um.
Total wire length on LAYER met4 = 21888 um.
Total wire length on LAYER met5 = 24209 um.
Total number of vias = 217177.
Up-via summary (total 217177):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109809
           met2     10729
           met3       587
           met4        92
-------------------------
                   217177


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 292 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 292 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 246 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 40% with 246 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 50% with 246 violations.
    elapsed time = 00:00:16, memory = 1453.38 (MB).
    Completing 60% with 246 violations.
    elapsed time = 00:00:16, memory = 1453.38 (MB).
    Completing 70% with 246 violations.
    elapsed time = 00:00:16, memory = 1453.38 (MB).
    Completing 80% with 233 violations.
    elapsed time = 00:00:17, memory = 1453.38 (MB).
    Completing 90% with 233 violations.
    elapsed time = 00:00:17, memory = 1453.38 (MB).
    Completing 100% with 227 violations.
    elapsed time = 00:00:17, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 227.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:17, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923333 um.
Total wire length on LAYER li1 = 1375 um.
Total wire length on LAYER met1 = 1079027 um.
Total wire length on LAYER met2 = 480658 um.
Total wire length on LAYER met3 = 316122 um.
Total wire length on LAYER met4 = 21883 um.
Total wire length on LAYER met5 = 24266 um.
Total number of vias = 217179.
Up-via summary (total 217179):.

-------------------------
 FR_MASTERSLICE         0
            li1     95958
           met1    109823
           met2     10721
           met3       585
           met4        92
-------------------------
                   217179


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 227 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 227 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 205 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 40% with 205 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 50% with 205 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 60% with 205 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 70% with 205 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 80% with 205 violations.
    elapsed time = 00:00:33, memory = 1453.38 (MB).
    Completing 90% with 205 violations.
    elapsed time = 00:00:33, memory = 1453.38 (MB).
    Completing 100% with 204 violations.
    elapsed time = 00:01:23, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 204.
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:01:23, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923324 um.
Total wire length on LAYER li1 = 1375 um.
Total wire length on LAYER met1 = 1079045 um.
Total wire length on LAYER met2 = 480642 um.
Total wire length on LAYER met3 = 316111 um.
Total wire length on LAYER met4 = 21883 um.
Total wire length on LAYER met5 = 24266 um.
Total number of vias = 217178.
Up-via summary (total 217178):.

-------------------------
 FR_MASTERSLICE         0
            li1     95958
           met1    109822
           met2     10721
           met3       585
           met4        92
-------------------------
                   217178


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 204 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 204 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 203 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 40% with 203 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 50% with 203 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 203 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 70% with 203 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 80% with 190 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 90% with 190 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 100% with 190 violations.
    elapsed time = 00:01:02, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 190.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:01:02, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923287 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1079032 um.
Total wire length on LAYER met2 = 480639 um.
Total wire length on LAYER met3 = 316122 um.
Total wire length on LAYER met4 = 21889 um.
Total wire length on LAYER met5 = 24227 um.
Total number of vias = 217192.
Up-via summary (total 217192):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109828
           met2     10723
           met3       587
           met4        94
-------------------------
                   217192


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 190 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 190 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 165 violations.
    elapsed time = 00:00:31, memory = 1453.38 (MB).
    Completing 40% with 165 violations.
    elapsed time = 00:00:31, memory = 1453.38 (MB).
    Completing 50% with 165 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
    Completing 60% with 131 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
    Completing 70% with 131 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
    Completing 80% with 130 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
    Completing 90% with 130 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
    Completing 100% with 130 violations.
    elapsed time = 00:00:34, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 130.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:34, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923411 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078983 um.
Total wire length on LAYER met2 = 480638 um.
Total wire length on LAYER met3 = 316194 um.
Total wire length on LAYER met4 = 22001 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217218.
Up-via summary (total 217218):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109838
           met2     10733
           met3       593
           met4        94
-------------------------
                   217218


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 130 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 130 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 115 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 115 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 115 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 59.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923497 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078940 um.
Total wire length on LAYER met2 = 480736 um.
Total wire length on LAYER met3 = 316187 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217253.
Up-via summary (total 217253):.

-------------------------
 FR_MASTERSLICE         0
            li1     95962
           met1    109864
           met2     10738
           met3       595
           met4        94
-------------------------
                   217253


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 36.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923526 um.
Total wire length on LAYER li1 = 1378 um.
Total wire length on LAYER met1 = 1078970 um.
Total wire length on LAYER met2 = 480725 um.
Total wire length on LAYER met3 = 316179 um.
Total wire length on LAYER met4 = 22052 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217269.
Up-via summary (total 217269):.

-------------------------
 FR_MASTERSLICE         0
            li1     95964
           met1    109876
           met2     10738
           met3       597
           met4        94
-------------------------
                   217269


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:06, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 35.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923553 um.
Total wire length on LAYER li1 = 1378 um.
Total wire length on LAYER met1 = 1078999 um.
Total wire length on LAYER met2 = 480723 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22052 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217275.
Up-via summary (total 217275):.

-------------------------
 FR_MASTERSLICE         0
            li1     95964
           met1    109882
           met2     10738
           met3       597
           met4        94
-------------------------
                   217275


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:04, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 35.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923553 um.
Total wire length on LAYER li1 = 1378 um.
Total wire length on LAYER met1 = 1078999 um.
Total wire length on LAYER met2 = 480723 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22052 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217275.
Up-via summary (total 217275):.

-------------------------
 FR_MASTERSLICE         0
            li1     95964
           met1    109882
           met2     10738
           met3       597
           met4        94
-------------------------
                   217275


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 34.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923552 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078978 um.
Total wire length on LAYER met2 = 480728 um.
Total wire length on LAYER met3 = 316196 um.
Total wire length on LAYER met4 = 22052 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217273.
Up-via summary (total 217273):.

-------------------------
 FR_MASTERSLICE         0
            li1     95962
           met1    109880
           met2     10740
           met3       597
           met4        94
-------------------------
                   217273


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:37, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 34.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923552 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078978 um.
Total wire length on LAYER met2 = 480728 um.
Total wire length on LAYER met3 = 316196 um.
Total wire length on LAYER met4 = 22052 um.
Total wire length on LAYER met5 = 24218 um.
Total number of vias = 217273.
Up-via summary (total 217273):.

-------------------------
 FR_MASTERSLICE         0
            li1     95962
           met1    109880
           met2     10740
           met3       597
           met4        94
-------------------------
                   217273


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:13, memory = 1453.38 (MB).
    Completing 60% with 154 violations.
    elapsed time = 00:00:13, memory = 1453.38 (MB).
    Completing 70% with 154 violations.
    elapsed time = 00:00:13, memory = 1453.38 (MB).
    Completing 80% with 154 violations.
    elapsed time = 00:00:13, memory = 1453.38 (MB).
    Completing 90% with 154 violations.
    elapsed time = 00:00:13, memory = 1453.38 (MB).
    Completing 100% with 161 violations.
    elapsed time = 00:00:15, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 161.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:15, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923470 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078932 um.
Total wire length on LAYER met2 = 480839 um.
Total wire length on LAYER met3 = 316126 um.
Total wire length on LAYER met4 = 21968 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217262.
Up-via summary (total 217262):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109872
           met2     10727
           met3       611
           met4        96
-------------------------
                   217262


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 161 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:17, memory = 1453.38 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:17, memory = 1453.38 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:22, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 26.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923607 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078909 um.
Total wire length on LAYER met2 = 480916 um.
Total wire length on LAYER met3 = 316154 um.
Total wire length on LAYER met4 = 22022 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217285.
Up-via summary (total 217285):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109886
           met2     10726
           met3       621
           met4        96
-------------------------
                   217285


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923598 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078908 um.
Total wire length on LAYER met2 = 480923 um.
Total wire length on LAYER met3 = 316151 um.
Total wire length on LAYER met4 = 22012 um.
Total wire length on LAYER met5 = 24228 um.
Total number of vias = 217291.
Up-via summary (total 217291):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109892
           met2     10726
           met3       621
           met4        96
-------------------------
                   217291


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923694 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078923 um.
Total wire length on LAYER met2 = 480945 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22040 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217293.
Up-via summary (total 217293):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109890
           met2     10732
           met3       619
           met4        96
-------------------------
                   217293


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923692 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078920 um.
Total wire length on LAYER met2 = 480945 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22040 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217295.
Up-via summary (total 217295):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109892
           met2     10732
           met3       619
           met4        96
-------------------------
                   217295


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923692 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078921 um.
Total wire length on LAYER met2 = 480945 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22040 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217293.
Up-via summary (total 217293):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109890
           met2     10732
           met3       619
           met4        96
-------------------------
                   217293


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923692 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078921 um.
Total wire length on LAYER met2 = 480945 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22040 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217293.
Up-via summary (total 217293):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109890
           met2     10732
           met3       619
           met4        96
-------------------------
                   217293


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923692 um.
Total wire length on LAYER li1 = 1374 um.
Total wire length on LAYER met1 = 1078921 um.
Total wire length on LAYER met2 = 480945 um.
Total wire length on LAYER met3 = 316180 um.
Total wire length on LAYER met4 = 22040 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217293.
Up-via summary (total 217293):.

-------------------------
 FR_MASTERSLICE         0
            li1     95956
           met1    109890
           met2     10732
           met3       619
           met4        96
-------------------------
                   217293


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:18, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923728 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078869 um.
Total wire length on LAYER met2 = 480970 um.
Total wire length on LAYER met3 = 316245 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217318.
Up-via summary (total 217318):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109904
           met2     10741
           met3       617
           met4        96
-------------------------
                   217318


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:07, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:08, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:14, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1453.38 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:18, memory = 1453.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1453.38 (MB), peak = 1500.93 (MB)
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0198] Complete detail routing.
Total wire length = 1923724 um.
Total wire length on LAYER li1 = 1376 um.
Total wire length on LAYER met1 = 1078848 um.
Total wire length on LAYER met2 = 480972 um.
Total wire length on LAYER met3 = 316259 um.
Total wire length on LAYER met4 = 22036 um.
Total wire length on LAYER met5 = 24229 um.
Total number of vias = 217319.
Up-via summary (total 217319):.

-------------------------
 FR_MASTERSLICE         0
            li1     95960
           met1    109903
           met2     10743
           met3       617
           met4        96
-------------------------
                   217319


[INFO DRT-0267] cpu time = 01:06:13, elapsed time = 00:18:22, memory = 1453.38 (MB), peak = 1500.93 (MB)

[INFO DRT-0180] Post processing.
Saving to /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/results/routing/21-mgmt_core.def
