# do ex1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/matheus/Documents/UFSC/EEL5105/EX1/ex1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex1
# -- Compiling architecture arch_ex1 of ex1
# 
vsim work.ex1(arch_ex1)
# vsim work.ex1(arch_ex1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ex1(arch_ex1)
add wave -position insertpoint  \
sim:/ex1/A1 \
sim:/ex1/A0 \
sim:/ex1/B1 \
sim:/ex1/B0 \
sim:/ex1/R3 \
sim:/ex1/R2 \
sim:/ex1/R1 \
sim:/ex1/R0
force -freeze sim:/ex1/A1 0 0
force -freeze sim:/ex1/A0 0 0
force -freeze sim:/ex1/B1 0 0
force -freeze sim:/ex1/B0 0 0
run
do ex1.do
