Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Thu Jan  5 04:54:09 2023
| Host         : DESKTOP-4GQ0V91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPU_IP_Slave_v1_0_timing_summary_routed.rpt -pb FPU_IP_Slave_v1_0_timing_summary_routed.pb -rpx FPU_IP_Slave_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : FPU_IP_Slave_v1_0
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   89          
TIMING-20  Warning   Non-clocked latch               243         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11565)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (48)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (9)

1. checking no_clock (11565)
----------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_b_in_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[0] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[10] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[11] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[12] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[13] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[14] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[15] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[16] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[17] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[18] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[19] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[1] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[20] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[21] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[22] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[23] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[24] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[25] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[26] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[27] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[28] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[2] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[3] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[4] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[5] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[6] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[7] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[8] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[46]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[17]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[18]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[19]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[20]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[21]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[22]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[23]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[24]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[25]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[26]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[27]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[28]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[29]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_a_in_reg[30]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[10]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[11]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[12]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[13]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[14]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[15]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[16]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[17]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[18]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[19]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[20]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[21]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[22]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[23]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[24]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[25]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[26]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[27]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[28]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[29]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[30]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[6]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[7]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[8]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_b_in_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (9)
----------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.913        0.000                      0                  702        0.034        0.000                      0                  702       36.166        0.000                       0                   447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
s00_axi_aclk  {0.000 46.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
s00_axi_aclk       16.913        0.000                      0                  702        0.034        0.000                      0                  702       36.166        0.000                       0                   447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        s00_axi_aclk                
(none)                      s00_axi_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       16.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       36.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.913ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        66.426ns  (logic 39.396ns (59.308%)  route 27.030ns (40.692%))
  Logic Levels:           187  (CARRY4=162 LUT3=21 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 87.547 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          1.051    65.473    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1_n_4
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    65.805 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    65.805    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32_n_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.355 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.009    66.364    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25_n_2
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.478    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20_n_2
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.592    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.706    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.820    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.934    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.112 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.799    67.910    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1_n_4
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.239 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    68.239    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_32_n_2
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.772 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.781    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_25_n_2
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.898    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_20_n_2
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_15_n_2
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.132 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.132    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_10_n_2
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.249 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.249    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_5_n_2
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.366    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_2_n_2
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_1/CO[1]
                         net (fo=2, routed)           0.689    70.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_1_n_4
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.332    70.567 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/o_mantissa[0]_i_4/O
                         net (fo=1, routed)           0.306    70.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.997 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000    70.997    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_39
    SLICE_X38Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434    87.547    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X38Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/C
                         clock pessimism              0.321    87.868    
                         clock uncertainty           -0.035    87.832    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077    87.910    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         87.909    
                         arrival time                         -70.997    
  -------------------------------------------------------------------
                         slack                                 16.913    

Slack (MET) :             18.887ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        64.379ns  (logic 37.767ns (58.664%)  route 26.612ns (41.336%))
  Logic Levels:           179  (CARRY4=155 LUT3=20 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 87.546 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          1.051    65.473    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1_n_4
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    65.805 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    65.805    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32_n_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.355 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.009    66.364    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25_n_2
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.478    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20_n_2
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.592    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.706    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.820    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.934    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.112 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.684    67.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.329    68.125 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[1]_i_4/O
                         net (fo=1, routed)           0.701    68.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[1]_1
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.124    68.950 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000    68.950    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_38
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433    87.546    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/C
                         clock pessimism              0.249    87.795    
                         clock uncertainty           -0.035    87.759    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077    87.837    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]
  -------------------------------------------------------------------
                         required time                         87.836    
                         arrival time                         -68.950    
  -------------------------------------------------------------------
                         slack                                 18.887    

Slack (MET) :             21.492ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        61.777ns  (logic 36.140ns (58.500%)  route 25.637ns (41.500%))
  Logic Levels:           171  (CARRY4=148 LUT3=19 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 87.546 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.865    65.287    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[1]
    SLICE_X34Y26         LUT5 (Prop_lut5_I0_O)        0.332    65.619 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[2]_i_4/O
                         net (fo=1, routed)           0.605    66.224    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[2]_1
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.124    66.348 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000    66.348    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_37
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433    87.546    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/C
                         clock pessimism              0.249    87.795    
                         clock uncertainty           -0.035    87.759    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081    87.840    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]
  -------------------------------------------------------------------
                         required time                         87.840    
                         arrival time                         -66.348    
  -------------------------------------------------------------------
                         slack                                 21.492    

Slack (MET) :             24.008ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        59.282ns  (logic 34.511ns (58.215%)  route 24.771ns (41.785%))
  Logic Levels:           163  (CARRY4=141 LUT3=18 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 87.547 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          1.046    62.926    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[2]
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.329    63.255 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[3]_i_4/O
                         net (fo=1, routed)           0.474    63.729    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[3]_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    63.853 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000    63.853    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_36
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434    87.547    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/C
                         clock pessimism              0.321    87.868    
                         clock uncertainty           -0.035    87.832    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    87.861    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]
  -------------------------------------------------------------------
                         required time                         87.861    
                         arrival time                         -63.853    
  -------------------------------------------------------------------
                         slack                                 24.008    

Slack (MET) :             26.750ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        56.468ns  (logic 32.884ns (58.235%)  route 23.584ns (41.765%))
  Logic Levels:           155  (CARRY4=134 LUT3=17 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 87.546 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.010    60.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[3]
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.329    60.392 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[4]_i_4/O
                         net (fo=1, routed)           0.523    60.915    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[4]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124    61.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[4]_i_1/O
                         net (fo=1, routed)           0.000    61.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_35
    SLICE_X35Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433    87.546    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X35Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/C
                         clock pessimism              0.249    87.795    
                         clock uncertainty           -0.035    87.759    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029    87.788    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]
  -------------------------------------------------------------------
                         required time                         87.788    
                         arrival time                         -61.039    
  -------------------------------------------------------------------
                         slack                                 26.750    

Slack (MET) :             28.551ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        54.742ns  (logic 31.503ns (57.548%)  route 23.239ns (42.452%))
  Logic Levels:           149  (CARRY4=129 LUT3=16 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 87.547 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.895    57.656    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[4]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.329    57.985 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[5]_i_4/O
                         net (fo=1, routed)           1.203    59.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    59.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[5]_i_1/O
                         net (fo=1, routed)           0.000    59.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_34
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434    87.547    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]/C
                         clock pessimism              0.321    87.868    
                         clock uncertainty           -0.035    87.832    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    87.863    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[5]
  -------------------------------------------------------------------
                         required time                         87.863    
                         arrival time                         -59.313    
  -------------------------------------------------------------------
                         slack                                 28.551    

Slack (MET) :             31.958ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        51.334ns  (logic 29.876ns (58.199%)  route 21.458ns (41.801%))
  Logic Levels:           141  (CARRY4=122 LUT3=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 87.546 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          0.703    54.660    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[5]
    SLICE_X39Y23         LUT5 (Prop_lut5_I0_O)        0.329    54.989 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[6]_i_4/O
                         net (fo=1, routed)           0.792    55.781    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[6]_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    55.905 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[6]_i_1/O
                         net (fo=1, routed)           0.000    55.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_33
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433    87.546    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[6]/C
                         clock pessimism              0.321    87.867    
                         clock uncertainty           -0.035    87.831    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    87.862    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[6]
  -------------------------------------------------------------------
                         required time                         87.862    
                         arrival time                         -55.905    
  -------------------------------------------------------------------
                         slack                                 31.958    

Slack (MET) :             34.063ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        49.202ns  (logic 28.363ns (57.646%)  route 20.839ns (42.354%))
  Logic Levels:           134  (CARRY4=116 LUT3=14 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 87.545 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.519    52.799    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[6]
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.329    53.128 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[7]_i_4/O
                         net (fo=1, routed)           0.520    53.649    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[7]_1
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124    53.773 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000    53.773    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_32
    SLICE_X34Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.432    87.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]/C
                         clock pessimism              0.249    87.794    
                         clock uncertainty           -0.035    87.758    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.077    87.836    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[7]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                         -53.773    
  -------------------------------------------------------------------
                         slack                                 34.063    

Slack (MET) :             36.911ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        46.382ns  (logic 26.736ns (57.643%)  route 19.646ns (42.357%))
  Logic Levels:           126  (CARRY4=109 LUT3=13 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 87.546 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.271    49.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.329    49.966 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[8]_i_4/O
                         net (fo=1, routed)           0.862    50.829    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    50.953 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000    50.953    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_31
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433    87.546    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/C
                         clock pessimism              0.321    87.867    
                         clock uncertainty           -0.035    87.831    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.032    87.863    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]
  -------------------------------------------------------------------
                         required time                         87.863    
                         arrival time                         -50.953    
  -------------------------------------------------------------------
                         slack                                 36.911    

Slack (MET) :             39.644ns  (required time - arrival time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (s00_axi_aclk rise@83.333ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        43.624ns  (logic 25.109ns (57.557%)  route 18.515ns (42.443%))
  Logic Levels:           118  (CARRY4=102 LUT3=12 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 87.545 - 83.333 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          1.327    47.082    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/p_1_in[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.329    47.411 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[9]_i_4/O
                         net (fo=1, routed)           0.660    48.071    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[9]_1
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124    48.195 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[9]_i_1/O
                         net (fo=1, routed)           0.000    48.195    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_30
    SLICE_X34Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     83.333    83.333 r  
    D18                                               0.000    83.333 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    83.333    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820    84.153 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.021    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.113 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.432    87.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]/C
                         clock pessimism              0.249    87.794    
                         clock uncertainty           -0.035    87.758    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.081    87.840    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                         87.839    
                         arrival time                         -48.195    
  -------------------------------------------------------------------
                         slack                                 39.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.095%)  route 0.201ns (51.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.552     1.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/Q
                         net (fo=1, routed)           0.201     1.736    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[11]
    SLICE_X33Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.781 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.781    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X33Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.818     1.907    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.251     1.656    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.092     1.748    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/A_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.900%)  route 0.238ns (56.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X32Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/A_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/A_reg_reg[17]/Q
                         net (fo=4, routed)           0.238     1.774    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_0[17]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000     1.819    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_22
    SLICE_X36Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.821     1.910    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/C
                         clock pessimism             -0.251     1.659    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091     1.750    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.894%)  route 0.241ns (63.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X33Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[10]/Q
                         net (fo=3, routed)           0.241     1.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg_n_2_[10]
    SLICE_X37Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     1.908    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X37Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[10]/C
                         clock pessimism             -0.251     1.657    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.047     1.704    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.110%)  route 0.203ns (57.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.555     1.398    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X30Y21         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.148     1.546 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[3]/Q
                         net (fo=3, routed)           0.203     1.749    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg_n_2_[3]
    SLICE_X38Y21         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.822     1.911    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X38Y21         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[3]/C
                         clock pessimism             -0.251     1.660    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.006     1.666    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.361%)  route 0.245ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X33Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg[9]/Q
                         net (fo=3, routed)           0.245     1.768    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/B_reg_reg_n_2_[9]
    SLICE_X37Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     1.908    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X37Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]/C
                         clock pessimism             -0.251     1.657    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.023     1.680    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.914%)  route 0.258ns (58.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.552     1.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/Q
                         net (fo=1, routed)           0.258     1.793    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.838    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X33Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.818     1.907    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.251     1.656    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091     1.747    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.581%)  route 0.250ns (54.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.555     1.398    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X38Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/Q
                         net (fo=1, routed)           0.250     1.811    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[0]
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.821     1.910    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.251     1.659    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092     1.751    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.973%)  route 0.304ns (62.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[18]/Q
                         net (fo=1, routed)           0.304     1.840    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[18]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.885 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.885    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X30Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.821     1.910    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.251     1.659    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.120     1.779    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.935%)  route 0.304ns (62.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.555     1.398    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/Q
                         net (fo=1, routed)           0.304     1.843    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[3]
    SLICE_X30Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.888 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X30Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.821     1.910    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.251     1.659    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.121     1.780    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.551     1.394    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X35Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[15]/Q
                         net (fo=1, routed)           0.056     1.591    FPU_IP_Slave_v1_0_S00_AXI_inst/data4[15]
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.636 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.636    FPU_IP_Slave_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X34Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.817     1.906    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.499     1.407    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.120     1.527    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 46.667 }
Period(ns):         83.333
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  s00_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         83.333      82.333     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y33    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y41     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y40    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y40    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X28Y40    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         36.666      36.166     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         36.666      36.166     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y33    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X28Y33    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X0Y41     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         36.666      36.166     SLICE_X0Y41     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         46.667      46.167     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         46.667      46.167     SLICE_X0Y42     FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y32    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y33    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X28Y33    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X0Y41     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         46.667      46.167     SLICE_X0Y41     FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.651ns  (logic 2.229ns (23.096%)  route 7.422ns (76.904%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.354     2.776 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15/O
                         net (fo=10, routed)          1.109     3.885    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15_n_2
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.352     4.237 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12/O
                         net (fo=1, routed)           0.611     4.848    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12_n_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.328     5.176 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4/O
                         net (fo=23, routed)          2.744     7.919    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4_n_2
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.152     8.071 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]_i_5/O
                         net (fo=1, routed)           0.655     8.726    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]_i_5_n_2
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.332     9.058 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]_i_1/O
                         net (fo=1, routed)           0.593     9.651    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]_i_1_n_2
    SLICE_X32Y16         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 1.872ns (19.528%)  route 7.714ns (80.472%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
    SLICE_X40Y34         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/Q
                         net (fo=20, routed)          2.115     2.677    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/Q[9]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.152     2.829 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13/O
                         net (fo=3, routed)           1.096     3.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13_n_2
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.354     4.279 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[22]_i_13/O
                         net (fo=4, routed)           1.140     5.419    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[22]_i_13_n_2
    SLICE_X35Y34         LUT5 (Prop_lut5_I1_O)        0.354     5.773 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_6/O
                         net (fo=3, routed)           1.249     7.022    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_6_n_2
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.326     7.348 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[5]_i_4__0/O
                         net (fo=4, routed)           1.018     8.367    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[5]_i_4__0_n_2
    SLICE_X32Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.491 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           1.096     9.586    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[1]_i_1__0_n_2
    SLICE_X34Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 1.878ns (19.765%)  route 7.624ns (80.235%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
    SLICE_X40Y34         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/Q
                         net (fo=20, routed)          2.115     2.677    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/Q[9]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.152     2.829 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13/O
                         net (fo=3, routed)           1.096     3.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13_n_2
    SLICE_X35Y35         LUT4 (Prop_lut4_I0_O)        0.326     4.251 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_15__0/O
                         net (fo=2, routed)           1.104     5.356    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_15__0_n_2
    SLICE_X35Y34         LUT5 (Prop_lut5_I1_O)        0.152     5.508 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           0.824     6.332    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.360     6.692 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.542     8.234    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.326     8.560 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.941     9.502    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[3]_i_1__0_n_2
    SLICE_X33Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 1.878ns (19.852%)  route 7.582ns (80.148%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/G
    SLICE_X40Y34         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/Q
                         net (fo=20, routed)          2.115     2.677    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/Q[9]
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.152     2.829 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13/O
                         net (fo=3, routed)           1.096     3.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[21]_i_13_n_2
    SLICE_X35Y35         LUT4 (Prop_lut4_I0_O)        0.326     4.251 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_15__0/O
                         net (fo=2, routed)           1.104     5.356    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_i_15__0_n_2
    SLICE_X35Y34         LUT5 (Prop_lut5_I1_O)        0.152     5.508 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           0.824     6.332    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.360     6.692 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.322     8.014    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.326     8.340 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[11]_i_1__0/O
                         net (fo=1, routed)           1.119     9.460    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[11]_i_1__0_n_2
    SLICE_X34Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 1.993ns (21.240%)  route 7.390ns (78.760%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.354     2.776 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15/O
                         net (fo=10, routed)          1.109     3.885    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15_n_2
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.352     4.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12/O
                         net (fo=1, routed)           0.611     4.848    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12_n_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.328     5.176 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4/O
                         net (fo=23, routed)          2.418     7.594    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4_n_2
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2/O
                         net (fo=6, routed)           1.162     8.880    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.004 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[27]_i_1/O
                         net (fo=1, routed)           0.379     9.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[27]_i_1_n_2
    SLICE_X30Y17         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 1.729ns (18.668%)  route 7.533ns (81.332%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.827     2.421    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.326     2.747 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_21/O
                         net (fo=5, routed)           0.563     3.310    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_21_n_2
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.118     3.428 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_9/O
                         net (fo=25, routed)          3.318     6.746    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_9_n_2
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.326     7.072 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_4/O
                         net (fo=1, routed)           0.433     7.505    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_4_n_2
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_2/O
                         net (fo=1, routed)           0.983     8.612    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_2_n_2
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.736 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_1/O
                         net (fo=1, routed)           0.526     9.262    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]_i_1_n_2
    SLICE_X36Y18         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 1.993ns (21.596%)  route 7.236ns (78.404%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.354     2.776 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15/O
                         net (fo=10, routed)          1.109     3.885    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15_n_2
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.352     4.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12/O
                         net (fo=1, routed)           0.611     4.848    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12_n_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.328     5.176 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4/O
                         net (fo=23, routed)          2.418     7.594    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4_n_2
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2/O
                         net (fo=6, routed)           1.008     8.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2_n_2
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.849 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_1/O
                         net (fo=1, routed)           0.379     9.229    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_1_n_2
    SLICE_X31Y16         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 2.223ns (24.136%)  route 6.987ns (75.864%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.354     2.776 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15/O
                         net (fo=10, routed)          1.109     3.885    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15_n_2
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.352     4.237 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12/O
                         net (fo=1, routed)           0.611     4.848    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12_n_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.328     5.176 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4/O
                         net (fo=23, routed)          2.751     7.927    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4_n_2
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.152     8.079 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]_i_5/O
                         net (fo=1, routed)           0.806     8.884    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]_i_5_n_2
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.326     9.210 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     9.210    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]_i_1_n_2
    SLICE_X31Y16         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 1.533ns (16.646%)  route 7.676ns (83.354%))
  Logic Levels:           7  (LDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.326     2.748 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_10/O
                         net (fo=26, routed)          1.611     4.359    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_10_n_2
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.483 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[43]_i_8/O
                         net (fo=21, routed)          2.145     6.628    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[43]_i_8_n_2
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.752 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_8/O
                         net (fo=1, routed)           0.503     7.255    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_8_n_2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_2/O
                         net (fo=1, routed)           0.955     8.334    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_2_n_2
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.458 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_1/O
                         net (fo=1, routed)           0.751     9.209    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]_i_1_n_2
    SLICE_X37Y20         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 1.993ns (21.673%)  route 7.203ns (78.327%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/G
    SLICE_X36Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_m_reg[45]/Q
                         net (fo=20, routed)          0.884     1.443    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_22_0[42]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.152     1.595 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18/O
                         net (fo=6, routed)           0.828     2.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_18_n_2
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.354     2.776 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15/O
                         net (fo=10, routed)          1.109     3.885    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_15_n_2
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.352     4.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12/O
                         net (fo=1, routed)           0.611     4.848    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_12_n_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.328     5.176 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4/O
                         net (fo=23, routed)          2.418     7.594    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[44]_i_4_n_2
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2/O
                         net (fo=6, routed)           0.975     8.693    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[28]_i_2_n_2
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[25]_i_1/O
                         net (fo=1, routed)           0.379     9.196    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[25]_i_1_n_2
    SLICE_X30Y16         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.203ns (63.038%)  route 0.119ns (36.962%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[24]/G
    SLICE_X49Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[24]/Q
                         net (fo=1, routed)           0.119     0.277    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[24]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.322    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_2
    SLICE_X50Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.203ns (58.941%)  route 0.141ns (41.059%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[7]/G
    SLICE_X55Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[7]/Q
                         net (fo=1, routed)           0.141     0.299    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_e[7]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_exponent_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.344    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_26
    SLICE_X55Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.203ns (57.283%)  route 0.151ns (42.717%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/G
    SLICE_X55Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[5]/Q
                         net (fo=1, routed)           0.151     0.309    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[5]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_21
    SLICE_X54Y22         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.223ns (61.235%)  route 0.141ns (38.765%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]/G
    SLICE_X56Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[6]/Q
                         net (fo=1, routed)           0.141     0.319    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[6]
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.364    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_20
    SLICE_X56Y23         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.268ns (73.061%)  route 0.099ns (26.939%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[1]/G
    SLICE_X44Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[1]/Q
                         net (fo=2, routed)           0.099     0.257    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/Q[1]
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.302    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_4_n_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.367    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]_i_1_n_8
    SLICE_X45Y16         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.178ns (48.015%)  route 0.193ns (51.985%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[23]/G
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_m_reg[23]/Q
                         net (fo=18, routed)          0.193     0.371    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[20]_i_5_0[23]
    SLICE_X49Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.293ns (75.652%)  route 0.094ns (24.348%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[0]/G
    SLICE_X54Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/Q[0]
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.317    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_4_n_2
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.387 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry/O[0]
                         net (fo=1, routed)           0.000     0.387    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_n_9
    SLICE_X55Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.266ns (68.462%)  route 0.123ns (31.538%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[3]/G
    SLICE_X55Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[3]/Q
                         net (fo=2, routed)           0.123     0.281    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/Q[3]
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.326 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.326    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_i_1_n_2
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.389 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry/O[3]
                         net (fo=1, routed)           0.000     0.389    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e0_carry_n_6
    SLICE_X55Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.203ns (50.756%)  route 0.197ns (49.244%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[8]/G
    SLICE_X55Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_m_reg[8]/Q
                         net (fo=1, routed)           0.197     0.355    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_m[8]
    SLICE_X55Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.400 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/o_mantissa_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.400    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser_n_18
    SLICE_X55Y24         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.287ns (71.173%)  route 0.116ns (28.827%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/G
    SLICE_X47Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/Q
                         net (fo=2, routed)           0.116     0.279    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry__0_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.403 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry/O[1]
                         net (fo=1, routed)           0.000     0.403    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e0_carry_n_8
    SLICE_X47Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  s00_axi_aclk
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.974ns  (logic 38.940ns (59.931%)  route 26.035ns (40.069%))
  Logic Levels:           185  (CARRY4=162 LUT3=21 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          1.051    65.473    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1_n_4
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    65.805 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    65.805    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32_n_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.355 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.009    66.364    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25_n_2
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.478    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20_n_2
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.592    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.706    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.820    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.934    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.112 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.799    67.910    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1_n_4
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.239 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    68.239    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_32_n_2
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.772 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.781    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_25_n_2
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.898    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_20_n_2
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_15_n_2
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.132 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.132    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_10_n_2
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.249 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.249    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_5_n_2
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.366    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_2_n_2
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_1/CO[1]
                         net (fo=2, routed)           0.000    69.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]_i_1_n_4
    SLICE_X38Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.541ns  (logic 37.314ns (59.663%)  route 25.227ns (40.337%))
  Logic Levels:           177  (CARRY4=155 LUT3=20 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          1.051    65.473    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1_n_4
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    65.805 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    65.805    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_32_n_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.355 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.009    66.364    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_25_n_2
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.478    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_20_n_2
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.592    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_15_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.706    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_10_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.820    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_5_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.934    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_2_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.112 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.000    67.112    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]_i_1_n_4
    SLICE_X37Y30         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.851ns  (logic 35.684ns (59.621%)  route 24.167ns (40.379%))
  Logic Levels:           169  (CARRY4=148 LUT3=19 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.916    62.796    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    63.125 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    63.125    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_32_n_2
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.658 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.658    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_25_n_2
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.775 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.775    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_20_n_2
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_15_n_2
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.009 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.009    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_10_n_2
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.126 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_5_n_2
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_2_n_2
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.422 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.000    64.422    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]_i_1_n_4
    SLICE_X42Y31         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.310ns  (logic 34.058ns (59.428%)  route 23.252ns (40.572%))
  Logic Levels:           161  (CARRY4=141 LUT3=18 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.191    60.245    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.574 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    60.574    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_32_n_2
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.124 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.124    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_25_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.238 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.009    61.247    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_20_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.361 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.361    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_15_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.475 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.475    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_10_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.589 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.589    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_5_n_2
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.703 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.703    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_2_n_2
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.881 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.000    61.881    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]_i_1_n_4
    SLICE_X45Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.482ns  (logic 32.431ns (59.526%)  route 22.052ns (40.475%))
  Logic Levels:           153  (CARRY4=134 LUT3=17 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.911    57.672    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329    58.001 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24/O
                         net (fo=1, routed)           0.000    58.001    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_24_n_2
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.533 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.533    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_15_n_2
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.647 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.647    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_10_n_2
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.761 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.761    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_5_n_2
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.875 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.875    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_2_n_2
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.053 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          0.000    59.053    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]_i_1_n_4
    SLICE_X44Y34         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.191ns  (logic 31.050ns (59.493%)  route 21.141ns (40.507%))
  Logic Levels:           147  (CARRY4=129 LUT3=16 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.169    55.126    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    55.455 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32/O
                         net (fo=1, routed)           0.000    55.455    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_32_n_2
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.005 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.005    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_25_n_2
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.119 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.119    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_20_n_2
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.233 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.233    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_15_n_2
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.347    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_10_n_2
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    56.470    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_5_n_2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.584 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_2_n_2
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.762 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.000    56.762    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]_i_1_n_4
    SLICE_X44Y26         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.386ns  (logic 29.423ns (59.578%)  route 19.963ns (40.422%))
  Logic Levels:           139  (CARRY4=122 LUT3=15 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.154    52.434    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.763 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28/O
                         net (fo=1, routed)           0.000    52.763    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_28_n_2
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.313 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.313    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_20_n_2
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.427    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_15_n_2
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.541    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_10_n_2
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    53.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_5_n_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_2_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.956 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          0.000    53.956    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]_i_1_n_4
    SLICE_X41Y26         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.710ns  (logic 27.910ns (59.752%)  route 18.800ns (40.248%))
  Logic Levels:           132  (CARRY4=116 LUT3=14 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.278    49.644    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.973 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    49.973    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_32_n_2
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.523 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.523    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_25_n_2
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.637 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.637    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_20_n_2
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.751 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.751    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_15_n_2
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.865 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.865    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_10_n_2
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.979 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.009    50.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_5_n_2
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.102 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.102    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_2_n_2
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    51.280 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          0.000    51.280    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]_i_1_n_4
    SLICE_X40Y26         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.796ns  (logic 26.283ns (60.012%)  route 17.513ns (39.988%))
  Logic Levels:           124  (CARRY4=109 LUT3=13 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.985    46.740    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.069 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.069    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_32_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.619 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.619    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_25_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.733 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.733    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_20_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.847 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.847    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_15_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_10_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.075 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.075    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_5_n_2
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.189 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.189    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_2_n_2
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.367 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          0.000    48.367    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]_i_1_n_4
    SLICE_X41Y34         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.184ns  (logic 24.656ns (59.867%)  route 16.528ns (40.133%))
  Logic Levels:           116  (CARRY4=102 LUT3=12 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.925    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.021 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.549     4.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.959     5.986    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[26]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.110 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.657     6.767    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_7_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.917 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.947     7.864    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/a_mantissa[23]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.598 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.598    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_n_2
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.712    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_18_n_2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.826    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_13_n_2
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.940    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_8_n_2
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.054 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.054    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_3_n_2
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.168    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_2_n_2
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.461 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          0.881    10.341    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/p_1_in
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.373    10.714 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29/O
                         net (fo=1, routed)           0.000    10.714    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_29_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.264 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.264    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_21_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.378    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_16_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.492    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_11_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_5_n_2
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_2_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          1.273    13.171    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_1_n_4
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.329    13.500 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.500    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_28_n_2
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.033 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.033    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_20_n_2
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.150 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.150    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_15_n_2
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_10_n_2
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.384    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_5_n_2
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_2_n_2
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.680 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.571    15.251    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[21]_i_1_n_4
    SLICE_X45Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.039 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.039    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_25_n_2
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.153    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_20_n_2
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.267 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.267    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_15_n_2
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.381 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.381    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_10_n_2
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.495 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.495    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_5_n_2
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.609 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.609    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_2_n_2
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.979    17.766    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[20]_i_1_n_4
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.329    18.095 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.095    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_32_n_2
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_25_n_2
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.759 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.759    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_20_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.873 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.873    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_15_n_2
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.987 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.987    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_10_n_2
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.101 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.101    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_5_n_2
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.215    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_2_n_2
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          1.008    20.401    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[19]_i_1_n_4
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.201 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.201    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_25_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.318 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.318    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_20_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.435 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.435    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_15_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.552 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.552    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_10_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.669 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.669    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_5_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.786    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.981    22.946    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[18]_i_1_n_4
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.332    23.278 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28/O
                         net (fo=1, routed)           0.000    23.278    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_28_n_2
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.828 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.828    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_20_n_2
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.942 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.942    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_15_n_2
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.056    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_10_n_2
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.170 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.170    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_5_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.284    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_2_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.462 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.928    25.390    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[17]_i_1_n_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    25.719 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    25.719    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_32_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.269    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_25_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.383    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_20_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_15_n_2
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.611    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_10_n_2
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.725 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.725    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_5_n_2
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.839 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.839    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_2_n_2
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.017 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.046    28.063    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[16]_i_1_n_4
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.329    28.392 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.392    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_32_n_2
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.925 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.925    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_25_n_2
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.042 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.042    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_20_n_2
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.159 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.159    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_15_n_2
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.276 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_10_n_2
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.393 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_5_n_2
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.510 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.510    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_2_n_2
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.689 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.216    30.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[15]_i_1_n_4
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.332    31.237 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32/O
                         net (fo=1, routed)           0.000    31.237    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_32_n_2
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.787 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.787    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_25_n_2
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.901    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_20_n_2
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.015    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_15_n_2
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.129 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.129    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_10_n_2
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.243 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.243    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_5_n_2
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.357 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.357    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_2_n_2
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          1.148    33.683    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[14]_i_1_n_4
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.329    34.012 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32/O
                         net (fo=1, routed)           0.000    34.012    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_32_n_2
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.545 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.545    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_25_n_2
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.662 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.662    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_20_n_2
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.779 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_15_n_2
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_10_n_2
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.013 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.013    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_5_n_2
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.130 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.130    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_2_n_2
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.309 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.204    36.513    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[13]_i_1_n_4
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.332    36.845 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.845    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_32_n_2
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.395 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.395    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_25_n_2
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.509    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_20_n_2
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.623    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_15_n_2
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.737    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_10_n_2
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.851 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.851    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_5_n_2
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.965 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.965    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_2_n_2
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.143 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          0.902    39.045    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.329    39.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.374    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.924 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.924    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.038 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.038    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.152 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.152    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.266 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.266    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.380 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.494 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.672 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.998    41.671    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32/O
                         net (fo=1, routed)           0.000    42.000    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_32_n_2
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_25_n_2
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.664    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_20_n_2
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.778    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_15_n_2
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.892 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.892    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_10_n_2
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.006 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.006    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_5_n_2
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.120 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.120    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_2_n_2
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.298 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          0.831    44.128    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[10]_i_1_n_4
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.457 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32/O
                         net (fo=1, routed)           0.000    44.457    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_32_n_2
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.007 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.007    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_25_n_2
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.121 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.121    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_20_n_2
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.235 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.235    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_15_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.349 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.349    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_10_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.463 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.463    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_5_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.577    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.755 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.000    45.755    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]_i_1_n_4
    SLICE_X40Y34         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.256ns (58.334%)  route 0.183ns (41.666%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.397    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/Q
                         net (fo=3, routed)           0.183     1.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_0[29]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.765    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6_n_2
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[0]
                         net (fo=3, routed)           0.000     1.835    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_9
    SLICE_X47Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.292ns (61.493%)  route 0.183ns (38.507%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.397    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/Q
                         net (fo=3, routed)           0.183     1.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_0[29]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.765    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6_n_2
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.871 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[1]
                         net (fo=3, routed)           0.000     1.871    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_8
    SLICE_X47Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.268ns (52.540%)  route 0.242ns (47.460%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y25         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/Q
                         net (fo=3, routed)           0.242     1.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[25]
    SLICE_X47Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.906 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[3]
                         net (fo=3, routed)           0.000     1.906    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_6
    SLICE_X47Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.332ns (64.484%)  route 0.183ns (35.516%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.397    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[29]/Q
                         net (fo=3, routed)           0.183     1.720    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_0[29]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.765    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_6_n_2
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.911 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/O[2]
                         net (fo=3, routed)           0.000     1.911    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_7
    SLICE_X47Y28         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.312ns (56.308%)  route 0.242ns (43.692%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y25         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/Q
                         net (fo=3, routed)           0.242     1.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[25]
    SLICE_X47Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_2
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[0]
                         net (fo=3, routed)           0.000     1.950    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/divider_a_in_reg[29][0]
    SLICE_X47Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.249ns (45.157%)  route 0.302ns (54.843%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.556     1.399    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[30]/Q
                         net (fo=3, routed)           0.302     1.842    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_0[30]
    SLICE_X47Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.887 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.887    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_3__0_n_2
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.950 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[3]
                         net (fo=3, routed)           0.000     1.950    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/divider_a_in_reg[29][3]
    SLICE_X47Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.274ns (49.325%)  route 0.281ns (50.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.397    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X46Y26         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.561 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_b_in_reg[28]/Q
                         net (fo=2, routed)           0.281     1.842    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_0[28]
    SLICE_X47Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_5__0/O
                         net (fo=1, routed)           0.000     1.887    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_5__0_n_2
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.952 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[1]
                         net (fo=3, routed)           0.000     1.952    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/divider_a_in_reg[29][1]
    SLICE_X47Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.323ns (57.159%)  route 0.242ns (42.841%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.396    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X47Y25         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[25]/Q
                         net (fo=3, routed)           0.242     1.779    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[25]
    SLICE_X47Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.896 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.896    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[3]_i_1__0_n_2
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[7]_i_1__0/O[2]
                         net (fo=3, routed)           0.000     1.961    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/divider_a_in_reg[29][2]
    SLICE_X47Y29         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.209ns (37.040%)  route 0.355ns (62.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.560     1.403    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X50Y19         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.567 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in_reg[31]/Q
                         net (fo=10, routed)          0.355     1.922    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_i_8[31]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.967 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_i_1/O
                         net (fo=1, routed)           0.000     1.967    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_i_1_n_2
    SLICE_X49Y27         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.527ns (88.720%)  route 0.067ns (11.280%))
  Logic Levels:           7  (CARRY4=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.817    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.551     1.394    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X35Y25         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in_reg[11]/Q
                         net (fo=2, routed)           0.067     1.602    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_23_0[11]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.749 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.749    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.788 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.788    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.827 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.827    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.866 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.866    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.905    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.988 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          0.000     1.988    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]_i_1_n_4
    SLICE_X35Y31         LDCE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  s00_axi_aclk

Max Delay           785 Endpoints
Min Delay           785 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.834ns  (logic 4.011ns (45.404%)  route 4.823ns (54.596%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.939     7.774    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.898 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[4]_i_3/O
                         net (fo=1, routed)           0.812     8.710    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[4]_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.834 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[4]_i_1/O
                         net (fo=1, routed)           0.000     8.834    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_35
    SLICE_X35Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433     4.213    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X35Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[4]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.695ns  (logic 4.011ns (46.129%)  route 4.684ns (53.871%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.487     7.322    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.446 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[3]_i_3/O
                         net (fo=1, routed)           1.125     8.571    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[3]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.695 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000     8.695    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_36
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434     4.214    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[3]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.645ns  (logic 4.011ns (46.394%)  route 4.634ns (53.606%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.216     7.051    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.175 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[16]_i_3/O
                         net (fo=1, routed)           1.347     8.521    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[16]_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[16]_i_1/O
                         net (fo=1, routed)           0.000     8.645    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_23
    SLICE_X36Y28         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436     4.216    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y28         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 4.011ns (46.642%)  route 4.589ns (53.358%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.798     7.633    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.757 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[8]_i_3/O
                         net (fo=1, routed)           0.719     8.476    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[8]_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000     8.600    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_31
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433     4.213    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[8]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.403ns  (logic 4.011ns (47.734%)  route 4.392ns (52.266%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.298     7.133    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.257 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[17]_i_3/O
                         net (fo=1, routed)           1.022     8.279    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[17]_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.403 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000     8.403    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_22
    SLICE_X36Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434     4.214    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y27         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[17]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.400ns  (logic 4.011ns (47.750%)  route 4.389ns (52.250%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.494     7.328    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.452 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[2]_i_3/O
                         net (fo=1, routed)           0.824     8.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[2]_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.400 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000     8.400    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_37
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433     4.213    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[2]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 4.011ns (47.969%)  route 4.351ns (52.031%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.415     7.250    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.374 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[10]_i_3/O
                         net (fo=1, routed)           0.864     8.238    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[10]_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.362 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[10]_i_1/O
                         net (fo=1, routed)           0.000     8.362    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_29
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.431     4.211    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.344ns  (logic 4.011ns (48.069%)  route 4.333ns (51.931%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.666     7.501    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.625 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[0]_i_3/O
                         net (fo=1, routed)           0.595     8.220    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[0]_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     8.344    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_39
    SLICE_X38Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.434     4.214    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X38Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[0]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 4.011ns (48.234%)  route 4.305ns (51.766%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.659     7.494    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[1]_i_3/O
                         net (fo=1, routed)           0.574     8.192    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[1]_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.316 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000     8.316    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_38
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433     4.213    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X34Y22         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[1]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.228ns  (logic 4.011ns (48.748%)  route 4.217ns (51.252%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1_n_26
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      3.639     3.641 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e1__0/P[29]
                         net (fo=5, routed)           2.070     5.711    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/p_1_in
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.835 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_5/O
                         net (fo=32, routed)          1.583     7.418    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent_reg[5]_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[11]_i_3/O
                         net (fo=1, routed)           0.562     8.104    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[11]_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.228 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[11]_i_1/O
                         net (fo=1, routed)           0.000     8.228    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_28
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.820     0.820 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.688    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.779 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.431     4.211    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.248ns (49.886%)  route 0.249ns (50.114%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]/G
    SLICE_X45Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[3]/Q
                         net (fo=1, routed)           0.095     0.253    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_e[3]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.298 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[3]_i_3/O
                         net (fo=1, routed)           0.154     0.452    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent_reg[3]_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.497 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent[3]_i_1/O
                         net (fo=1, routed)           0.000     0.497    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_n_28
    SLICE_X46Y18         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.827     1.916    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X46Y18         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[3]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.248ns (45.086%)  route 0.302ns (54.914%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/G
    SLICE_X45Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[1]/Q
                         net (fo=1, routed)           0.137     0.295    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_e[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[1]_i_2/O
                         net (fo=1, routed)           0.165     0.505    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[1]_i_2_n_2
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.550 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[1]_i_1/O
                         net (fo=1, routed)           0.000     0.550    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_5
    SLICE_X45Y19         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.826     1.915    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X45Y19         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[1]/C

Slack:                    inf
  Source:                 s00_axi_bready
                            (input port)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.219ns (38.579%)  route 0.348ns (61.421%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  s00_axi_bready (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_bready
    L17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 f  s00_axi_bready_IBUF_inst/O
                         net (fo=2, routed)           0.348     0.522    FPU_IP_Slave_v1_0_S00_AXI_inst/s00_axi_bready_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.567 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     0.567    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_2
    SLICE_X0Y42          FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.867     1.956    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X0Y42          FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 s00_axi_arvalid
                            (input port)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.202ns (33.577%)  route 0.400ns (66.423%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  s00_axi_arvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_arvalid
    M14                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  s00_axi_arvalid_IBUF_inst/O
                         net (fo=3, routed)           0.400     0.557    FPU_IP_Slave_v1_0_S00_AXI_inst/s00_axi_arvalid_IBUF
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.045     0.602 r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     0.602    FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_2
    SLICE_X0Y41          FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.867     1.956    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X0Y41          FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.268ns (44.197%)  route 0.338ns (55.803%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[43]/G
    SLICE_X38Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_m_reg[43]/Q
                         net (fo=1, routed)           0.164     0.342    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_m[43]
    SLICE_X36Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.387 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_mantissa[20]_i_3/O
                         net (fo=1, routed)           0.175     0.561    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[20]_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.606 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000     0.606    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_19
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     1.908    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y23         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[20]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.248ns (39.648%)  route 0.377ns (60.352%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[5]/G
    SLICE_X45Y17         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[5]/Q
                         net (fo=1, routed)           0.222     0.380    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_e[5]
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.425 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[5]_i_4/O
                         net (fo=1, routed)           0.155     0.580    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent_reg[5]_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.625 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_exponent[5]_i_1/O
                         net (fo=1, routed)           0.000     0.625    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_n_26
    SLICE_X45Y19         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.826     1.915    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X45Y19         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[5]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.248ns (39.419%)  route 0.381ns (60.581%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[10]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[10]/Q
                         net (fo=1, routed)           0.118     0.276    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_m[10]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.045     0.321 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[10]_i_4/O
                         net (fo=1, routed)           0.263     0.584    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[10]_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.629 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[10]_i_1/O
                         net (fo=1, routed)           0.000     0.629    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_29
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.818     1.907    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y24         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[10]/C

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.213ns (33.803%)  route 0.418ns (66.197%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid
    L18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  s00_axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.418     0.587    FPU_IP_Slave_v1_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.045     0.632 r  FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     0.632    FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_i_1_n_2
    SLICE_X0Y42          FDSE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.867     1.956    FPU_IP_Slave_v1_0_S00_AXI_inst/CLK
    SLICE_X0Y42          FDSE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/aw_en_reg/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.248ns (37.978%)  route 0.405ns (62.022%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[2]/G
    SLICE_X45Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[2]/Q
                         net (fo=1, routed)           0.143     0.301    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_e[2]
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[2]_i_3/O
                         net (fo=1, routed)           0.262     0.608    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[2]_i_3_n_2
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.653 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/o_exponent[2]_i_1/O
                         net (fo=1, routed)           0.000     0.653    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier_n_4
    SLICE_X46Y18         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.827     1.916    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X46Y18         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_exponent_reg[2]/C

Slack:                    inf
  Source:                 FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@46.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.248ns (37.583%)  route 0.412ns (62.417%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[16]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_m_reg[16]/Q
                         net (fo=1, routed)           0.197     0.355    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_m[16]
    SLICE_X35Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.400 f  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/o_mantissa[16]_i_4/O
                         net (fo=1, routed)           0.215     0.615    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[16]_1
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.660 r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa[16]_i_1/O
                         net (fo=1, routed)           0.000     0.660    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_n_23
    SLICE_X36Y28         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.060    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.089 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.822     1.911    FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/CLK
    SLICE_X36Y28         FDRE                                         r  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[16]/C





