// Seed: 1282136625
module module_0;
  reg id_2 = 1;
  always_comb @(id_2 or posedge id_1) begin : LABEL_0
    if (1) id_1 <= id_3;
  end
  assign module_1.id_3 = 0;
  uwire id_4 = 1;
  wor   id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    inout supply1 id_2,
    input uwire id_3,
    output uwire id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    output wor id_10,
    input wire id_11,
    output supply1 id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    output supply0 id_22
);
  module_0 modCall_1 ();
  wire id_24;
  supply1 id_25 = 1'b0;
  wire id_26;
endmodule
