INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
