

================================================================
== Vivado HLS Report for 'final'
================================================================
* Date:           Sat May  6 21:35:30 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sha256_mem
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+------+-----+------+---------+
        |                      |           |   Latency  |  Interval  | Pipeline|
        |       Instance       |   Module  | min |  max | min |  max |   Type  |
        +----------------------+-----------+-----+------+-----+------+---------+
        |grp_transform_fu_247  |transform  |  743|  1485|  743|  1485|   none  |
        +----------------------+-----------+-----+------+-----+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |   24|   24|         3|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     280|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        5|      -|     483|    1471|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     273|    -|
|Register         |        -|      -|     252|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      0|     735|    2024|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+-----------+---------+-------+-----+------+
    |grp_transform_fu_247  |transform  |        5|      0|  483|  1471|
    +----------------------+-----------+---------+-------+-----+------+
    |Total                 |           |        5|      0|  483|  1471|
    +----------------------+-----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_353_p2               |     +    |      0|  0|  39|          32|           1|
    |i_4_fu_450_p2               |     +    |      0|  0|  12|           4|           1|
    |sum_i_fu_363_p2             |     +    |      0|  0|  16|           9|           9|
    |tmp_84_fu_300_p2            |     +    |      0|  0|  36|          29|          29|
    |tmp_86_fu_373_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_90_cast3_fu_306_p2      |     +    |      0|  0|  28|          21|          21|
    |tmp_90_cast_fu_312_p2       |     +    |      0|  0|  20|          13|          13|
    |length_assign_fu_342_p2     |     -    |      0|  0|  39|          32|          32|
    |exitcond_fu_444_p2          |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_348_p2        |   icmp   |      0|  0|  16|          32|          32|
    |tmp_s_fu_262_p2             |   icmp   |      0|  0|   3|           6|           5|
    |p_sum2_fu_499_p2            |    or    |      0|  0|   5|           5|           2|
    |p_sum4_fu_534_p2            |    or    |      0|  0|   5|           5|           1|
    |p_sum_fu_477_p2             |    or    |      0|  0|   5|           5|           2|
    |block_nb_fu_268_p3          |  select  |      0|  0|   3|           1|           3|
    |p_sum1_cast_cast_fu_412_p3  |  select  |      0|  0|   7|           1|           7|
    |p_sum3_cast_cast_fu_420_p3  |  select  |      0|  0|   7|           1|           7|
    |p_sum5_cast_cast_fu_428_p3  |  select  |      0|  0|   7|           1|           7|
    |p_sum6_cast_cast_fu_436_p3  |  select  |      0|  0|   7|           1|           7|
    |pm_len_cast_cast_fu_326_p3  |  select  |      0|  0|   8|           1|           8|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 280|         208|         197|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |SHA256_m_block_address0  |  41|          8|    7|         56|
    |SHA256_m_block_ce0       |  15|          3|    1|          3|
    |SHA256_m_block_ce1       |   9|          2|    1|          2|
    |SHA256_m_block_d0        |  38|          7|    8|         56|
    |SHA256_m_h_address0      |  15|          3|    3|          9|
    |SHA256_m_h_ce0           |  15|          3|    1|          3|
    |SHA256_m_h_we0           |   9|          2|    1|          2|
    |ap_NS_fsm                |  53|         12|    1|         12|
    |digest_address0          |  15|          3|    5|         15|
    |digest_address1          |  15|          3|    5|         15|
    |digest_d0                |  15|          3|    8|         24|
    |digest_d1                |  15|          3|    8|         24|
    |i_i_reg_225              |   9|          2|   32|         64|
    |i_reg_236                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 273|         56|   85|        293|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_reg_grp_transform_fu_247_ap_start  |   1|   0|    1|          0|
    |block_nb_reg_552                      |   2|   0|    2|          0|
    |i_4_reg_628                           |   4|   0|    4|          0|
    |i_i_reg_225                           |  32|   0|   32|          0|
    |i_reg_236                             |   4|   0|    4|          0|
    |length_assign_reg_592                 |  32|   0|   32|          0|
    |tmp_104_reg_572                       |   5|   0|    5|          0|
    |tmp_105_reg_577                       |   5|   0|    5|          0|
    |tmp_106_reg_587                       |   9|   0|    9|          0|
    |tmp_109_reg_638                       |   3|   0|    3|          0|
    |tmp_84_reg_557                        |  29|   0|   29|          0|
    |tmp_85_reg_582                        |  32|   0|   64|         32|
    |tmp_86_reg_605                        |   5|   0|    5|          0|
    |tmp_88_reg_610                        |   8|   0|    8|          0|
    |tmp_89_reg_615                        |   8|   0|    8|          0|
    |tmp_90_cast3_reg_562                  |  21|   0|   21|          0|
    |tmp_90_cast_reg_567                   |  13|   0|   13|          0|
    |tmp_90_reg_620                        |   8|   0|    8|          0|
    |tmp_92_reg_643                        |   3|   0|    5|          2|
    |tmp_96_reg_649                        |   8|   0|    8|          0|
    |tmp_97_reg_654                        |   8|   0|    8|          0|
    |tmp_s_reg_544                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 252|   0|  286|         34|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |         final         | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |         final         | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |         final         | return value |
|ap_done                  | out |    1| ap_ctrl_hs |         final         | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |         final         | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |         final         | return value |
|SHA256_m_tot_len_read    |  in |   32|   ap_none  | SHA256_m_tot_len_read |    scalar    |
|SHA256_m_len_read        |  in |   32|   ap_none  |   SHA256_m_len_read   |    scalar    |
|SHA256_m_block_address0  | out |    7|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_ce0       | out |    1|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_we0       | out |    1|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_d0        | out |    8|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_q0        |  in |    8|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_address1  | out |    7|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_ce1       | out |    1|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_block_q1        |  in |    8|  ap_memory |     SHA256_m_block    |     array    |
|SHA256_m_h_address0      | out |    3|  ap_memory |       SHA256_m_h      |     array    |
|SHA256_m_h_ce0           | out |    1|  ap_memory |       SHA256_m_h      |     array    |
|SHA256_m_h_we0           | out |    1|  ap_memory |       SHA256_m_h      |     array    |
|SHA256_m_h_d0            | out |   32|  ap_memory |       SHA256_m_h      |     array    |
|SHA256_m_h_q0            |  in |   32|  ap_memory |       SHA256_m_h      |     array    |
|digest_address0          | out |    5|  ap_memory |         digest        |     array    |
|digest_ce0               | out |    1|  ap_memory |         digest        |     array    |
|digest_we0               | out |    1|  ap_memory |         digest        |     array    |
|digest_d0                | out |    8|  ap_memory |         digest        |     array    |
|digest_address1          | out |    5|  ap_memory |         digest        |     array    |
|digest_ce1               | out |    1|  ap_memory |         digest        |     array    |
|digest_we1               | out |    1|  ap_memory |         digest        |     array    |
|digest_d1                | out |    8|  ap_memory |         digest        |     array    |
+-------------------------+-----+-----+------------+-----------------------+--------------+

