
testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08008b78  08008b78  00018b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f24  08008f24  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008f24  08008f24  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f24  08008f24  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f24  08008f24  00018f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f28  08008f28  00018f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000002b0  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000490  20000490  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012c07  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000297b  00000000  00000000  00032e5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001088  00000000  00000000  000357d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ce1  00000000  00000000  00036860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001d91c  00000000  00000000  00037541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001503a  00000000  00000000  00054e5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000af7cc  00000000  00000000  00069e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005564  00000000  00000000  00119664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0011ebc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b60 	.word	0x08008b60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008b60 	.word	0x08008b60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bac:	f000 fc92 	bl	80014d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f814 	bl	8000bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 f9b0 	bl	8000f18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb8:	f000 f97e 	bl	8000eb8 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000bbc:	f000 f8d6 	bl	8000d6c <MX_DAC1_Init>
  MX_ADC1_Init();
 8000bc0:	f000 f864 	bl	8000c8c <MX_ADC1_Init>
  MX_TIM17_Init();
 8000bc4:	f000 f8fc 	bl	8000dc0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Start_IT(&htim17, TIM_CHANNEL_1);
//  HAL_TIM_PWM_PulseFinishedCallback(&htim17);
//  HAL_TIM_Base_Start_IT(&htim17);
  HAL_UART_Receive_IT(&huart2, (uint8_t *)msg, 5);
 8000bc8:	2205      	movs	r2, #5
 8000bca:	4902      	ldr	r1, [pc, #8]	; (8000bd4 <main+0x2c>)
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <main+0x30>)
 8000bce:	f004 f901 	bl	8004dd4 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <main+0x2a>
 8000bd4:	20000334 	.word	0x20000334
 8000bd8:	200002ac 	.word	0x200002ac

08000bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b096      	sub	sp, #88	; 0x58
 8000be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000be6:	2228      	movs	r2, #40	; 0x28
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f006 f867 	bl	8006cbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf0:	f107 031c 	add.w	r3, r7, #28
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
 8000c0c:	611a      	str	r2, [r3, #16]
 8000c0e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c10:	2302      	movs	r3, #2
 8000c12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c14:	2301      	movs	r3, #1
 8000c16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c18:	2310      	movs	r3, #16
 8000c1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c20:	2300      	movs	r3, #0
 8000c22:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000c24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000c28:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f001 fdb8 	bl	80027a4 <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c3a:	f000 f9bf 	bl	8000fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3e:	230f      	movs	r3, #15
 8000c40:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f002 fde1 	bl	8003820 <HAL_RCC_ClockConfig>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c64:	f000 f9aa 	bl	8000fbc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000c6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c70:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4618      	mov	r0, r3
 8000c76:	f003 f809 	bl	8003c8c <HAL_RCCEx_PeriphCLKConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000c80:	f000 f99c 	bl	8000fbc <Error_Handler>
  }
}
 8000c84:	bf00      	nop
 8000c86:	3758      	adds	r7, #88	; 0x58
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	; 0x28
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c92:	f107 031c 	add.w	r3, r7, #28
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
 8000cac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cb0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cbc:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cc2:	4b29      	ldr	r3, [pc, #164]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cc8:	4b27      	ldr	r3, [pc, #156]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cce:	4b26      	ldr	r3, [pc, #152]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd6:	4b24      	ldr	r3, [pc, #144]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cdc:	4b22      	ldr	r3, [pc, #136]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ce8:	4b1f      	ldr	r3, [pc, #124]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cee:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cf8:	2204      	movs	r2, #4
 8000cfa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cfc:	4b1a      	ldr	r3, [pc, #104]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d02:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d08:	4817      	ldr	r0, [pc, #92]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000d0a:	f000 fc49 	bl	80015a0 <HAL_ADC_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000d14:	f000 f952 	bl	8000fbc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d1c:	f107 031c 	add.w	r3, r7, #28
 8000d20:	4619      	mov	r1, r3
 8000d22:	4811      	ldr	r0, [pc, #68]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000d24:	f001 f88c 	bl	8001e40 <HAL_ADCEx_MultiModeConfigChannel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d2e:	f000 f945 	bl	8000fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d32:	2301      	movs	r3, #1
 8000d34:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d36:	2301      	movs	r3, #1
 8000d38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4806      	ldr	r0, [pc, #24]	; (8000d68 <MX_ADC1_Init+0xdc>)
 8000d50:	f000 fdb8 	bl	80018c4 <HAL_ADC_ConfigChannel>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000d5a:	f000 f92f 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	3728      	adds	r7, #40	; 0x28
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200001fc 	.word	0x200001fc

08000d6c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <MX_DAC1_Init+0x4c>)
 8000d7e:	4a0f      	ldr	r2, [pc, #60]	; (8000dbc <MX_DAC1_Init+0x50>)
 8000d80:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d82:	480d      	ldr	r0, [pc, #52]	; (8000db8 <MX_DAC1_Init+0x4c>)
 8000d84:	f001 fa99 	bl	80022ba <HAL_DAC_Init>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000d8e:	f000 f915 	bl	8000fbc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	; (8000db8 <MX_DAC1_Init+0x4c>)
 8000da2:	f001 faad 	bl	8002300 <HAL_DAC_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000dac:	f000 f906 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2000024c 	.word	0x2000024c
 8000dbc:	40007400 	.word	0x40007400

08000dc0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b092      	sub	sp, #72	; 0x48
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]
 8000dd4:	611a      	str	r2, [r3, #16]
 8000dd6:	615a      	str	r2, [r3, #20]
 8000dd8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dda:	463b      	mov	r3, r7
 8000ddc:	222c      	movs	r2, #44	; 0x2c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f005 ff6c 	bl	8006cbe <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000de6:	4b32      	ldr	r3, [pc, #200]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000de8:	4a32      	ldr	r2, [pc, #200]	; (8000eb4 <MX_TIM17_Init+0xf4>)
 8000dea:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 20000 - 1;
 8000dec:	4b30      	ldr	r3, [pc, #192]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000dee:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000df2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df4:	4b2e      	ldr	r3, [pc, #184]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000 - 1;
 8000dfa:	4b2d      	ldr	r3, [pc, #180]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000dfc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000e00:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000e02:	4b2b      	ldr	r3, [pc, #172]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e08:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e0a:	4b29      	ldr	r3, [pc, #164]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e10:	4b27      	ldr	r3, [pc, #156]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e16:	4826      	ldr	r0, [pc, #152]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e18:	f003 f85e 	bl	8003ed8 <HAL_TIM_Base_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM17_Init+0x66>
  {
    Error_Handler();
 8000e22:	f000 f8cb 	bl	8000fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000e26:	4822      	ldr	r0, [pc, #136]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e28:	f003 f8ad 	bl	8003f86 <HAL_TIM_PWM_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM17_Init+0x76>
  {
    Error_Handler();
 8000e32:	f000 f8c3 	bl	8000fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e36:	2360      	movs	r3, #96	; 0x60
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 10000 - 1;
 8000e3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8000e3e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e40:	2300      	movs	r3, #0
 8000e42:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e44:	2300      	movs	r3, #0
 8000e46:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e58:	2200      	movs	r2, #0
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4814      	ldr	r0, [pc, #80]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e5e:	f003 fa13 	bl	8004288 <HAL_TIM_PWM_ConfigChannel>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM17_Init+0xac>
  {
    Error_Handler();
 8000e68:	f000 f8a8 	bl	8000fbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e70:	2300      	movs	r3, #0
 8000e72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e84:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4619      	mov	r1, r3
 8000e92:	4807      	ldr	r0, [pc, #28]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000e94:	f003 fe5c 	bl	8004b50 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM17_Init+0xe2>
  {
    Error_Handler();
 8000e9e:	f000 f88d 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000ea2:	4803      	ldr	r0, [pc, #12]	; (8000eb0 <MX_TIM17_Init+0xf0>)
 8000ea4:	f000 f954 	bl	8001150 <HAL_TIM_MspPostInit>

}
 8000ea8:	bf00      	nop
 8000eaa:	3748      	adds	r7, #72	; 0x48
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000260 	.word	0x20000260
 8000eb4:	40014800 	.word	0x40014800

08000eb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ebe:	4a15      	ldr	r2, [pc, #84]	; (8000f14 <MX_USART2_UART_Init+0x5c>)
 8000ec0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000ec2:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ec4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000ec8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eca:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ede:	220c      	movs	r2, #12
 8000ee0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eee:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000efa:	4805      	ldr	r0, [pc, #20]	; (8000f10 <MX_USART2_UART_Init+0x58>)
 8000efc:	f003 febe 	bl	8004c7c <HAL_UART_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f06:	f000 f859 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	200002ac 	.word	0x200002ac
 8000f14:	40004400 	.word	0x40004400

08000f18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	605a      	str	r2, [r3, #4]
 8000f28:	609a      	str	r2, [r3, #8]
 8000f2a:	60da      	str	r2, [r3, #12]
 8000f2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f2e:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f38:	6153      	str	r3, [r2, #20]
 8000f3a:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f3c:	695b      	ldr	r3, [r3, #20]
 8000f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	4a0d      	ldr	r2, [pc, #52]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f50:	6153      	str	r3, [r2, #20]
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <MX_GPIO_Init+0x68>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA1 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5;
 8000f5e:	232a      	movs	r3, #42	; 0x2a
 8000f60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	4619      	mov	r1, r3
 8000f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f74:	f001 faa4 	bl	80024c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f78:	bf00      	nop
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000

08000f84 <HAL_UART_RxCpltCallback>:
//		HAL_UART_RxCpltCallback(huart)
//	}
//
//}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <HAL_UART_RxCpltCallback+0x2c>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d109      	bne.n	8000fa8 <HAL_UART_RxCpltCallback+0x24>
    {
        // Echo received data back
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)tx_buffer, 20);
 8000f94:	2214      	movs	r2, #20
 8000f96:	4907      	ldr	r1, [pc, #28]	; (8000fb4 <HAL_UART_RxCpltCallback+0x30>)
 8000f98:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <HAL_UART_RxCpltCallback+0x2c>)
 8000f9a:	f003 febd 	bl	8004d18 <HAL_UART_Transmit_IT>

        // Start a new receive operation
        HAL_UART_Receive_IT(&huart2, (uint8_t*)msg, 5);
 8000f9e:	2205      	movs	r2, #5
 8000fa0:	4905      	ldr	r1, [pc, #20]	; (8000fb8 <HAL_UART_RxCpltCallback+0x34>)
 8000fa2:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <HAL_UART_RxCpltCallback+0x2c>)
 8000fa4:	f003 ff16 	bl	8004dd4 <HAL_UART_Receive_IT>
    }
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200002ac 	.word	0x200002ac
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000334 	.word	0x20000334

08000fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc0:	b672      	cpsid	i
}
 8000fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <Error_Handler+0x8>
	...

08000fc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fce:	4b0f      	ldr	r3, [pc, #60]	; (800100c <HAL_MspInit+0x44>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	; (800100c <HAL_MspInit+0x44>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6193      	str	r3, [r2, #24]
 8000fda:	4b0c      	ldr	r3, [pc, #48]	; (800100c <HAL_MspInit+0x44>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_MspInit+0x44>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	4a08      	ldr	r2, [pc, #32]	; (800100c <HAL_MspInit+0x44>)
 8000fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff0:	61d3      	str	r3, [r2, #28]
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_MspInit+0x44>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffa:	603b      	str	r3, [r7, #0]
 8000ffc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000

08001010 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	; 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001030:	d124      	bne.n	800107c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <HAL_ADC_MspInit+0x74>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	4a13      	ldr	r2, [pc, #76]	; (8001084 <HAL_ADC_MspInit+0x74>)
 8001038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103c:	6153      	str	r3, [r2, #20]
 800103e:	4b11      	ldr	r3, [pc, #68]	; (8001084 <HAL_ADC_MspInit+0x74>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_ADC_MspInit+0x74>)
 800104c:	695b      	ldr	r3, [r3, #20]
 800104e:	4a0d      	ldr	r2, [pc, #52]	; (8001084 <HAL_ADC_MspInit+0x74>)
 8001050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001054:	6153      	str	r3, [r2, #20]
 8001056:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <HAL_ADC_MspInit+0x74>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001062:	2301      	movs	r3, #1
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	2303      	movs	r3, #3
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001078:	f001 fa22 	bl	80024c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800107c:	bf00      	nop
 800107e:	3728      	adds	r7, #40	; 0x28
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40021000 	.word	0x40021000

08001088 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	; 0x28
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a15      	ldr	r2, [pc, #84]	; (80010fc <HAL_DAC_MspInit+0x74>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d124      	bne.n	80010f4 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80010aa:	4b15      	ldr	r3, [pc, #84]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a14      	ldr	r2, [pc, #80]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010b4:	61d3      	str	r3, [r2, #28]
 80010b6:	4b12      	ldr	r3, [pc, #72]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	4a0e      	ldr	r2, [pc, #56]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010cc:	6153      	str	r3, [r2, #20]
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <HAL_DAC_MspInit+0x78>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010da:	2310      	movs	r3, #16
 80010dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010de:	2303      	movs	r3, #3
 80010e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f0:	f001 f9e6 	bl	80024c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80010f4:	bf00      	nop
 80010f6:	3728      	adds	r7, #40	; 0x28
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40007400 	.word	0x40007400
 8001100:	40021000 	.word	0x40021000

08001104 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0d      	ldr	r2, [pc, #52]	; (8001148 <HAL_TIM_Base_MspInit+0x44>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d113      	bne.n	800113e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001116:	4b0d      	ldr	r3, [pc, #52]	; (800114c <HAL_TIM_Base_MspInit+0x48>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	4a0c      	ldr	r2, [pc, #48]	; (800114c <HAL_TIM_Base_MspInit+0x48>)
 800111c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001120:	6193      	str	r3, [r2, #24]
 8001122:	4b0a      	ldr	r3, [pc, #40]	; (800114c <HAL_TIM_Base_MspInit+0x48>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	2100      	movs	r1, #0
 8001132:	201a      	movs	r0, #26
 8001134:	f001 f88b 	bl	800224e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001138:	201a      	movs	r0, #26
 800113a:	f001 f8a4 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40014800 	.word	0x40014800
 800114c:	40021000 	.word	0x40021000

08001150 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a11      	ldr	r2, [pc, #68]	; (80011b4 <HAL_TIM_MspPostInit+0x64>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d11c      	bne.n	80011ac <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <HAL_TIM_MspPostInit+0x68>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a10      	ldr	r2, [pc, #64]	; (80011b8 <HAL_TIM_MspPostInit+0x68>)
 8001178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <HAL_TIM_MspPostInit+0x68>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800119a:	2301      	movs	r3, #1
 800119c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	4619      	mov	r1, r3
 80011a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a8:	f001 f98a 	bl	80024c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80011ac:	bf00      	nop
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40014800 	.word	0x40014800
 80011b8:	40021000 	.word	0x40021000

080011bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a1c      	ldr	r2, [pc, #112]	; (800124c <HAL_UART_MspInit+0x90>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d131      	bne.n	8001242 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011de:	4b1c      	ldr	r3, [pc, #112]	; (8001250 <HAL_UART_MspInit+0x94>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <HAL_UART_MspInit+0x94>)
 80011e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e8:	61d3      	str	r3, [r2, #28]
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <HAL_UART_MspInit+0x94>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <HAL_UART_MspInit+0x94>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	4a15      	ldr	r2, [pc, #84]	; (8001250 <HAL_UART_MspInit+0x94>)
 80011fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001200:	6153      	str	r3, [r2, #20]
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <HAL_UART_MspInit+0x94>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800120e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001220:	2307      	movs	r3, #7
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800122e:	f001 f947 	bl	80024c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	2026      	movs	r0, #38	; 0x26
 8001238:	f001 f809 	bl	800224e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800123c:	2026      	movs	r0, #38	; 0x26
 800123e:	f001 f822 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001242:	bf00      	nop
 8001244:	3728      	adds	r7, #40	; 0x28
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40004400 	.word	0x40004400
 8001250:	40021000 	.word	0x40021000

08001254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001258:	e7fe      	b.n	8001258 <NMI_Handler+0x4>

0800125a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125e:	e7fe      	b.n	800125e <HardFault_Handler+0x4>

08001260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001264:	e7fe      	b.n	8001264 <MemManage_Handler+0x4>

08001266 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126a:	e7fe      	b.n	800126a <BusFault_Handler+0x4>

0800126c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001270:	e7fe      	b.n	8001270 <UsageFault_Handler+0x4>

08001272 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a0:	f000 f95e 	bl	8001560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80012ae:	f002 fecb 	bl	8004048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000260 	.word	0x20000260

080012bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012c0:	4802      	ldr	r0, [pc, #8]	; (80012cc <USART2_IRQHandler+0x10>)
 80012c2:	f003 fdcb 	bl	8004e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200002ac 	.word	0x200002ac

080012d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return 1;
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_kill>:

int _kill(int pid, int sig)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012ea:	f005 fd3b 	bl	8006d64 <__errno>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2216      	movs	r2, #22
 80012f2:	601a      	str	r2, [r3, #0]
  return -1;
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_exit>:

void _exit (int status)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001308:	f04f 31ff 	mov.w	r1, #4294967295
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ffe7 	bl	80012e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001312:	e7fe      	b.n	8001312 <_exit+0x12>

08001314 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e00a      	b.n	800133c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001326:	f3af 8000 	nop.w
 800132a:	4601      	mov	r1, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	60ba      	str	r2, [r7, #8]
 8001332:	b2ca      	uxtb	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	dbf0      	blt.n	8001326 <_read+0x12>
  }

  return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e009      	b.n	8001374 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbf1      	blt.n	8001360 <_write+0x12>
  }
  return len;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_close>:

int _close(int file)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ae:	605a      	str	r2, [r3, #4]
  return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_isatty>:

int _isatty(int file)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013c6:	2301      	movs	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	; (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	; (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f005 fca0 	bl	8006d64 <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20003000 	.word	0x20003000
 8001450:	00000400 	.word	0x00000400
 8001454:	2000033c 	.word	0x2000033c
 8001458:	20000490 	.word	0x20000490

0800145c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <SystemInit+0x20>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <SystemInit+0x20>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <Reset_Handler>:
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b8 <LoopForever+0x2>
 8001484:	f7ff ffea 	bl	800145c <SystemInit>
 8001488:	480c      	ldr	r0, [pc, #48]	; (80014bc <LoopForever+0x6>)
 800148a:	490d      	ldr	r1, [pc, #52]	; (80014c0 <LoopForever+0xa>)
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <LoopForever+0xe>)
 800148e:	2300      	movs	r3, #0
 8001490:	e002      	b.n	8001498 <LoopCopyDataInit>

08001492 <CopyDataInit>:
 8001492:	58d4      	ldr	r4, [r2, r3]
 8001494:	50c4      	str	r4, [r0, r3]
 8001496:	3304      	adds	r3, #4

08001498 <LoopCopyDataInit>:
 8001498:	18c4      	adds	r4, r0, r3
 800149a:	428c      	cmp	r4, r1
 800149c:	d3f9      	bcc.n	8001492 <CopyDataInit>
 800149e:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <LoopForever+0x12>)
 80014a0:	4c0a      	ldr	r4, [pc, #40]	; (80014cc <LoopForever+0x16>)
 80014a2:	2300      	movs	r3, #0
 80014a4:	e001      	b.n	80014aa <LoopFillZerobss>

080014a6 <FillZerobss>:
 80014a6:	6013      	str	r3, [r2, #0]
 80014a8:	3204      	adds	r2, #4

080014aa <LoopFillZerobss>:
 80014aa:	42a2      	cmp	r2, r4
 80014ac:	d3fb      	bcc.n	80014a6 <FillZerobss>
 80014ae:	f005 fc5f 	bl	8006d70 <__libc_init_array>
 80014b2:	f7ff fb79 	bl	8000ba8 <main>

080014b6 <LoopForever>:
 80014b6:	e7fe      	b.n	80014b6 <LoopForever>
 80014b8:	20003000 	.word	0x20003000
 80014bc:	20000000 	.word	0x20000000
 80014c0:	200001e0 	.word	0x200001e0
 80014c4:	08008f2c 	.word	0x08008f2c
 80014c8:	200001e0 	.word	0x200001e0
 80014cc:	20000490 	.word	0x20000490

080014d0 <ADC1_2_IRQHandler>:
 80014d0:	e7fe      	b.n	80014d0 <ADC1_2_IRQHandler>
	...

080014d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <HAL_Init+0x28>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a07      	ldr	r2, [pc, #28]	; (80014fc <HAL_Init+0x28>)
 80014de:	f043 0310 	orr.w	r3, r3, #16
 80014e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e4:	2003      	movs	r0, #3
 80014e6:	f000 fea7 	bl	8002238 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 f808 	bl	8001500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f0:	f7ff fd6a 	bl	8000fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40022000 	.word	0x40022000

08001500 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_InitTick+0x54>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_InitTick+0x58>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001516:	fbb3 f3f1 	udiv	r3, r3, r1
 800151a:	fbb2 f3f3 	udiv	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f000 febf 	bl	80022a2 <HAL_SYSTICK_Config>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e00e      	b.n	800154c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d80a      	bhi.n	800154a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001534:	2200      	movs	r2, #0
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	f04f 30ff 	mov.w	r0, #4294967295
 800153c:	f000 fe87 	bl	800224e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001540:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_InitTick+0x5c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	e000      	b.n	800154c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	2000000c 	.word	0x2000000c
 8001558:	20000014 	.word	0x20000014
 800155c:	20000010 	.word	0x20000010

08001560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_IncTick+0x20>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_IncTick+0x24>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4413      	add	r3, r2
 8001570:	4a04      	ldr	r2, [pc, #16]	; (8001584 <HAL_IncTick+0x24>)
 8001572:	6013      	str	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	20000014 	.word	0x20000014
 8001584:	20000340 	.word	0x20000340

08001588 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return uwTick;  
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <HAL_GetTick+0x14>)
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000340 	.word	0x20000340

080015a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b09a      	sub	sp, #104	; 0x68
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d101      	bne.n	80015c0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e172      	b.n	80018a6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d176      	bne.n	80016c0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d152      	bne.n	8001680 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff fd0b 	bl	8001010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d13b      	bne.n	8001680 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 fcdf 	bl	8001fcc <ADC_Disable>
 800160e:	4603      	mov	r3, r0
 8001610:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	2b00      	cmp	r3, #0
 800161e:	d12f      	bne.n	8001680 <HAL_ADC_Init+0xe0>
 8001620:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001624:	2b00      	cmp	r3, #0
 8001626:	d12b      	bne.n	8001680 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001630:	f023 0302 	bic.w	r3, r3, #2
 8001634:	f043 0202 	orr.w	r2, r3, #2
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800164a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800165a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800165c:	4b94      	ldr	r3, [pc, #592]	; (80018b0 <HAL_ADC_Init+0x310>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a94      	ldr	r2, [pc, #592]	; (80018b4 <HAL_ADC_Init+0x314>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	0c9a      	lsrs	r2, r3, #18
 8001668:	4613      	mov	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001672:	e002      	b.n	800167a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	3b01      	subs	r3, #1
 8001678:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f9      	bne.n	8001674 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d007      	beq.n	800169e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001698:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800169c:	d110      	bne.n	80016c0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f023 0312 	bic.w	r3, r3, #18
 80016a6:	f043 0210 	orr.w	r2, r3, #16
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	f043 0201 	orr.w	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f040 80df 	bne.w	800188c <HAL_ADC_Init+0x2ec>
 80016ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f040 80da 	bne.w	800188c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 80d2 	bne.w	800188c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016f0:	f043 0202 	orr.w	r2, r3, #2
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016f8:	4b6f      	ldr	r3, [pc, #444]	; (80018b8 <HAL_ADC_Init+0x318>)
 80016fa:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001704:	d102      	bne.n	800170c <HAL_ADC_Init+0x16c>
 8001706:	4b6d      	ldr	r3, [pc, #436]	; (80018bc <HAL_ADC_Init+0x31c>)
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	e002      	b.n	8001712 <HAL_ADC_Init+0x172>
 800170c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001710:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	2b01      	cmp	r3, #1
 800171e:	d108      	bne.n	8001732 <HAL_ADC_Init+0x192>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b01      	cmp	r3, #1
 800172c:	d101      	bne.n	8001732 <HAL_ADC_Init+0x192>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_ADC_Init+0x194>
 8001732:	2300      	movs	r3, #0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d11c      	bne.n	8001772 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001738:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800173a:	2b00      	cmp	r3, #0
 800173c:	d010      	beq.n	8001760 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	2b01      	cmp	r3, #1
 8001748:	d107      	bne.n	800175a <HAL_ADC_Init+0x1ba>
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_ADC_Init+0x1ba>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <HAL_ADC_Init+0x1bc>
 800175a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800175c:	2b00      	cmp	r3, #0
 800175e:	d108      	bne.n	8001772 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001760:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	431a      	orrs	r2, r3
 800176e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001770:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	7e5b      	ldrb	r3, [r3, #25]
 8001776:	035b      	lsls	r3, r3, #13
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800177c:	2a01      	cmp	r2, #1
 800177e:	d002      	beq.n	8001786 <HAL_ADC_Init+0x1e6>
 8001780:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001784:	e000      	b.n	8001788 <HAL_ADC_Init+0x1e8>
 8001786:	2200      	movs	r2, #0
 8001788:	431a      	orrs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	4313      	orrs	r3, r2
 8001796:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001798:	4313      	orrs	r3, r2
 800179a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d11b      	bne.n	80017de <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	7e5b      	ldrb	r3, [r3, #25]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d109      	bne.n	80017c2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	3b01      	subs	r3, #1
 80017b4:	045a      	lsls	r2, r3, #17
 80017b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017b8:	4313      	orrs	r3, r2
 80017ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017be:	663b      	str	r3, [r7, #96]	; 0x60
 80017c0:	e00d      	b.n	80017de <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80017ca:	f043 0220 	orr.w	r2, r3, #32
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	f043 0201 	orr.w	r2, r3, #1
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d007      	beq.n	80017f6 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ee:	4313      	orrs	r3, r2
 80017f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017f2:	4313      	orrs	r3, r2
 80017f4:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 030c 	and.w	r3, r3, #12
 8001800:	2b00      	cmp	r3, #0
 8001802:	d114      	bne.n	800182e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6812      	ldr	r2, [r2, #0]
 800180e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001812:	f023 0302 	bic.w	r3, r3, #2
 8001816:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	7e1b      	ldrb	r3, [r3, #24]
 800181c:	039a      	lsls	r2, r3, #14
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	4313      	orrs	r3, r2
 8001828:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800182a:	4313      	orrs	r3, r2
 800182c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <HAL_ADC_Init+0x320>)
 8001836:	4013      	ands	r3, r2
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800183e:	430b      	orrs	r3, r1
 8001840:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d10c      	bne.n	8001864 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001850:	f023 010f 	bic.w	r1, r3, #15
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	1e5a      	subs	r2, r3, #1
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	430a      	orrs	r2, r1
 8001860:	631a      	str	r2, [r3, #48]	; 0x30
 8001862:	e007      	b.n	8001874 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 020f 	bic.w	r2, r2, #15
 8001872:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f023 0303 	bic.w	r3, r3, #3
 8001882:	f043 0201 	orr.w	r2, r3, #1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	641a      	str	r2, [r3, #64]	; 0x40
 800188a:	e00a      	b.n	80018a2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f023 0312 	bic.w	r3, r3, #18
 8001894:	f043 0210 	orr.w	r2, r3, #16
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800189c:	2301      	movs	r3, #1
 800189e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80018a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3768      	adds	r7, #104	; 0x68
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2000000c 	.word	0x2000000c
 80018b4:	431bde83 	.word	0x431bde83
 80018b8:	50000300 	.word	0x50000300
 80018bc:	50000100 	.word	0x50000100
 80018c0:	fff0c007 	.word	0xfff0c007

080018c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b09b      	sub	sp, #108	; 0x6c
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d101      	bne.n	80018e6 <HAL_ADC_ConfigChannel+0x22>
 80018e2:	2302      	movs	r3, #2
 80018e4:	e2a1      	b.n	8001e2a <HAL_ADC_ConfigChannel+0x566>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2201      	movs	r2, #1
 80018ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 0304 	and.w	r3, r3, #4
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f040 8285 	bne.w	8001e08 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b04      	cmp	r3, #4
 8001904:	d81c      	bhi.n	8001940 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	461a      	mov	r2, r3
 800191a:	231f      	movs	r3, #31
 800191c:	4093      	lsls	r3, r2
 800191e:	43db      	mvns	r3, r3
 8001920:	4019      	ands	r1, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	4613      	mov	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	fa00 f203 	lsl.w	r2, r0, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	631a      	str	r2, [r3, #48]	; 0x30
 800193e:	e063      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b09      	cmp	r3, #9
 8001946:	d81e      	bhi.n	8001986 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	4613      	mov	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4413      	add	r3, r2
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	3b1e      	subs	r3, #30
 800195c:	221f      	movs	r2, #31
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43db      	mvns	r3, r3
 8001964:	4019      	ands	r1, r3
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	6818      	ldr	r0, [r3, #0]
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	4613      	mov	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	3b1e      	subs	r3, #30
 8001978:	fa00 f203 	lsl.w	r2, r0, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	635a      	str	r2, [r3, #52]	; 0x34
 8001984:	e040      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b0e      	cmp	r3, #14
 800198c:	d81e      	bhi.n	80019cc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	4413      	add	r3, r2
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	3b3c      	subs	r3, #60	; 0x3c
 80019a2:	221f      	movs	r2, #31
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	4019      	ands	r1, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4413      	add	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	3b3c      	subs	r3, #60	; 0x3c
 80019be:	fa00 f203 	lsl.w	r2, r0, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	430a      	orrs	r2, r1
 80019c8:	639a      	str	r2, [r3, #56]	; 0x38
 80019ca:	e01d      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4413      	add	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	3b5a      	subs	r3, #90	; 0x5a
 80019e0:	221f      	movs	r2, #31
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	43db      	mvns	r3, r3
 80019e8:	4019      	ands	r1, r3
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	3b5a      	subs	r3, #90	; 0x5a
 80019fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	430a      	orrs	r2, r1
 8001a06:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f040 80e5 	bne.w	8001be2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b09      	cmp	r3, #9
 8001a1e:	d91c      	bls.n	8001a5a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6999      	ldr	r1, [r3, #24]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4413      	add	r3, r2
 8001a30:	3b1e      	subs	r3, #30
 8001a32:	2207      	movs	r2, #7
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4019      	ands	r1, r3
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	6898      	ldr	r0, [r3, #8]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4613      	mov	r3, r2
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	3b1e      	subs	r3, #30
 8001a4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	619a      	str	r2, [r3, #24]
 8001a58:	e019      	b.n	8001a8e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6959      	ldr	r1, [r3, #20]
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	2207      	movs	r2, #7
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	4019      	ands	r1, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	6898      	ldr	r0, [r3, #8]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	fa00 f203 	lsl.w	r2, r0, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	695a      	ldr	r2, [r3, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	08db      	lsrs	r3, r3, #3
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d84f      	bhi.n	8001b50 <HAL_ADC_ConfigChannel+0x28c>
 8001ab0:	a201      	add	r2, pc, #4	; (adr r2, 8001ab8 <HAL_ADC_ConfigChannel+0x1f4>)
 8001ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab6:	bf00      	nop
 8001ab8:	08001ac9 	.word	0x08001ac9
 8001abc:	08001aeb 	.word	0x08001aeb
 8001ac0:	08001b0d 	.word	0x08001b0d
 8001ac4:	08001b2f 	.word	0x08001b2f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ace:	4b9c      	ldr	r3, [pc, #624]	; (8001d40 <HAL_ADC_ConfigChannel+0x47c>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	0691      	lsls	r1, r2, #26
 8001ad8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ada:	430a      	orrs	r2, r1
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ae6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ae8:	e07b      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001af0:	4b93      	ldr	r3, [pc, #588]	; (8001d40 <HAL_ADC_ConfigChannel+0x47c>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	0691      	lsls	r1, r2, #26
 8001afa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001afc:	430a      	orrs	r2, r1
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b08:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b0a:	e06a      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001b12:	4b8b      	ldr	r3, [pc, #556]	; (8001d40 <HAL_ADC_ConfigChannel+0x47c>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	0691      	lsls	r1, r2, #26
 8001b1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b2a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b2c:	e059      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001b34:	4b82      	ldr	r3, [pc, #520]	; (8001d40 <HAL_ADC_ConfigChannel+0x47c>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	0691      	lsls	r1, r2, #26
 8001b3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b40:	430a      	orrs	r2, r1
 8001b42:	431a      	orrs	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b4c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b4e:	e048      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	069b      	lsls	r3, r3, #26
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d107      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b72:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	069b      	lsls	r3, r3, #26
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d107      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b96:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001b9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	069b      	lsls	r3, r3, #26
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d107      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bba:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001bc2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	069b      	lsls	r3, r3, #26
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d107      	bne.n	8001be0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bde:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001be0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d108      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x33e>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d101      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x33e>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <HAL_ADC_ConfigChannel+0x340>
 8001c02:	2300      	movs	r3, #0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 810a 	bne.w	8001e1e <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d00f      	beq.n	8001c32 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43da      	mvns	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001c30:	e049      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	409a      	lsls	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b09      	cmp	r3, #9
 8001c52:	d91c      	bls.n	8001c8e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6999      	ldr	r1, [r3, #24]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	3b1b      	subs	r3, #27
 8001c66:	2207      	movs	r2, #7
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	4019      	ands	r1, r3
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6898      	ldr	r0, [r3, #8]
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	3b1b      	subs	r3, #27
 8001c80:	fa00 f203 	lsl.w	r2, r0, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	619a      	str	r2, [r3, #24]
 8001c8c:	e01b      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6959      	ldr	r1, [r3, #20]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	43db      	mvns	r3, r3
 8001ca8:	4019      	ands	r1, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	6898      	ldr	r0, [r3, #8]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	fa00 f203 	lsl.w	r2, r0, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <HAL_ADC_ConfigChannel+0x480>)
 8001cc8:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b10      	cmp	r3, #16
 8001cd0:	d105      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d015      	beq.n	8001d0a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ce2:	2b11      	cmp	r3, #17
 8001ce4:	d105      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ce6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00b      	beq.n	8001d0a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001cf6:	2b12      	cmp	r3, #18
 8001cf8:	f040 8091 	bne.w	8001e1e <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001cfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f040 808a 	bne.w	8001e1e <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d12:	d102      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x456>
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <HAL_ADC_ConfigChannel+0x484>)
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	e002      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x45c>
 8001d1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d1e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d10e      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x488>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d107      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x488>
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e006      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x48a>
 8001d40:	83fff000 	.word	0x83fff000
 8001d44:	50000300 	.word	0x50000300
 8001d48:	50000100 	.word	0x50000100
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d150      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d52:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d010      	beq.n	8001d7a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d107      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x4b0>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x4b0>
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x4b2>
 8001d74:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d13c      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d11d      	bne.n	8001dbe <HAL_ADC_ConfigChannel+0x4fa>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d8a:	d118      	bne.n	8001dbe <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d96:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <HAL_ADC_ConfigChannel+0x574>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a27      	ldr	r2, [pc, #156]	; (8001e3c <HAL_ADC_ConfigChannel+0x578>)
 8001d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001da2:	0c9a      	lsrs	r2, r3, #18
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dae:	e002      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1f9      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001dbc:	e02e      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b11      	cmp	r3, #17
 8001dc4:	d10b      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x51a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dce:	d106      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001dd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001dd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dda:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ddc:	e01e      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b12      	cmp	r3, #18
 8001de4:	d11a      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001de6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001dee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001df2:	e013      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f043 0220 	orr.w	r2, r3, #32
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001e06:	e00a      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0c:	f043 0220 	orr.w	r2, r3, #32
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001e1a:	e000      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e1c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001e26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	376c      	adds	r7, #108	; 0x6c
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	431bde83 	.word	0x431bde83

08001e40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b099      	sub	sp, #100	; 0x64
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e58:	d102      	bne.n	8001e60 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001e5a:	4b5a      	ldr	r3, [pc, #360]	; (8001fc4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	e002      	b.n	8001e66 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001e60:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e64:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d101      	bne.n	8001e70 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e0a2      	b.n	8001fb6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d101      	bne.n	8001e7e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e09b      	b.n	8001fb6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d17f      	bne.n	8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d179      	bne.n	8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ea0:	4b49      	ldr	r3, [pc, #292]	; (8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001ea2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d040      	beq.n	8001f2e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001eac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	6859      	ldr	r1, [r3, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ebe:	035b      	lsls	r3, r3, #13
 8001ec0:	430b      	orrs	r3, r1
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ec6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d108      	bne.n	8001ee8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d101      	bne.n	8001ee8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e000      	b.n	8001eea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d15c      	bne.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d107      	bne.n	8001f0a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d101      	bne.n	8001f0a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001f0a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d14b      	bne.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001f10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001f18:	f023 030f 	bic.w	r3, r3, #15
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	6811      	ldr	r1, [r2, #0]
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	6892      	ldr	r2, [r2, #8]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	431a      	orrs	r2, r3
 8001f28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f2a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f2c:	e03c      	b.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001f2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f38:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d108      	bne.n	8001f5a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d101      	bne.n	8001f5a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e000      	b.n	8001f5c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d123      	bne.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d107      	bne.n	8001f7c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d101      	bne.n	8001f7c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e000      	b.n	8001f7e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001f7c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d112      	bne.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001f82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001f8a:	f023 030f 	bic.w	r3, r3, #15
 8001f8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f90:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f92:	e009      	b.n	8001fa8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	f043 0220 	orr.w	r2, r3, #32
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001fa6:	e000      	b.n	8001faa <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001fa8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001fb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3764      	adds	r7, #100	; 0x64
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	50000100 	.word	0x50000100
 8001fc8:	50000300 	.word	0x50000300

08001fcc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 0303 	and.w	r3, r3, #3
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d108      	bne.n	8001ff8 <ADC_Disable+0x2c>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d101      	bne.n	8001ff8 <ADC_Disable+0x2c>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <ADC_Disable+0x2e>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d047      	beq.n	800208e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 030d 	and.w	r3, r3, #13
 8002008:	2b01      	cmp	r3, #1
 800200a:	d10f      	bne.n	800202c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0202 	orr.w	r2, r2, #2
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2203      	movs	r2, #3
 8002022:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002024:	f7ff fab0 	bl	8001588 <HAL_GetTick>
 8002028:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800202a:	e029      	b.n	8002080 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f043 0210 	orr.w	r2, r3, #16
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203c:	f043 0201 	orr.w	r2, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e023      	b.n	8002090 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002048:	f7ff fa9e 	bl	8001588 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d914      	bls.n	8002080 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	2b01      	cmp	r3, #1
 8002062:	d10d      	bne.n	8002080 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	f043 0210 	orr.w	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e007      	b.n	8002090 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b01      	cmp	r3, #1
 800208c:	d0dc      	beq.n	8002048 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <__NVIC_EnableIRQ+0x38>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
 8002150:	490c      	ldr	r1, [pc, #48]	; (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4908      	ldr	r1, [pc, #32]	; (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	bf28      	it	cs
 80021aa:	2304      	movcs	r3, #4
 80021ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3304      	adds	r3, #4
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b03      	subs	r3, #3
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
         );
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	; 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002204:	d301      	bcc.n	800220a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002206:	2301      	movs	r3, #1
 8002208:	e00f      	b.n	800222a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220a:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <SysTick_Config+0x40>)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3b01      	subs	r3, #1
 8002210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002212:	210f      	movs	r1, #15
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f7ff ff8e 	bl	8002138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <SysTick_Config+0x40>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <SysTick_Config+0x40>)
 8002224:	2207      	movs	r2, #7
 8002226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	e000e010 	.word	0xe000e010

08002238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff29 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002260:	f7ff ff3e 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 8002264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	6978      	ldr	r0, [r7, #20]
 800226c:	f7ff ff8e 	bl	800218c <NVIC_EncodePriority>
 8002270:	4602      	mov	r2, r0
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	4611      	mov	r1, r2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff5d 	bl	8002138 <__NVIC_SetPriority>
}
 800227e:	bf00      	nop
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff31 	bl	80020fc <__NVIC_EnableIRQ>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff ffa2 	bl	80021f4 <SysTick_Config>
 80022b0:	4603      	mov	r3, r0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e014      	b.n	80022f6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	791b      	ldrb	r3, [r3, #4]
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d105      	bne.n	80022e2 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7fe fed3 	bl	8001088 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2202      	movs	r2, #2
 80022e6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
 8002310:	2300      	movs	r3, #0
 8002312:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	795b      	ldrb	r3, [r3, #5]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_DAC_ConfigChannel+0x20>
 800231c:	2302      	movs	r3, #2
 800231e:	e04e      	b.n	80023be <HAL_DAC_ConfigChannel+0xbe>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2201      	movs	r2, #1
 8002324:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2202      	movs	r2, #2
 800232a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a24      	ldr	r2, [pc, #144]	; (80023cc <HAL_DAC_ConfigChannel+0xcc>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d112      	bne.n	8002364 <HAL_DAC_ConfigChannel+0x64>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10f      	bne.n	8002364 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002344:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	4013      	ands	r3, r2
 8002354:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4313      	orrs	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	e00e      	b.n	8002382 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8002364:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	4013      	ands	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	4313      	orrs	r3, r2
 800238e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6819      	ldr	r1, [r3, #0]
 800239e:	22c0      	movs	r2, #192	; 0xc0
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	400a      	ands	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2201      	movs	r2, #1
 80023b4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	371c      	adds	r7, #28
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40007400 	.word	0x40007400

080023d0 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d008      	beq.n	80023f4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2204      	movs	r2, #4
 80023e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e020      	b.n	8002436 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 020e 	bic.w	r2, r2, #14
 8002402:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f022 0201 	bic.w	r2, r2, #1
 8002412:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800241c:	2101      	movs	r1, #1
 800241e:	fa01 f202 	lsl.w	r2, r1, r2
 8002422:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002442:	b580      	push	{r7, lr}
 8002444:	b084      	sub	sp, #16
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002454:	2b02      	cmp	r3, #2
 8002456:	d005      	beq.n	8002464 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2204      	movs	r2, #4
 800245c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e027      	b.n	80024b4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 020e 	bic.w	r2, r2, #14
 8002472:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0201 	bic.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800248c:	2101      	movs	r1, #1
 800248e:	fa01 f202 	lsl.w	r2, r1, r2
 8002492:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4798      	blx	r3
    } 
  }
  return status;
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ce:	e14e      	b.n	800276e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2101      	movs	r1, #1
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	4013      	ands	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 8140 	beq.w	8002768 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d005      	beq.n	8002500 <HAL_GPIO_Init+0x40>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d130      	bne.n	8002562 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	2203      	movs	r2, #3
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4313      	orrs	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002536:	2201      	movs	r2, #1
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43db      	mvns	r3, r3
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	4013      	ands	r3, r2
 8002544:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	091b      	lsrs	r3, r3, #4
 800254c:	f003 0201 	and.w	r2, r3, #1
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b03      	cmp	r3, #3
 800256c:	d017      	beq.n	800259e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	2203      	movs	r2, #3
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d123      	bne.n	80025f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	08da      	lsrs	r2, r3, #3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3208      	adds	r2, #8
 80025b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	220f      	movs	r2, #15
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43db      	mvns	r3, r3
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4013      	ands	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691a      	ldr	r2, [r3, #16]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	08da      	lsrs	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3208      	adds	r2, #8
 80025ec:	6939      	ldr	r1, [r7, #16]
 80025ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	2203      	movs	r2, #3
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4013      	ands	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 0203 	and.w	r2, r3, #3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 809a 	beq.w	8002768 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002634:	4b55      	ldr	r3, [pc, #340]	; (800278c <HAL_GPIO_Init+0x2cc>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	4a54      	ldr	r2, [pc, #336]	; (800278c <HAL_GPIO_Init+0x2cc>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6193      	str	r3, [r2, #24]
 8002640:	4b52      	ldr	r3, [pc, #328]	; (800278c <HAL_GPIO_Init+0x2cc>)
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800264c:	4a50      	ldr	r2, [pc, #320]	; (8002790 <HAL_GPIO_Init+0x2d0>)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	089b      	lsrs	r3, r3, #2
 8002652:	3302      	adds	r3, #2
 8002654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	220f      	movs	r2, #15
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002676:	d013      	beq.n	80026a0 <HAL_GPIO_Init+0x1e0>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a46      	ldr	r2, [pc, #280]	; (8002794 <HAL_GPIO_Init+0x2d4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00d      	beq.n	800269c <HAL_GPIO_Init+0x1dc>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a45      	ldr	r2, [pc, #276]	; (8002798 <HAL_GPIO_Init+0x2d8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d007      	beq.n	8002698 <HAL_GPIO_Init+0x1d8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a44      	ldr	r2, [pc, #272]	; (800279c <HAL_GPIO_Init+0x2dc>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d101      	bne.n	8002694 <HAL_GPIO_Init+0x1d4>
 8002690:	2303      	movs	r3, #3
 8002692:	e006      	b.n	80026a2 <HAL_GPIO_Init+0x1e2>
 8002694:	2305      	movs	r3, #5
 8002696:	e004      	b.n	80026a2 <HAL_GPIO_Init+0x1e2>
 8002698:	2302      	movs	r3, #2
 800269a:	e002      	b.n	80026a2 <HAL_GPIO_Init+0x1e2>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <HAL_GPIO_Init+0x1e2>
 80026a0:	2300      	movs	r3, #0
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	f002 0203 	and.w	r2, r2, #3
 80026a8:	0092      	lsls	r2, r2, #2
 80026aa:	4093      	lsls	r3, r2
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026b2:	4937      	ldr	r1, [pc, #220]	; (8002790 <HAL_GPIO_Init+0x2d0>)
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	089b      	lsrs	r3, r3, #2
 80026b8:	3302      	adds	r3, #2
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026c0:	4b37      	ldr	r3, [pc, #220]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026e4:	4a2e      	ldr	r2, [pc, #184]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026ea:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800270e:	4a24      	ldr	r2, [pc, #144]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002714:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002738:	4a19      	ldr	r2, [pc, #100]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800273e:	4b18      	ldr	r3, [pc, #96]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002762:	4a0f      	ldr	r2, [pc, #60]	; (80027a0 <HAL_GPIO_Init+0x2e0>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	3301      	adds	r3, #1
 800276c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	fa22 f303 	lsr.w	r3, r2, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	f47f aea9 	bne.w	80024d0 <HAL_GPIO_Init+0x10>
  }
}
 800277e:	bf00      	nop
 8002780:	bf00      	nop
 8002782:	371c      	adds	r7, #28
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	40021000 	.word	0x40021000
 8002790:	40010000 	.word	0x40010000
 8002794:	48000400 	.word	0x48000400
 8002798:	48000800 	.word	0x48000800
 800279c:	48000c00 	.word	0x48000c00
 80027a0:	40010400 	.word	0x40010400

080027a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027b4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d102      	bne.n	80027ca <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f001 b823 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 817d 	beq.w	8002ada <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027e0:	4bbc      	ldr	r3, [pc, #752]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 030c 	and.w	r3, r3, #12
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d00c      	beq.n	8002806 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ec:	4bb9      	ldr	r3, [pc, #740]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 030c 	and.w	r3, r3, #12
 80027f4:	2b08      	cmp	r3, #8
 80027f6:	d15c      	bne.n	80028b2 <HAL_RCC_OscConfig+0x10e>
 80027f8:	4bb6      	ldr	r3, [pc, #728]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002804:	d155      	bne.n	80028b2 <HAL_RCC_OscConfig+0x10e>
 8002806:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800280a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002812:	fa93 f3a3 	rbit	r3, r3
 8002816:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800281a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281e:	fab3 f383 	clz	r3, r3
 8002822:	b2db      	uxtb	r3, r3
 8002824:	095b      	lsrs	r3, r3, #5
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f043 0301 	orr.w	r3, r3, #1
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b01      	cmp	r3, #1
 8002830:	d102      	bne.n	8002838 <HAL_RCC_OscConfig+0x94>
 8002832:	4ba8      	ldr	r3, [pc, #672]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	e015      	b.n	8002864 <HAL_RCC_OscConfig+0xc0>
 8002838:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800283c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002840:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002844:	fa93 f3a3 	rbit	r3, r3
 8002848:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800284c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002850:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002854:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002858:	fa93 f3a3 	rbit	r3, r3
 800285c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002860:	4b9c      	ldr	r3, [pc, #624]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002868:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800286c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002870:	fa92 f2a2 	rbit	r2, r2
 8002874:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002878:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800287c:	fab2 f282 	clz	r2, r2
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	f042 0220 	orr.w	r2, r2, #32
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	f002 021f 	and.w	r2, r2, #31
 800288c:	2101      	movs	r1, #1
 800288e:	fa01 f202 	lsl.w	r2, r1, r2
 8002892:	4013      	ands	r3, r2
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 811f 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x334>
 800289a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800289e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f040 8116 	bne.w	8002ad8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	f000 bfaf 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c2:	d106      	bne.n	80028d2 <HAL_RCC_OscConfig+0x12e>
 80028c4:	4b83      	ldr	r3, [pc, #524]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a82      	ldr	r2, [pc, #520]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	e036      	b.n	8002940 <HAL_RCC_OscConfig+0x19c>
 80028d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10c      	bne.n	80028fc <HAL_RCC_OscConfig+0x158>
 80028e2:	4b7c      	ldr	r3, [pc, #496]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a7b      	ldr	r2, [pc, #492]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	4b79      	ldr	r3, [pc, #484]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a78      	ldr	r2, [pc, #480]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80028f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	e021      	b.n	8002940 <HAL_RCC_OscConfig+0x19c>
 80028fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002900:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800290c:	d10c      	bne.n	8002928 <HAL_RCC_OscConfig+0x184>
 800290e:	4b71      	ldr	r3, [pc, #452]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a70      	ldr	r2, [pc, #448]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002914:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	4b6e      	ldr	r3, [pc, #440]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a6d      	ldr	r2, [pc, #436]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	e00b      	b.n	8002940 <HAL_RCC_OscConfig+0x19c>
 8002928:	4b6a      	ldr	r3, [pc, #424]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a69      	ldr	r2, [pc, #420]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 800292e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	4b67      	ldr	r3, [pc, #412]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a66      	ldr	r2, [pc, #408]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 800293a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800293e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002940:	4b64      	ldr	r3, [pc, #400]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002944:	f023 020f 	bic.w	r2, r3, #15
 8002948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800294c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	495f      	ldr	r1, [pc, #380]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002956:	4313      	orrs	r3, r2
 8002958:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800295a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800295e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d059      	beq.n	8002a1e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296a:	f7fe fe0d 	bl	8001588 <HAL_GetTick>
 800296e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002974:	f7fe fe08 	bl	8001588 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b64      	cmp	r3, #100	; 0x64
 8002982:	d902      	bls.n	800298a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	f000 bf43 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 800298a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800298e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002996:	fa93 f3a3 	rbit	r3, r3
 800299a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800299e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	095b      	lsrs	r3, r3, #5
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d102      	bne.n	80029bc <HAL_RCC_OscConfig+0x218>
 80029b6:	4b47      	ldr	r3, [pc, #284]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	e015      	b.n	80029e8 <HAL_RCC_OscConfig+0x244>
 80029bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029c0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80029c8:	fa93 f3a3 	rbit	r3, r3
 80029cc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80029d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029d4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80029d8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80029e4:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029ec:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80029f0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80029f4:	fa92 f2a2 	rbit	r2, r2
 80029f8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80029fc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002a00:	fab2 f282 	clz	r2, r2
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	f042 0220 	orr.w	r2, r2, #32
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	f002 021f 	and.w	r2, r2, #31
 8002a10:	2101      	movs	r1, #1
 8002a12:	fa01 f202 	lsl.w	r2, r1, r2
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ab      	beq.n	8002974 <HAL_RCC_OscConfig+0x1d0>
 8002a1c:	e05d      	b.n	8002ada <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f7fe fdb3 	bl	8001588 <HAL_GetTick>
 8002a22:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a26:	e00a      	b.n	8002a3e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a28:	f7fe fdae 	bl	8001588 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b64      	cmp	r3, #100	; 0x64
 8002a36:	d902      	bls.n	8002a3e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	f000 bee9 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 8002a3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a42:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002a52:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	095b      	lsrs	r3, r3, #5
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d102      	bne.n	8002a70 <HAL_RCC_OscConfig+0x2cc>
 8002a6a:	4b1a      	ldr	r3, [pc, #104]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	e015      	b.n	8002a9c <HAL_RCC_OscConfig+0x2f8>
 8002a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a74:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002a84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a88:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002a8c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002a90:	fa93 f3a3 	rbit	r3, r3
 8002a94:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002a98:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <HAL_RCC_OscConfig+0x330>)
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002aa0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002aa4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002aa8:	fa92 f2a2 	rbit	r2, r2
 8002aac:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002ab0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002ab4:	fab2 f282 	clz	r2, r2
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	f042 0220 	orr.w	r2, r2, #32
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f002 021f 	and.w	r2, r2, #31
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aca:	4013      	ands	r3, r2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1ab      	bne.n	8002a28 <HAL_RCC_OscConfig+0x284>
 8002ad0:	e003      	b.n	8002ada <HAL_RCC_OscConfig+0x336>
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ade:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 817d 	beq.w	8002dea <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002af0:	4ba6      	ldr	r3, [pc, #664]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 030c 	and.w	r3, r3, #12
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00b      	beq.n	8002b14 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002afc:	4ba3      	ldr	r3, [pc, #652]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 030c 	and.w	r3, r3, #12
 8002b04:	2b08      	cmp	r3, #8
 8002b06:	d172      	bne.n	8002bee <HAL_RCC_OscConfig+0x44a>
 8002b08:	4ba0      	ldr	r3, [pc, #640]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d16c      	bne.n	8002bee <HAL_RCC_OscConfig+0x44a>
 8002b14:	2302      	movs	r3, #2
 8002b16:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002b1e:	fa93 f3a3 	rbit	r3, r3
 8002b22:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002b26:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	095b      	lsrs	r3, r3, #5
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d102      	bne.n	8002b44 <HAL_RCC_OscConfig+0x3a0>
 8002b3e:	4b93      	ldr	r3, [pc, #588]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	e013      	b.n	8002b6c <HAL_RCC_OscConfig+0x3c8>
 8002b44:	2302      	movs	r3, #2
 8002b46:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002b4e:	fa93 f3a3 	rbit	r3, r3
 8002b52:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002b56:	2302      	movs	r3, #2
 8002b58:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002b5c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002b60:	fa93 f3a3 	rbit	r3, r3
 8002b64:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002b68:	4b88      	ldr	r3, [pc, #544]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002b72:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002b76:	fa92 f2a2 	rbit	r2, r2
 8002b7a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002b7e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002b82:	fab2 f282 	clz	r2, r2
 8002b86:	b2d2      	uxtb	r2, r2
 8002b88:	f042 0220 	orr.w	r2, r2, #32
 8002b8c:	b2d2      	uxtb	r2, r2
 8002b8e:	f002 021f 	and.w	r2, r2, #31
 8002b92:	2101      	movs	r1, #1
 8002b94:	fa01 f202 	lsl.w	r2, r1, r2
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x410>
 8002b9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d002      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	f000 be2e 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb4:	4b75      	ldr	r3, [pc, #468]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	21f8      	movs	r1, #248	; 0xf8
 8002bca:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002bd2:	fa91 f1a1 	rbit	r1, r1
 8002bd6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002bda:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002bde:	fab1 f181 	clz	r1, r1
 8002be2:	b2c9      	uxtb	r1, r1
 8002be4:	408b      	lsls	r3, r1
 8002be6:	4969      	ldr	r1, [pc, #420]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bec:	e0fd      	b.n	8002dea <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8088 	beq.w	8002d10 <HAL_RCC_OscConfig+0x56c>
 8002c00:	2301      	movs	r3, #1
 8002c02:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c06:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002c12:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c16:	fab3 f383 	clz	r3, r3
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c20:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	461a      	mov	r2, r3
 8002c28:	2301      	movs	r3, #1
 8002c2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2c:	f7fe fcac 	bl	8001588 <HAL_GetTick>
 8002c30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c34:	e00a      	b.n	8002c4c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c36:	f7fe fca7 	bl	8001588 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d902      	bls.n	8002c4c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	f000 bde2 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c52:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002c56:	fa93 f3a3 	rbit	r3, r3
 8002c5a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002c5e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	095b      	lsrs	r3, r3, #5
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d102      	bne.n	8002c7c <HAL_RCC_OscConfig+0x4d8>
 8002c76:	4b45      	ldr	r3, [pc, #276]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	e013      	b.n	8002ca4 <HAL_RCC_OscConfig+0x500>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002c86:	fa93 f3a3 	rbit	r3, r3
 8002c8a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002c8e:	2302      	movs	r3, #2
 8002c90:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002c94:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002ca0:	4b3a      	ldr	r3, [pc, #232]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002caa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002cae:	fa92 f2a2 	rbit	r2, r2
 8002cb2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002cb6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002cba:	fab2 f282 	clz	r2, r2
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	f042 0220 	orr.w	r2, r2, #32
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	f002 021f 	and.w	r2, r2, #31
 8002cca:	2101      	movs	r1, #1
 8002ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0af      	beq.n	8002c36 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	21f8      	movs	r1, #248	; 0xf8
 8002cec:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002cf4:	fa91 f1a1 	rbit	r1, r1
 8002cf8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002cfc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002d00:	fab1 f181 	clz	r1, r1
 8002d04:	b2c9      	uxtb	r1, r1
 8002d06:	408b      	lsls	r3, r1
 8002d08:	4920      	ldr	r1, [pc, #128]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	600b      	str	r3, [r1, #0]
 8002d0e:	e06c      	b.n	8002dea <HAL_RCC_OscConfig+0x646>
 8002d10:	2301      	movs	r3, #1
 8002d12:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002d1a:	fa93 f3a3 	rbit	r3, r3
 8002d1e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002d22:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d26:	fab3 f383 	clz	r3, r3
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d30:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	461a      	mov	r2, r3
 8002d38:	2300      	movs	r3, #0
 8002d3a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3c:	f7fe fc24 	bl	8001588 <HAL_GetTick>
 8002d40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d44:	e00a      	b.n	8002d5c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d46:	f7fe fc1f 	bl	8001588 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d902      	bls.n	8002d5c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	f000 bd5a 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d62:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002d66:	fa93 f3a3 	rbit	r3, r3
 8002d6a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002d6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d72:	fab3 f383 	clz	r3, r3
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	095b      	lsrs	r3, r3, #5
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d104      	bne.n	8002d90 <HAL_RCC_OscConfig+0x5ec>
 8002d86:	4b01      	ldr	r3, [pc, #4]	; (8002d8c <HAL_RCC_OscConfig+0x5e8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	e015      	b.n	8002db8 <HAL_RCC_OscConfig+0x614>
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	2302      	movs	r3, #2
 8002d92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002da2:	2302      	movs	r3, #2
 8002da4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002da8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002dac:	fa93 f3a3 	rbit	r3, r3
 8002db0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002db4:	4bc8      	ldr	r3, [pc, #800]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	2202      	movs	r2, #2
 8002dba:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002dbe:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002dc2:	fa92 f2a2 	rbit	r2, r2
 8002dc6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002dca:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002dce:	fab2 f282 	clz	r2, r2
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	f042 0220 	orr.w	r2, r2, #32
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	f002 021f 	and.w	r2, r2, #31
 8002dde:	2101      	movs	r1, #1
 8002de0:	fa01 f202 	lsl.w	r2, r1, r2
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1ad      	bne.n	8002d46 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 8110 	beq.w	8003020 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d079      	beq.n	8002f04 <HAL_RCC_OscConfig+0x760>
 8002e10:	2301      	movs	r3, #1
 8002e12:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002e22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e26:	fab3 f383 	clz	r3, r3
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4bab      	ldr	r3, [pc, #684]	; (80030dc <HAL_RCC_OscConfig+0x938>)
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	461a      	mov	r2, r3
 8002e36:	2301      	movs	r3, #1
 8002e38:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e3a:	f7fe fba5 	bl	8001588 <HAL_GetTick>
 8002e3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e44:	f7fe fba0 	bl	8001588 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d902      	bls.n	8002e5a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	f000 bcdb 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e60:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e70:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002e74:	2202      	movs	r2, #2
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e7c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	fa93 f2a3 	rbit	r2, r3
 8002e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e98:	2202      	movs	r2, #2
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	fa93 f2a3 	rbit	r2, r3
 8002eaa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002eb2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb4:	4b88      	ldr	r3, [pc, #544]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 8002eb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002eb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ebc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ec0:	2102      	movs	r1, #2
 8002ec2:	6019      	str	r1, [r3, #0]
 8002ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	fa93 f1a3 	rbit	r1, r3
 8002ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ed6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002eda:	6019      	str	r1, [r3, #0]
  return result;
 8002edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	fab3 f383 	clz	r3, r3
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f003 031f 	and.w	r3, r3, #31
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0a0      	beq.n	8002e44 <HAL_RCC_OscConfig+0x6a0>
 8002f02:	e08d      	b.n	8003020 <HAL_RCC_OscConfig+0x87c>
 8002f04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f08:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f14:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	fa93 f2a3 	rbit	r2, r3
 8002f1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f22:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f26:	601a      	str	r2, [r3, #0]
  return result;
 8002f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f2c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f30:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b68      	ldr	r3, [pc, #416]	; (80030dc <HAL_RCC_OscConfig+0x938>)
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	461a      	mov	r2, r3
 8002f42:	2300      	movs	r3, #0
 8002f44:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f46:	f7fe fb1f 	bl	8001588 <HAL_GetTick>
 8002f4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fe fb1a 	bl	8001588 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d902      	bls.n	8002f66 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	f000 bc55 	b.w	8003810 <HAL_RCC_OscConfig+0x106c>
 8002f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f6e:	2202      	movs	r2, #2
 8002f70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f76:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	fa93 f2a3 	rbit	r2, r3
 8002f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f84:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002f92:	2202      	movs	r2, #2
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f9a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	fa93 f2a3 	rbit	r2, r3
 8002fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fbe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	fa93 f2a3 	rbit	r2, r3
 8002fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fcc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fd0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd2:	4b41      	ldr	r3, [pc, #260]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 8002fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fda:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002fde:	2102      	movs	r1, #2
 8002fe0:	6019      	str	r1, [r3, #0]
 8002fe2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	fa93 f1a3 	rbit	r1, r3
 8002ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ff4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ff8:	6019      	str	r1, [r3, #0]
  return result;
 8002ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffe:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	fab3 f383 	clz	r3, r3
 8003008:	b2db      	uxtb	r3, r3
 800300a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800300e:	b2db      	uxtb	r3, r3
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	2101      	movs	r1, #1
 8003016:	fa01 f303 	lsl.w	r3, r1, r3
 800301a:	4013      	ands	r3, r2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d197      	bne.n	8002f50 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003020:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003024:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 81a1 	beq.w	8003378 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003036:	2300      	movs	r3, #0
 8003038:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800303c:	4b26      	ldr	r3, [pc, #152]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d116      	bne.n	8003076 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003048:	4b23      	ldr	r3, [pc, #140]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	4a22      	ldr	r2, [pc, #136]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 800304e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003052:	61d3      	str	r3, [r2, #28]
 8003054:	4b20      	ldr	r3, [pc, #128]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800305c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003060:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800306e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003070:	2301      	movs	r3, #1
 8003072:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003076:	4b1a      	ldr	r3, [pc, #104]	; (80030e0 <HAL_RCC_OscConfig+0x93c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11a      	bne.n	80030b8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003082:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <HAL_RCC_OscConfig+0x93c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a16      	ldr	r2, [pc, #88]	; (80030e0 <HAL_RCC_OscConfig+0x93c>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800308e:	f7fe fa7b 	bl	8001588 <HAL_GetTick>
 8003092:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003096:	e009      	b.n	80030ac <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003098:	f7fe fa76 	bl	8001588 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b64      	cmp	r3, #100	; 0x64
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e3b1      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <HAL_RCC_OscConfig+0x93c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0ef      	beq.n	8003098 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d10d      	bne.n	80030e4 <HAL_RCC_OscConfig+0x940>
 80030c8:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	4a02      	ldr	r2, [pc, #8]	; (80030d8 <HAL_RCC_OscConfig+0x934>)
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	6213      	str	r3, [r2, #32]
 80030d4:	e03c      	b.n	8003150 <HAL_RCC_OscConfig+0x9ac>
 80030d6:	bf00      	nop
 80030d8:	40021000 	.word	0x40021000
 80030dc:	10908120 	.word	0x10908120
 80030e0:	40007000 	.word	0x40007000
 80030e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10c      	bne.n	800310e <HAL_RCC_OscConfig+0x96a>
 80030f4:	4bc1      	ldr	r3, [pc, #772]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	4ac0      	ldr	r2, [pc, #768]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 80030fa:	f023 0301 	bic.w	r3, r3, #1
 80030fe:	6213      	str	r3, [r2, #32]
 8003100:	4bbe      	ldr	r3, [pc, #760]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	4abd      	ldr	r2, [pc, #756]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003106:	f023 0304 	bic.w	r3, r3, #4
 800310a:	6213      	str	r3, [r2, #32]
 800310c:	e020      	b.n	8003150 <HAL_RCC_OscConfig+0x9ac>
 800310e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003112:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	2b05      	cmp	r3, #5
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0x994>
 800311e:	4bb7      	ldr	r3, [pc, #732]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	4ab6      	ldr	r2, [pc, #728]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003124:	f043 0304 	orr.w	r3, r3, #4
 8003128:	6213      	str	r3, [r2, #32]
 800312a:	4bb4      	ldr	r3, [pc, #720]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	4ab3      	ldr	r2, [pc, #716]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	6213      	str	r3, [r2, #32]
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0x9ac>
 8003138:	4bb0      	ldr	r3, [pc, #704]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	4aaf      	ldr	r2, [pc, #700]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	6213      	str	r3, [r2, #32]
 8003144:	4bad      	ldr	r3, [pc, #692]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	4aac      	ldr	r2, [pc, #688]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800314a:	f023 0304 	bic.w	r3, r3, #4
 800314e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003154:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 8081 	beq.w	8003264 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003162:	f7fe fa11 	bl	8001588 <HAL_GetTick>
 8003166:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800316a:	e00b      	b.n	8003184 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800316c:	f7fe fa0c 	bl	8001588 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	f241 3288 	movw	r2, #5000	; 0x1388
 800317c:	4293      	cmp	r3, r2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e345      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
 8003184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003188:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800318c:	2202      	movs	r2, #2
 800318e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003194:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	fa93 f2a3 	rbit	r2, r3
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ac:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80031b0:	2202      	movs	r2, #2
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80031ca:	601a      	str	r2, [r3, #0]
  return result;
 80031cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80031d4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	095b      	lsrs	r3, r3, #5
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	f043 0302 	orr.w	r3, r3, #2
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d102      	bne.n	80031f0 <HAL_RCC_OscConfig+0xa4c>
 80031ea:	4b84      	ldr	r3, [pc, #528]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	e013      	b.n	8003218 <HAL_RCC_OscConfig+0xa74>
 80031f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80031f8:	2202      	movs	r2, #2
 80031fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003200:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	fa93 f2a3 	rbit	r2, r3
 800320a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800320e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	4b79      	ldr	r3, [pc, #484]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800321c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003220:	2102      	movs	r1, #2
 8003222:	6011      	str	r1, [r2, #0]
 8003224:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003228:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	fa92 f1a2 	rbit	r1, r2
 8003232:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003236:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800323a:	6011      	str	r1, [r2, #0]
  return result;
 800323c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003240:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	fab2 f282 	clz	r2, r2
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	f002 021f 	and.w	r2, r2, #31
 8003256:	2101      	movs	r1, #1
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	4013      	ands	r3, r2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d084      	beq.n	800316c <HAL_RCC_OscConfig+0x9c8>
 8003262:	e07f      	b.n	8003364 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003264:	f7fe f990 	bl	8001588 <HAL_GetTick>
 8003268:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800326c:	e00b      	b.n	8003286 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800326e:	f7fe f98b 	bl	8001588 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	f241 3288 	movw	r2, #5000	; 0x1388
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e2c4      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
 8003286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800328e:	2202      	movs	r2, #2
 8003290:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003296:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fa93 f2a3 	rbit	r2, r3
 80032a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ae:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80032b2:	2202      	movs	r2, #2
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ba:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	fa93 f2a3 	rbit	r2, r3
 80032c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80032cc:	601a      	str	r2, [r3, #0]
  return result;
 80032ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80032d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d8:	fab3 f383 	clz	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	f043 0302 	orr.w	r3, r3, #2
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d102      	bne.n	80032f2 <HAL_RCC_OscConfig+0xb4e>
 80032ec:	4b43      	ldr	r3, [pc, #268]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	e013      	b.n	800331a <HAL_RCC_OscConfig+0xb76>
 80032f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80032fa:	2202      	movs	r2, #2
 80032fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003302:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	fa93 f2a3 	rbit	r2, r3
 800330c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003310:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003314:	601a      	str	r2, [r3, #0]
 8003316:	4b39      	ldr	r3, [pc, #228]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800331e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003322:	2102      	movs	r1, #2
 8003324:	6011      	str	r1, [r2, #0]
 8003326:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800332a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	fa92 f1a2 	rbit	r1, r2
 8003334:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003338:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800333c:	6011      	str	r1, [r2, #0]
  return result;
 800333e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003342:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	fab2 f282 	clz	r2, r2
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	f002 021f 	and.w	r2, r2, #31
 8003358:	2101      	movs	r1, #1
 800335a:	fa01 f202 	lsl.w	r2, r1, r2
 800335e:	4013      	ands	r3, r2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d184      	bne.n	800326e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003364:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003368:	2b01      	cmp	r3, #1
 800336a:	d105      	bne.n	8003378 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800336c:	4b23      	ldr	r3, [pc, #140]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	4a22      	ldr	r2, [pc, #136]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 8003372:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003376:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 8242 	beq.w	800380e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338a:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <HAL_RCC_OscConfig+0xc58>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f003 030c 	and.w	r3, r3, #12
 8003392:	2b08      	cmp	r3, #8
 8003394:	f000 8213 	beq.w	80037be <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003398:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800339c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	f040 8162 	bne.w	800366e <HAL_RCC_OscConfig+0xeca>
 80033aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ae:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80033b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033bc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	fa93 f2a3 	rbit	r2, r3
 80033c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ca:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80033ce:	601a      	str	r2, [r3, #0]
  return result;
 80033d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80033d8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033da:	fab3 f383 	clz	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033e4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	461a      	mov	r2, r3
 80033ec:	2300      	movs	r3, #0
 80033ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f0:	f7fe f8ca 	bl	8001588 <HAL_GetTick>
 80033f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f8:	e00c      	b.n	8003414 <HAL_RCC_OscConfig+0xc70>
 80033fa:	bf00      	nop
 80033fc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003400:	f7fe f8c2 	bl	8001588 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e1fd      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
 8003414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003418:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800341c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003426:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	fa93 f2a3 	rbit	r2, r3
 8003430:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003434:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003438:	601a      	str	r2, [r3, #0]
  return result;
 800343a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800343e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003442:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003444:	fab3 f383 	clz	r3, r3
 8003448:	b2db      	uxtb	r3, r3
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	b2db      	uxtb	r3, r3
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d102      	bne.n	800345e <HAL_RCC_OscConfig+0xcba>
 8003458:	4bb0      	ldr	r3, [pc, #704]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	e027      	b.n	80034ae <HAL_RCC_OscConfig+0xd0a>
 800345e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003462:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003466:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800346a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003470:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	fa93 f2a3 	rbit	r2, r3
 800347a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800347e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003488:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800348c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003496:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	fa93 f2a3 	rbit	r2, r3
 80034a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	4b9c      	ldr	r3, [pc, #624]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034b2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80034b6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034ba:	6011      	str	r1, [r2, #0]
 80034bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034c0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	fa92 f1a2 	rbit	r1, r2
 80034ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034ce:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80034d2:	6011      	str	r1, [r2, #0]
  return result;
 80034d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034d8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80034dc:	6812      	ldr	r2, [r2, #0]
 80034de:	fab2 f282 	clz	r2, r2
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	f042 0220 	orr.w	r2, r2, #32
 80034e8:	b2d2      	uxtb	r2, r2
 80034ea:	f002 021f 	and.w	r2, r2, #31
 80034ee:	2101      	movs	r1, #1
 80034f0:	fa01 f202 	lsl.w	r2, r1, r2
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d182      	bne.n	8003400 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034fa:	4b88      	ldr	r3, [pc, #544]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003506:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800350e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003512:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	430b      	orrs	r3, r1
 800351c:	497f      	ldr	r1, [pc, #508]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 800351e:	4313      	orrs	r3, r2
 8003520:	604b      	str	r3, [r1, #4]
 8003522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003526:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800352a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800352e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003534:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	fa93 f2a3 	rbit	r2, r3
 800353e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003542:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003546:	601a      	str	r2, [r3, #0]
  return result;
 8003548:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800354c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003550:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003552:	fab3 f383 	clz	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800355c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	461a      	mov	r2, r3
 8003564:	2301      	movs	r3, #1
 8003566:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fe f80e 	bl	8001588 <HAL_GetTick>
 800356c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003570:	e009      	b.n	8003586 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003572:	f7fe f809 	bl	8001588 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e144      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
 8003586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800358e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003592:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003598:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	fa93 f2a3 	rbit	r2, r3
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80035aa:	601a      	str	r2, [r3, #0]
  return result;
 80035ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80035b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035b6:	fab3 f383 	clz	r3, r3
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d102      	bne.n	80035d0 <HAL_RCC_OscConfig+0xe2c>
 80035ca:	4b54      	ldr	r3, [pc, #336]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	e027      	b.n	8003620 <HAL_RCC_OscConfig+0xe7c>
 80035d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80035d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	fa93 f2a3 	rbit	r2, r3
 80035ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035fa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80035fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003608:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	fa93 f2a3 	rbit	r2, r3
 8003612:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003616:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	4b3f      	ldr	r3, [pc, #252]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003624:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003628:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800362c:	6011      	str	r1, [r2, #0]
 800362e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003632:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	fa92 f1a2 	rbit	r1, r2
 800363c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003640:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003644:	6011      	str	r1, [r2, #0]
  return result;
 8003646:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800364a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	fab2 f282 	clz	r2, r2
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	f042 0220 	orr.w	r2, r2, #32
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	f002 021f 	and.w	r2, r2, #31
 8003660:	2101      	movs	r1, #1
 8003662:	fa01 f202 	lsl.w	r2, r1, r2
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d082      	beq.n	8003572 <HAL_RCC_OscConfig+0xdce>
 800366c:	e0cf      	b.n	800380e <HAL_RCC_OscConfig+0x106a>
 800366e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003672:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003676:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800367a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003680:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	fa93 f2a3 	rbit	r2, r3
 800368a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800368e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003692:	601a      	str	r2, [r3, #0]
  return result;
 8003694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003698:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800369c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80036a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	461a      	mov	r2, r3
 80036b0:	2300      	movs	r3, #0
 80036b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b4:	f7fd ff68 	bl	8001588 <HAL_GetTick>
 80036b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036bc:	e009      	b.n	80036d2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036be:	f7fd ff63 	bl	8001588 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e09e      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
 80036d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80036da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	fa93 f2a3 	rbit	r2, r3
 80036ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80036f6:	601a      	str	r2, [r3, #0]
  return result;
 80036f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036fc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003700:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003702:	fab3 f383 	clz	r3, r3
 8003706:	b2db      	uxtb	r3, r3
 8003708:	095b      	lsrs	r3, r3, #5
 800370a:	b2db      	uxtb	r3, r3
 800370c:	f043 0301 	orr.w	r3, r3, #1
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b01      	cmp	r3, #1
 8003714:	d104      	bne.n	8003720 <HAL_RCC_OscConfig+0xf7c>
 8003716:	4b01      	ldr	r3, [pc, #4]	; (800371c <HAL_RCC_OscConfig+0xf78>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	e029      	b.n	8003770 <HAL_RCC_OscConfig+0xfcc>
 800371c:	40021000 	.word	0x40021000
 8003720:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003724:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003728:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800372c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003732:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	fa93 f2a3 	rbit	r2, r3
 800373c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003740:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800374a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800374e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003758:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	fa93 f2a3 	rbit	r2, r3
 8003762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003766:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	4b2b      	ldr	r3, [pc, #172]	; (800381c <HAL_RCC_OscConfig+0x1078>)
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003774:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003778:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800377c:	6011      	str	r1, [r2, #0]
 800377e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003782:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003786:	6812      	ldr	r2, [r2, #0]
 8003788:	fa92 f1a2 	rbit	r1, r2
 800378c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003790:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003794:	6011      	str	r1, [r2, #0]
  return result;
 8003796:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800379a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	fab2 f282 	clz	r2, r2
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	f042 0220 	orr.w	r2, r2, #32
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	f002 021f 	and.w	r2, r2, #31
 80037b0:	2101      	movs	r1, #1
 80037b2:	fa01 f202 	lsl.w	r2, r1, r2
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d180      	bne.n	80036be <HAL_RCC_OscConfig+0xf1a>
 80037bc:	e027      	b.n	800380e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e01e      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037d2:	4b12      	ldr	r3, [pc, #72]	; (800381c <HAL_RCC_OscConfig+0x1078>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80037da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80037de:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80037e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d10b      	bne.n	800380a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80037f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80037f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80037fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003806:	429a      	cmp	r2, r3
 8003808:	d001      	beq.n	800380e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000

08003820 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b09e      	sub	sp, #120	; 0x78
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e162      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003838:	4b90      	ldr	r3, [pc, #576]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d910      	bls.n	8003868 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b8d      	ldr	r3, [pc, #564]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 0207 	bic.w	r2, r3, #7
 800384e:	498b      	ldr	r1, [pc, #556]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	4313      	orrs	r3, r2
 8003854:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003856:	4b89      	ldr	r3, [pc, #548]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	429a      	cmp	r2, r3
 8003862:	d001      	beq.n	8003868 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e14a      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d008      	beq.n	8003886 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003874:	4b82      	ldr	r3, [pc, #520]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	497f      	ldr	r1, [pc, #508]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003882:	4313      	orrs	r3, r2
 8003884:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 80dc 	beq.w	8003a4c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d13c      	bne.n	8003916 <HAL_RCC_ClockConfig+0xf6>
 800389c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038a0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038a4:	fa93 f3a3 	rbit	r3, r3
 80038a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80038aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ac:	fab3 f383 	clz	r3, r3
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d102      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xa6>
 80038c0:	4b6f      	ldr	r3, [pc, #444]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	e00f      	b.n	80038e6 <HAL_RCC_ClockConfig+0xc6>
 80038c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038ca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038ce:	fa93 f3a3 	rbit	r3, r3
 80038d2:	667b      	str	r3, [r7, #100]	; 0x64
 80038d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038d8:	663b      	str	r3, [r7, #96]	; 0x60
 80038da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038dc:	fa93 f3a3 	rbit	r3, r3
 80038e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038e2:	4b67      	ldr	r3, [pc, #412]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038ea:	65ba      	str	r2, [r7, #88]	; 0x58
 80038ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038ee:	fa92 f2a2 	rbit	r2, r2
 80038f2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80038f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80038f6:	fab2 f282 	clz	r2, r2
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	f042 0220 	orr.w	r2, r2, #32
 8003900:	b2d2      	uxtb	r2, r2
 8003902:	f002 021f 	and.w	r2, r2, #31
 8003906:	2101      	movs	r1, #1
 8003908:	fa01 f202 	lsl.w	r2, r1, r2
 800390c:	4013      	ands	r3, r2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d17b      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e0f3      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d13c      	bne.n	8003998 <HAL_RCC_ClockConfig+0x178>
 800391e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003922:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003924:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003926:	fa93 f3a3 	rbit	r3, r3
 800392a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800392c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	fab3 f383 	clz	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	b2db      	uxtb	r3, r3
 8003938:	f043 0301 	orr.w	r3, r3, #1
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b01      	cmp	r3, #1
 8003940:	d102      	bne.n	8003948 <HAL_RCC_ClockConfig+0x128>
 8003942:	4b4f      	ldr	r3, [pc, #316]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	e00f      	b.n	8003968 <HAL_RCC_ClockConfig+0x148>
 8003948:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800394c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003950:	fa93 f3a3 	rbit	r3, r3
 8003954:	647b      	str	r3, [r7, #68]	; 0x44
 8003956:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800395a:	643b      	str	r3, [r7, #64]	; 0x40
 800395c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800395e:	fa93 f3a3 	rbit	r3, r3
 8003962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003964:	4b46      	ldr	r3, [pc, #280]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800396c:	63ba      	str	r2, [r7, #56]	; 0x38
 800396e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003970:	fa92 f2a2 	rbit	r2, r2
 8003974:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003976:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003978:	fab2 f282 	clz	r2, r2
 800397c:	b2d2      	uxtb	r2, r2
 800397e:	f042 0220 	orr.w	r2, r2, #32
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	f002 021f 	and.w	r2, r2, #31
 8003988:	2101      	movs	r1, #1
 800398a:	fa01 f202 	lsl.w	r2, r1, r2
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d13a      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0b2      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
 8003998:	2302      	movs	r3, #2
 800399a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a6:	fab3 f383 	clz	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	095b      	lsrs	r3, r3, #5
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d102      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x1a0>
 80039ba:	4b31      	ldr	r3, [pc, #196]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	e00d      	b.n	80039dc <HAL_RCC_ClockConfig+0x1bc>
 80039c0:	2302      	movs	r3, #2
 80039c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c6:	fa93 f3a3 	rbit	r3, r3
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
 80039cc:	2302      	movs	r3, #2
 80039ce:	623b      	str	r3, [r7, #32]
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	fa93 f3a3 	rbit	r3, r3
 80039d6:	61fb      	str	r3, [r7, #28]
 80039d8:	4b29      	ldr	r3, [pc, #164]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	2202      	movs	r2, #2
 80039de:	61ba      	str	r2, [r7, #24]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	fa92 f2a2 	rbit	r2, r2
 80039e6:	617a      	str	r2, [r7, #20]
  return result;
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	fab2 f282 	clz	r2, r2
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	f042 0220 	orr.w	r2, r2, #32
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	f002 021f 	and.w	r2, r2, #31
 80039fa:	2101      	movs	r1, #1
 80039fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e079      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0a:	4b1d      	ldr	r3, [pc, #116]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f023 0203 	bic.w	r2, r3, #3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	491a      	ldr	r1, [pc, #104]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a1c:	f7fd fdb4 	bl	8001588 <HAL_GetTick>
 8003a20:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a22:	e00a      	b.n	8003a3a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a24:	f7fd fdb0 	bl	8001588 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e061      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3a:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f003 020c 	and.w	r2, r3, #12
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d1eb      	bne.n	8003a24 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d214      	bcs.n	8003a84 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5a:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f023 0207 	bic.w	r2, r3, #7
 8003a62:	4906      	ldr	r1, [pc, #24]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6a:	4b04      	ldr	r3, [pc, #16]	; (8003a7c <HAL_RCC_ClockConfig+0x25c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d005      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e040      	b.n	8003afe <HAL_RCC_ClockConfig+0x2de>
 8003a7c:	40022000 	.word	0x40022000
 8003a80:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a90:	4b1d      	ldr	r3, [pc, #116]	; (8003b08 <HAL_RCC_ClockConfig+0x2e8>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	491a      	ldr	r1, [pc, #104]	; (8003b08 <HAL_RCC_ClockConfig+0x2e8>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aae:	4b16      	ldr	r3, [pc, #88]	; (8003b08 <HAL_RCC_ClockConfig+0x2e8>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4912      	ldr	r1, [pc, #72]	; (8003b08 <HAL_RCC_ClockConfig+0x2e8>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ac2:	f000 f829 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003ac6:	4601      	mov	r1, r0
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <HAL_RCC_ClockConfig+0x2e8>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ad0:	22f0      	movs	r2, #240	; 0xf0
 8003ad2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	fa92 f2a2 	rbit	r2, r2
 8003ada:	60fa      	str	r2, [r7, #12]
  return result;
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	fab2 f282 	clz	r2, r2
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	40d3      	lsrs	r3, r2
 8003ae6:	4a09      	ldr	r2, [pc, #36]	; (8003b0c <HAL_RCC_ClockConfig+0x2ec>)
 8003ae8:	5cd3      	ldrb	r3, [r2, r3]
 8003aea:	fa21 f303 	lsr.w	r3, r1, r3
 8003aee:	4a08      	ldr	r2, [pc, #32]	; (8003b10 <HAL_RCC_ClockConfig+0x2f0>)
 8003af0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003af2:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <HAL_RCC_ClockConfig+0x2f4>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fd fd02 	bl	8001500 <HAL_InitTick>
  
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3778      	adds	r7, #120	; 0x78
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	08008b78 	.word	0x08008b78
 8003b10:	2000000c 	.word	0x2000000c
 8003b14:	20000010 	.word	0x20000010

08003b18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b08b      	sub	sp, #44	; 0x2c
 8003b1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
 8003b26:	2300      	movs	r3, #0
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003b32:	4b29      	ldr	r3, [pc, #164]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d002      	beq.n	8003b48 <HAL_RCC_GetSysClockFreq+0x30>
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d003      	beq.n	8003b4e <HAL_RCC_GetSysClockFreq+0x36>
 8003b46:	e03c      	b.n	8003bc2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b48:	4b24      	ldr	r3, [pc, #144]	; (8003bdc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b4a:	623b      	str	r3, [r7, #32]
      break;
 8003b4c:	e03c      	b.n	8003bc8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003b54:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003b58:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	fa92 f2a2 	rbit	r2, r2
 8003b60:	607a      	str	r2, [r7, #4]
  return result;
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	fab2 f282 	clz	r2, r2
 8003b68:	b2d2      	uxtb	r2, r2
 8003b6a:	40d3      	lsrs	r3, r2
 8003b6c:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003b6e:	5cd3      	ldrb	r3, [r2, r3]
 8003b70:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003b72:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	220f      	movs	r2, #15
 8003b7c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	fa92 f2a2 	rbit	r2, r2
 8003b84:	60fa      	str	r2, [r7, #12]
  return result;
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	fab2 f282 	clz	r2, r2
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	40d3      	lsrs	r3, r2
 8003b90:	4a14      	ldr	r2, [pc, #80]	; (8003be4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003b92:	5cd3      	ldrb	r3, [r2, r3]
 8003b94:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003ba0:	4a0e      	ldr	r2, [pc, #56]	; (8003bdc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	627b      	str	r3, [r7, #36]	; 0x24
 8003bb0:	e004      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	4a0c      	ldr	r2, [pc, #48]	; (8003be8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
 8003bba:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbe:	623b      	str	r3, [r7, #32]
      break;
 8003bc0:	e002      	b.n	8003bc8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bc2:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003bc4:	623b      	str	r3, [r7, #32]
      break;
 8003bc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	372c      	adds	r7, #44	; 0x2c
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	007a1200 	.word	0x007a1200
 8003be0:	08008b90 	.word	0x08008b90
 8003be4:	08008ba0 	.word	0x08008ba0
 8003be8:	003d0900 	.word	0x003d0900

08003bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bf0:	4b03      	ldr	r3, [pc, #12]	; (8003c00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	2000000c 	.word	0x2000000c

08003c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003c0a:	f7ff ffef 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c0e:	4601      	mov	r1, r0
 8003c10:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c18:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003c1c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	fa92 f2a2 	rbit	r2, r2
 8003c24:	603a      	str	r2, [r7, #0]
  return result;
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	fab2 f282 	clz	r2, r2
 8003c2c:	b2d2      	uxtb	r2, r2
 8003c2e:	40d3      	lsrs	r3, r2
 8003c30:	4a04      	ldr	r2, [pc, #16]	; (8003c44 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003c32:	5cd3      	ldrb	r3, [r2, r3]
 8003c34:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021000 	.word	0x40021000
 8003c44:	08008b88 	.word	0x08008b88

08003c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003c4e:	f7ff ffcd 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c52:	4601      	mov	r1, r0
 8003c54:	4b0b      	ldr	r3, [pc, #44]	; (8003c84 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003c5c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003c60:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	fa92 f2a2 	rbit	r2, r2
 8003c68:	603a      	str	r2, [r7, #0]
  return result;
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	fab2 f282 	clz	r2, r2
 8003c70:	b2d2      	uxtb	r2, r2
 8003c72:	40d3      	lsrs	r3, r2
 8003c74:	4a04      	ldr	r2, [pc, #16]	; (8003c88 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003c76:	5cd3      	ldrb	r3, [r2, r3]
 8003c78:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40021000 	.word	0x40021000
 8003c88:	08008b88 	.word	0x08008b88

08003c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b092      	sub	sp, #72	; 0x48
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 80cd 	beq.w	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cb0:	4b86      	ldr	r3, [pc, #536]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10e      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cbc:	4b83      	ldr	r3, [pc, #524]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	4a82      	ldr	r2, [pc, #520]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc6:	61d3      	str	r3, [r2, #28]
 8003cc8:	4b80      	ldr	r3, [pc, #512]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cda:	4b7d      	ldr	r3, [pc, #500]	; (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d118      	bne.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce6:	4b7a      	ldr	r3, [pc, #488]	; (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a79      	ldr	r2, [pc, #484]	; (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cf2:	f7fd fc49 	bl	8001588 <HAL_GetTick>
 8003cf6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf8:	e008      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cfa:	f7fd fc45 	bl	8001588 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b64      	cmp	r3, #100	; 0x64
 8003d06:	d901      	bls.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e0db      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0c:	4b70      	ldr	r3, [pc, #448]	; (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d18:	4b6c      	ldr	r3, [pc, #432]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d20:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d07d      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d076      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d36:	4b65      	ldr	r3, [pc, #404]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d44:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d48:	fa93 f3a3 	rbit	r3, r3
 8003d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d50:	fab3 f383 	clz	r3, r3
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	461a      	mov	r2, r3
 8003d58:	4b5e      	ldr	r3, [pc, #376]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d5a:	4413      	add	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	461a      	mov	r2, r3
 8003d60:	2301      	movs	r3, #1
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d6c:	fa93 f3a3 	rbit	r3, r3
 8003d70:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d74:	fab3 f383 	clz	r3, r3
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	4b55      	ldr	r3, [pc, #340]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	461a      	mov	r2, r3
 8003d84:	2300      	movs	r3, #0
 8003d86:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d88:	4a50      	ldr	r2, [pc, #320]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d8c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d045      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fd fbf6 	bl	8001588 <HAL_GetTick>
 8003d9c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d9e:	e00a      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da0:	f7fd fbf2 	bl	8001588 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e086      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003db6:	2302      	movs	r3, #2
 8003db8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dbc:	fa93 f3a3 	rbit	r3, r3
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	623b      	str	r3, [r7, #32]
 8003dc6:	6a3b      	ldr	r3, [r7, #32]
 8003dc8:	fa93 f3a3 	rbit	r3, r3
 8003dcc:	61fb      	str	r3, [r7, #28]
  return result;
 8003dce:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd0:	fab3 f383 	clz	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f043 0302 	orr.w	r3, r3, #2
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d102      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003de4:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	e007      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003dea:	2302      	movs	r3, #2
 8003dec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	4b35      	ldr	r3, [pc, #212]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	613a      	str	r2, [r7, #16]
 8003dfe:	693a      	ldr	r2, [r7, #16]
 8003e00:	fa92 f2a2 	rbit	r2, r2
 8003e04:	60fa      	str	r2, [r7, #12]
  return result;
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	fab2 f282 	clz	r2, r2
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	f002 021f 	and.w	r2, r2, #31
 8003e18:	2101      	movs	r1, #1
 8003e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e1e:	4013      	ands	r3, r2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0bd      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003e24:	4b29      	ldr	r3, [pc, #164]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	4926      	ldr	r1, [pc, #152]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e36:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d105      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3e:	4b23      	ldr	r3, [pc, #140]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	4a22      	ldr	r2, [pc, #136]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e48:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d008      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e56:	4b1d      	ldr	r3, [pc, #116]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f023 0203 	bic.w	r2, r3, #3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	491a      	ldr	r1, [pc, #104]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0320 	and.w	r3, r3, #32
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e74:	4b15      	ldr	r3, [pc, #84]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e78:	f023 0210 	bic.w	r2, r3, #16
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4912      	ldr	r1, [pc, #72]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d008      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003e92:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e96:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	490b      	ldr	r1, [pc, #44]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d008      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003eb0:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	4903      	ldr	r1, [pc, #12]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3748      	adds	r7, #72	; 0x48
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40007000 	.word	0x40007000
 8003ed4:	10908100 	.word	0x10908100

08003ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e049      	b.n	8003f7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d106      	bne.n	8003f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fd f900 	bl	8001104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3304      	adds	r3, #4
 8003f14:	4619      	mov	r1, r3
 8003f16:	4610      	mov	r0, r2
 8003f18:	f000 fafc 	bl	8004514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e049      	b.n	800402c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d106      	bne.n	8003fb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 f841 	bl	8004034 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	f000 faa5 	bl	8004514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b02      	cmp	r3, #2
 800405c:	d122      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b02      	cmp	r3, #2
 800406a:	d11b      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0202 	mvn.w	r2, #2
 8004074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 fa24 	bl	80044d8 <HAL_TIM_IC_CaptureCallback>
 8004090:	e005      	b.n	800409e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fa16 	bl	80044c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 fa27 	bl	80044ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d122      	bne.n	80040f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d11b      	bne.n	80040f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0204 	mvn.w	r2, #4
 80040c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2202      	movs	r2, #2
 80040ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f9fa 	bl	80044d8 <HAL_TIM_IC_CaptureCallback>
 80040e4:	e005      	b.n	80040f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f9ec 	bl	80044c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f9fd 	bl	80044ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b08      	cmp	r3, #8
 8004104:	d122      	bne.n	800414c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b08      	cmp	r3, #8
 8004112:	d11b      	bne.n	800414c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0208 	mvn.w	r2, #8
 800411c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2204      	movs	r2, #4
 8004122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	f003 0303 	and.w	r3, r3, #3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f9d0 	bl	80044d8 <HAL_TIM_IC_CaptureCallback>
 8004138:	e005      	b.n	8004146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f9c2 	bl	80044c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f9d3 	bl	80044ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	f003 0310 	and.w	r3, r3, #16
 8004156:	2b10      	cmp	r3, #16
 8004158:	d122      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	f003 0310 	and.w	r3, r3, #16
 8004164:	2b10      	cmp	r3, #16
 8004166:	d11b      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0210 	mvn.w	r2, #16
 8004170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2208      	movs	r2, #8
 8004176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f9a6 	bl	80044d8 <HAL_TIM_IC_CaptureCallback>
 800418c:	e005      	b.n	800419a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f998 	bl	80044c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f9a9 	bl	80044ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d10e      	bne.n	80041cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d107      	bne.n	80041cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f06f 0201 	mvn.w	r2, #1
 80041c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f972 	bl	80044b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d6:	2b80      	cmp	r3, #128	; 0x80
 80041d8:	d10e      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e4:	2b80      	cmp	r3, #128	; 0x80
 80041e6:	d107      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fd2e 	bl	8004c54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004202:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004206:	d10e      	bne.n	8004226 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004212:	2b80      	cmp	r3, #128	; 0x80
 8004214:	d107      	bne.n	8004226 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800421e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 fd21 	bl	8004c68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004230:	2b40      	cmp	r3, #64	; 0x40
 8004232:	d10e      	bne.n	8004252 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423e:	2b40      	cmp	r3, #64	; 0x40
 8004240:	d107      	bne.n	8004252 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800424a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f957 	bl	8004500 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f003 0320 	and.w	r3, r3, #32
 800425c:	2b20      	cmp	r3, #32
 800425e:	d10e      	bne.n	800427e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b20      	cmp	r3, #32
 800426c:	d107      	bne.n	800427e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f06f 0220 	mvn.w	r2, #32
 8004276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fce1 	bl	8004c40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042a2:	2302      	movs	r3, #2
 80042a4:	e0ff      	b.n	80044a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b14      	cmp	r3, #20
 80042b2:	f200 80f0 	bhi.w	8004496 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80042b6:	a201      	add	r2, pc, #4	; (adr r2, 80042bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042bc:	08004311 	.word	0x08004311
 80042c0:	08004497 	.word	0x08004497
 80042c4:	08004497 	.word	0x08004497
 80042c8:	08004497 	.word	0x08004497
 80042cc:	08004351 	.word	0x08004351
 80042d0:	08004497 	.word	0x08004497
 80042d4:	08004497 	.word	0x08004497
 80042d8:	08004497 	.word	0x08004497
 80042dc:	08004393 	.word	0x08004393
 80042e0:	08004497 	.word	0x08004497
 80042e4:	08004497 	.word	0x08004497
 80042e8:	08004497 	.word	0x08004497
 80042ec:	080043d3 	.word	0x080043d3
 80042f0:	08004497 	.word	0x08004497
 80042f4:	08004497 	.word	0x08004497
 80042f8:	08004497 	.word	0x08004497
 80042fc:	08004415 	.word	0x08004415
 8004300:	08004497 	.word	0x08004497
 8004304:	08004497 	.word	0x08004497
 8004308:	08004497 	.word	0x08004497
 800430c:	08004455 	.word	0x08004455
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68b9      	ldr	r1, [r7, #8]
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f974 	bl	8004604 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699a      	ldr	r2, [r3, #24]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f042 0208 	orr.w	r2, r2, #8
 800432a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	699a      	ldr	r2, [r3, #24]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0204 	bic.w	r2, r2, #4
 800433a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6999      	ldr	r1, [r3, #24]
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	430a      	orrs	r2, r1
 800434c:	619a      	str	r2, [r3, #24]
      break;
 800434e:	e0a5      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68b9      	ldr	r1, [r7, #8]
 8004356:	4618      	mov	r0, r3
 8004358:	f000 f9da 	bl	8004710 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699a      	ldr	r2, [r3, #24]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800436a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	699a      	ldr	r2, [r3, #24]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6999      	ldr	r1, [r3, #24]
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	021a      	lsls	r2, r3, #8
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	619a      	str	r2, [r3, #24]
      break;
 8004390:	e084      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fa39 	bl	8004810 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	69da      	ldr	r2, [r3, #28]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f042 0208 	orr.w	r2, r2, #8
 80043ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	69da      	ldr	r2, [r3, #28]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0204 	bic.w	r2, r2, #4
 80043bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	69d9      	ldr	r1, [r3, #28]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	61da      	str	r2, [r3, #28]
      break;
 80043d0:	e064      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68b9      	ldr	r1, [r7, #8]
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fa97 	bl	800490c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69da      	ldr	r2, [r3, #28]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69d9      	ldr	r1, [r3, #28]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	021a      	lsls	r2, r3, #8
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	430a      	orrs	r2, r1
 8004410:	61da      	str	r2, [r3, #28]
      break;
 8004412:	e043      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	4618      	mov	r0, r3
 800441c:	f000 fada 	bl	80049d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0208 	orr.w	r2, r2, #8
 800442e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0204 	bic.w	r2, r2, #4
 800443e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004452:	e023      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68b9      	ldr	r1, [r7, #8]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fb18 	bl	8004a90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800446e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800447e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	021a      	lsls	r2, r3, #8
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004494:	e002      	b.n	800449c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	75fb      	strb	r3, [r7, #23]
      break;
 800449a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop

080044b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a32      	ldr	r2, [pc, #200]	; (80045f0 <TIM_Base_SetConfig+0xdc>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d007      	beq.n	800453c <TIM_Base_SetConfig+0x28>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004532:	d003      	beq.n	800453c <TIM_Base_SetConfig+0x28>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a2f      	ldr	r2, [pc, #188]	; (80045f4 <TIM_Base_SetConfig+0xe0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d108      	bne.n	800454e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a27      	ldr	r2, [pc, #156]	; (80045f0 <TIM_Base_SetConfig+0xdc>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d013      	beq.n	800457e <TIM_Base_SetConfig+0x6a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800455c:	d00f      	beq.n	800457e <TIM_Base_SetConfig+0x6a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a24      	ldr	r2, [pc, #144]	; (80045f4 <TIM_Base_SetConfig+0xe0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d00b      	beq.n	800457e <TIM_Base_SetConfig+0x6a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a23      	ldr	r2, [pc, #140]	; (80045f8 <TIM_Base_SetConfig+0xe4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d007      	beq.n	800457e <TIM_Base_SetConfig+0x6a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a22      	ldr	r2, [pc, #136]	; (80045fc <TIM_Base_SetConfig+0xe8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d003      	beq.n	800457e <TIM_Base_SetConfig+0x6a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a21      	ldr	r2, [pc, #132]	; (8004600 <TIM_Base_SetConfig+0xec>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d108      	bne.n	8004590 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4313      	orrs	r3, r2
 800458e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	4313      	orrs	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a0e      	ldr	r2, [pc, #56]	; (80045f0 <TIM_Base_SetConfig+0xdc>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d00b      	beq.n	80045d4 <TIM_Base_SetConfig+0xc0>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a0e      	ldr	r2, [pc, #56]	; (80045f8 <TIM_Base_SetConfig+0xe4>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d007      	beq.n	80045d4 <TIM_Base_SetConfig+0xc0>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a0d      	ldr	r2, [pc, #52]	; (80045fc <TIM_Base_SetConfig+0xe8>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d003      	beq.n	80045d4 <TIM_Base_SetConfig+0xc0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a0c      	ldr	r2, [pc, #48]	; (8004600 <TIM_Base_SetConfig+0xec>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d103      	bne.n	80045dc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	691a      	ldr	r2, [r3, #16]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	615a      	str	r2, [r3, #20]
}
 80045e2:	bf00      	nop
 80045e4:	3714      	adds	r7, #20
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	40012c00 	.word	0x40012c00
 80045f4:	40000400 	.word	0x40000400
 80045f8:	40014000 	.word	0x40014000
 80045fc:	40014400 	.word	0x40014400
 8004600:	40014800 	.word	0x40014800

08004604 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	f023 0201 	bic.w	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 0303 	bic.w	r3, r3, #3
 800463e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f023 0302 	bic.w	r3, r3, #2
 8004650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a28      	ldr	r2, [pc, #160]	; (8004700 <TIM_OC1_SetConfig+0xfc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d00b      	beq.n	800467c <TIM_OC1_SetConfig+0x78>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a27      	ldr	r2, [pc, #156]	; (8004704 <TIM_OC1_SetConfig+0x100>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d007      	beq.n	800467c <TIM_OC1_SetConfig+0x78>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a26      	ldr	r2, [pc, #152]	; (8004708 <TIM_OC1_SetConfig+0x104>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d003      	beq.n	800467c <TIM_OC1_SetConfig+0x78>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a25      	ldr	r2, [pc, #148]	; (800470c <TIM_OC1_SetConfig+0x108>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d10c      	bne.n	8004696 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0308 	bic.w	r3, r3, #8
 8004682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	4313      	orrs	r3, r2
 800468c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f023 0304 	bic.w	r3, r3, #4
 8004694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a19      	ldr	r2, [pc, #100]	; (8004700 <TIM_OC1_SetConfig+0xfc>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00b      	beq.n	80046b6 <TIM_OC1_SetConfig+0xb2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a18      	ldr	r2, [pc, #96]	; (8004704 <TIM_OC1_SetConfig+0x100>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d007      	beq.n	80046b6 <TIM_OC1_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a17      	ldr	r2, [pc, #92]	; (8004708 <TIM_OC1_SetConfig+0x104>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d003      	beq.n	80046b6 <TIM_OC1_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a16      	ldr	r2, [pc, #88]	; (800470c <TIM_OC1_SetConfig+0x108>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d111      	bne.n	80046da <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	621a      	str	r2, [r3, #32]
}
 80046f4:	bf00      	nop
 80046f6:	371c      	adds	r7, #28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	40012c00 	.word	0x40012c00
 8004704:	40014000 	.word	0x40014000
 8004708:	40014400 	.word	0x40014400
 800470c:	40014800 	.word	0x40014800

08004710 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004710:	b480      	push	{r7}
 8004712:	b087      	sub	sp, #28
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	f023 0210 	bic.w	r2, r3, #16
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800473e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800474a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	021b      	lsls	r3, r3, #8
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f023 0320 	bic.w	r3, r3, #32
 800475e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a24      	ldr	r2, [pc, #144]	; (8004800 <TIM_OC2_SetConfig+0xf0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d10d      	bne.n	8004790 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800477a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	4313      	orrs	r3, r2
 8004786:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800478e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a1b      	ldr	r2, [pc, #108]	; (8004800 <TIM_OC2_SetConfig+0xf0>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00b      	beq.n	80047b0 <TIM_OC2_SetConfig+0xa0>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a1a      	ldr	r2, [pc, #104]	; (8004804 <TIM_OC2_SetConfig+0xf4>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d007      	beq.n	80047b0 <TIM_OC2_SetConfig+0xa0>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a19      	ldr	r2, [pc, #100]	; (8004808 <TIM_OC2_SetConfig+0xf8>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d003      	beq.n	80047b0 <TIM_OC2_SetConfig+0xa0>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a18      	ldr	r2, [pc, #96]	; (800480c <TIM_OC2_SetConfig+0xfc>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d113      	bne.n	80047d8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047b6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047be:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	621a      	str	r2, [r3, #32]
}
 80047f2:	bf00      	nop
 80047f4:	371c      	adds	r7, #28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40012c00 	.word	0x40012c00
 8004804:	40014000 	.word	0x40014000
 8004808:	40014400 	.word	0x40014400
 800480c:	40014800 	.word	0x40014800

08004810 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004810:	b480      	push	{r7}
 8004812:	b087      	sub	sp, #28
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800485c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	021b      	lsls	r3, r3, #8
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a23      	ldr	r2, [pc, #140]	; (80048fc <TIM_OC3_SetConfig+0xec>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d10d      	bne.n	800488e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	021b      	lsls	r3, r3, #8
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	4313      	orrs	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800488c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a1a      	ldr	r2, [pc, #104]	; (80048fc <TIM_OC3_SetConfig+0xec>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00b      	beq.n	80048ae <TIM_OC3_SetConfig+0x9e>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a19      	ldr	r2, [pc, #100]	; (8004900 <TIM_OC3_SetConfig+0xf0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d007      	beq.n	80048ae <TIM_OC3_SetConfig+0x9e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a18      	ldr	r2, [pc, #96]	; (8004904 <TIM_OC3_SetConfig+0xf4>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d003      	beq.n	80048ae <TIM_OC3_SetConfig+0x9e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a17      	ldr	r2, [pc, #92]	; (8004908 <TIM_OC3_SetConfig+0xf8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d113      	bne.n	80048d6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	011b      	lsls	r3, r3, #4
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	621a      	str	r2, [r3, #32]
}
 80048f0:	bf00      	nop
 80048f2:	371c      	adds	r7, #28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40012c00 	.word	0x40012c00
 8004900:	40014000 	.word	0x40014000
 8004904:	40014400 	.word	0x40014400
 8004908:	40014800 	.word	0x40014800

0800490c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800493a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800493e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	021b      	lsls	r3, r3, #8
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800495a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	031b      	lsls	r3, r3, #12
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a16      	ldr	r2, [pc, #88]	; (80049c4 <TIM_OC4_SetConfig+0xb8>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d00b      	beq.n	8004988 <TIM_OC4_SetConfig+0x7c>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a15      	ldr	r2, [pc, #84]	; (80049c8 <TIM_OC4_SetConfig+0xbc>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d007      	beq.n	8004988 <TIM_OC4_SetConfig+0x7c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a14      	ldr	r2, [pc, #80]	; (80049cc <TIM_OC4_SetConfig+0xc0>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d003      	beq.n	8004988 <TIM_OC4_SetConfig+0x7c>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a13      	ldr	r2, [pc, #76]	; (80049d0 <TIM_OC4_SetConfig+0xc4>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d109      	bne.n	800499c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800498e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	019b      	lsls	r3, r3, #6
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	621a      	str	r2, [r3, #32]
}
 80049b6:	bf00      	nop
 80049b8:	371c      	adds	r7, #28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	40012c00 	.word	0x40012c00
 80049c8:	40014000 	.word	0x40014000
 80049cc:	40014400 	.word	0x40014400
 80049d0:	40014800 	.word	0x40014800

080049d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b087      	sub	sp, #28
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	041b      	lsls	r3, r3, #16
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a15      	ldr	r2, [pc, #84]	; (8004a80 <TIM_OC5_SetConfig+0xac>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00b      	beq.n	8004a46 <TIM_OC5_SetConfig+0x72>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a14      	ldr	r2, [pc, #80]	; (8004a84 <TIM_OC5_SetConfig+0xb0>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d007      	beq.n	8004a46 <TIM_OC5_SetConfig+0x72>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a13      	ldr	r2, [pc, #76]	; (8004a88 <TIM_OC5_SetConfig+0xb4>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d003      	beq.n	8004a46 <TIM_OC5_SetConfig+0x72>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a12      	ldr	r2, [pc, #72]	; (8004a8c <TIM_OC5_SetConfig+0xb8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d109      	bne.n	8004a5a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	021b      	lsls	r3, r3, #8
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	621a      	str	r2, [r3, #32]
}
 8004a74:	bf00      	nop
 8004a76:	371c      	adds	r7, #28
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40014400 	.word	0x40014400
 8004a8c:	40014800 	.word	0x40014800

08004a90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004abe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ad6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	051b      	lsls	r3, r3, #20
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a16      	ldr	r2, [pc, #88]	; (8004b40 <TIM_OC6_SetConfig+0xb0>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00b      	beq.n	8004b04 <TIM_OC6_SetConfig+0x74>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a15      	ldr	r2, [pc, #84]	; (8004b44 <TIM_OC6_SetConfig+0xb4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d007      	beq.n	8004b04 <TIM_OC6_SetConfig+0x74>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <TIM_OC6_SetConfig+0xb8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d003      	beq.n	8004b04 <TIM_OC6_SetConfig+0x74>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a13      	ldr	r2, [pc, #76]	; (8004b4c <TIM_OC6_SetConfig+0xbc>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d109      	bne.n	8004b18 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	029b      	lsls	r3, r3, #10
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	621a      	str	r2, [r3, #32]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40012c00 	.word	0x40012c00
 8004b44:	40014000 	.word	0x40014000
 8004b48:	40014400 	.word	0x40014400
 8004b4c:	40014800 	.word	0x40014800

08004b50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e060      	b.n	8004c2e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	695b      	ldr	r3, [r3, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	041b      	lsls	r3, r3, #16
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a14      	ldr	r2, [pc, #80]	; (8004c3c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d115      	bne.n	8004c1c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfa:	051b      	lsls	r3, r3, #20
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	40012c00 	.word	0x40012c00

08004c40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c48:	bf00      	nop
 8004c4a:	370c      	adds	r7, #12
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e040      	b.n	8004d10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d106      	bne.n	8004ca4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7fc fa8c 	bl	80011bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2224      	movs	r2, #36	; 0x24
 8004ca8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f022 0201 	bic.w	r2, r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fbd4 	bl	8005468 <UART_SetConfig>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d101      	bne.n	8004cca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e022      	b.n	8004d10 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fcfe 	bl	80056d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ce6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cf6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0201 	orr.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fd85 	bl	8005818 <UART_CheckIdleState>
 8004d0e:	4603      	mov	r3, r0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b08b      	sub	sp, #44	; 0x2c
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	4613      	mov	r3, r2
 8004d24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d147      	bne.n	8004dbe <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <HAL_UART_Transmit_IT+0x22>
 8004d34:	88fb      	ldrh	r3, [r7, #6]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e040      	b.n	8004dc0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	88fa      	ldrh	r2, [r7, #6]
 8004d48:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	88fa      	ldrh	r2, [r7, #6]
 8004d50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2221      	movs	r2, #33	; 0x21
 8004d66:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d70:	d107      	bne.n	8004d82 <HAL_UART_Transmit_IT+0x6a>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d103      	bne.n	8004d82 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	4a13      	ldr	r2, [pc, #76]	; (8004dcc <HAL_UART_Transmit_IT+0xb4>)
 8004d7e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004d80:	e002      	b.n	8004d88 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	4a12      	ldr	r2, [pc, #72]	; (8004dd0 <HAL_UART_Transmit_IT+0xb8>)
 8004d86:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	613b      	str	r3, [r7, #16]
   return(result);
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	461a      	mov	r2, r3
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	623b      	str	r3, [r7, #32]
 8004da8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004daa:	69f9      	ldr	r1, [r7, #28]
 8004dac:	6a3a      	ldr	r2, [r7, #32]
 8004dae:	e841 2300 	strex	r3, r2, [r1]
 8004db2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1e6      	bne.n	8004d88 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e000      	b.n	8004dc0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004dbe:	2302      	movs	r3, #2
  }
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	372c      	adds	r7, #44	; 0x2c
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	08005d71 	.word	0x08005d71
 8004dd0:	08005cb9 	.word	0x08005cb9

08004dd4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b08a      	sub	sp, #40	; 0x28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	4613      	mov	r3, r2
 8004de0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d132      	bne.n	8004e52 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_UART_Receive_IT+0x24>
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e02b      	b.n	8004e54 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d018      	beq.n	8004e42 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e24:	627b      	str	r3, [r7, #36]	; 0x24
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2e:	623b      	str	r3, [r7, #32]
 8004e30:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e32:	69f9      	ldr	r1, [r7, #28]
 8004e34:	6a3a      	ldr	r2, [r7, #32]
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e6      	bne.n	8004e10 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004e42:	88fb      	ldrh	r3, [r7, #6]
 8004e44:	461a      	mov	r2, r3
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fdf5 	bl	8005a38 <UART_Start_Receive_IT>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	e000      	b.n	8004e54 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004e52:	2302      	movs	r3, #2
  }
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3728      	adds	r7, #40	; 0x28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b0ba      	sub	sp, #232	; 0xe8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004e86:	f640 030f 	movw	r3, #2063	; 0x80f
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004e90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d115      	bne.n	8004ec4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e9c:	f003 0320 	and.w	r3, r3, #32
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00f      	beq.n	8004ec4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ea8:	f003 0320 	and.w	r3, r3, #32
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d009      	beq.n	8004ec4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 82ab 	beq.w	8005410 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	4798      	blx	r3
      }
      return;
 8004ec2:	e2a5      	b.n	8005410 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ec4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 8117 	beq.w	80050fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004eda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004ede:	4b85      	ldr	r3, [pc, #532]	; (80050f4 <HAL_UART_IRQHandler+0x298>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 810a 	beq.w	80050fc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d011      	beq.n	8004f18 <HAL_UART_IRQHandler+0xbc>
 8004ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00b      	beq.n	8004f18 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2201      	movs	r2, #1
 8004f06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f0e:	f043 0201 	orr.w	r2, r3, #1
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d011      	beq.n	8004f48 <HAL_UART_IRQHandler+0xec>
 8004f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00b      	beq.n	8004f48 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2202      	movs	r2, #2
 8004f36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f3e:	f043 0204 	orr.w	r2, r3, #4
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d011      	beq.n	8004f78 <HAL_UART_IRQHandler+0x11c>
 8004f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00b      	beq.n	8004f78 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2204      	movs	r2, #4
 8004f66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f6e:	f043 0202 	orr.w	r2, r3, #2
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d017      	beq.n	8004fb4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f88:	f003 0320 	and.w	r3, r3, #32
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d105      	bne.n	8004f9c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f94:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00b      	beq.n	8004fb4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004faa:	f043 0208 	orr.w	r2, r3, #8
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d012      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x18a>
 8004fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00c      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fdc:	f043 0220 	orr.w	r2, r3, #32
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 8211 	beq.w	8005414 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004ffe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	2b00      	cmp	r3, #0
 8005008:	d007      	beq.n	800501a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005020:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800502e:	2b40      	cmp	r3, #64	; 0x40
 8005030:	d005      	beq.n	800503e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005032:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005036:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800503a:	2b00      	cmp	r3, #0
 800503c:	d04f      	beq.n	80050de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fdc0 	bl	8005bc4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800504e:	2b40      	cmp	r3, #64	; 0x40
 8005050:	d141      	bne.n	80050d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	3308      	adds	r3, #8
 8005058:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005068:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800506c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005070:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	3308      	adds	r3, #8
 800507a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800507e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005082:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800508a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005096:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1d9      	bne.n	8005052 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d013      	beq.n	80050ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050aa:	4a13      	ldr	r2, [pc, #76]	; (80050f8 <HAL_UART_IRQHandler+0x29c>)
 80050ac:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fd f9c5 	bl	8002442 <HAL_DMA_Abort_IT>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d017      	beq.n	80050ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80050c8:	4610      	mov	r0, r2
 80050ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050cc:	e00f      	b.n	80050ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f9b4 	bl	800543c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d4:	e00b      	b.n	80050ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f9b0 	bl	800543c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050dc:	e007      	b.n	80050ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f9ac 	bl	800543c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80050ec:	e192      	b.n	8005414 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ee:	bf00      	nop
    return;
 80050f0:	e190      	b.n	8005414 <HAL_UART_IRQHandler+0x5b8>
 80050f2:	bf00      	nop
 80050f4:	04000120 	.word	0x04000120
 80050f8:	08005c8d 	.word	0x08005c8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005100:	2b01      	cmp	r3, #1
 8005102:	f040 814b 	bne.w	800539c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 8144 	beq.w	800539c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 813d 	beq.w	800539c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2210      	movs	r2, #16
 8005128:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005134:	2b40      	cmp	r3, #64	; 0x40
 8005136:	f040 80b5 	bne.w	80052a4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005146:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 8164 	beq.w	8005418 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005156:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800515a:	429a      	cmp	r2, r3
 800515c:	f080 815c 	bcs.w	8005418 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005166:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	2b20      	cmp	r3, #32
 8005172:	f000 8086 	beq.w	8005282 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005182:	e853 3f00 	ldrex	r3, [r3]
 8005186:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800518a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800518e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005192:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80051a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80051a4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80051ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80051b0:	e841 2300 	strex	r3, r2, [r1]
 80051b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80051b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1da      	bne.n	8005176 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3308      	adds	r3, #8
 80051c6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051ca:	e853 3f00 	ldrex	r3, [r3]
 80051ce:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80051d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051d2:	f023 0301 	bic.w	r3, r3, #1
 80051d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3308      	adds	r3, #8
 80051e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80051e4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80051e8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80051ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80051f0:	e841 2300 	strex	r3, r2, [r1]
 80051f4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80051f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1e1      	bne.n	80051c0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3308      	adds	r3, #8
 8005202:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005206:	e853 3f00 	ldrex	r3, [r3]
 800520a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800520c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800520e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3308      	adds	r3, #8
 800521c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005220:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005222:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005226:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800522e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e3      	bne.n	80051fc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005250:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005252:	f023 0310 	bic.w	r3, r3, #16
 8005256:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	461a      	mov	r2, r3
 8005260:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005264:	65bb      	str	r3, [r7, #88]	; 0x58
 8005266:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005268:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800526a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800526c:	e841 2300 	strex	r3, r2, [r1]
 8005270:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005272:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1e4      	bne.n	8005242 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800527c:	4618      	mov	r0, r3
 800527e:	f7fd f8a7 	bl	80023d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2202      	movs	r2, #2
 8005286:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005294:	b29b      	uxth	r3, r3
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	b29b      	uxth	r3, r3
 800529a:	4619      	mov	r1, r3
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f8d7 	bl	8005450 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052a2:	e0b9      	b.n	8005418 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 80ab 	beq.w	800541c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80052c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 80a6 	beq.w	800541c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d8:	e853 3f00 	ldrex	r3, [r3]
 80052dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80052f2:	647b      	str	r3, [r7, #68]	; 0x44
 80052f4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e4      	bne.n	80052d0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3308      	adds	r3, #8
 800530c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	e853 3f00 	ldrex	r3, [r3]
 8005314:	623b      	str	r3, [r7, #32]
   return(result);
 8005316:	6a3b      	ldr	r3, [r7, #32]
 8005318:	f023 0301 	bic.w	r3, r3, #1
 800531c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3308      	adds	r3, #8
 8005326:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800532a:	633a      	str	r2, [r7, #48]	; 0x30
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005332:	e841 2300 	strex	r3, r2, [r1]
 8005336:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1e3      	bne.n	8005306 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2220      	movs	r2, #32
 8005342:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0310 	bic.w	r3, r3, #16
 8005366:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	461a      	mov	r2, r3
 8005370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005374:	61fb      	str	r3, [r7, #28]
 8005376:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005378:	69b9      	ldr	r1, [r7, #24]
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	e841 2300 	strex	r3, r2, [r1]
 8005380:	617b      	str	r3, [r7, #20]
   return(result);
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1e4      	bne.n	8005352 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800538e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005392:	4619      	mov	r1, r3
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f85b 	bl	8005450 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800539a:	e03f      	b.n	800541c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800539c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00e      	beq.n	80053c6 <HAL_UART_IRQHandler+0x56a>
 80053a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80053bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 ff08 	bl	80061d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053c4:	e02d      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00e      	beq.n	80053f0 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80053d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d01c      	beq.n	8005420 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	4798      	blx	r3
    }
    return;
 80053ee:	e017      	b.n	8005420 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80053f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d012      	beq.n	8005422 <HAL_UART_IRQHandler+0x5c6>
 80053fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00c      	beq.n	8005422 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fd11 	bl	8005e30 <UART_EndTransmit_IT>
    return;
 800540e:	e008      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005410:	bf00      	nop
 8005412:	e006      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005414:	bf00      	nop
 8005416:	e004      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005418:	bf00      	nop
 800541a:	e002      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
      return;
 800541c:	bf00      	nop
 800541e:	e000      	b.n	8005422 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005420:	bf00      	nop
  }

}
 8005422:	37e8      	adds	r7, #232	; 0xe8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	460b      	mov	r3, r1
 800545a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	4313      	orrs	r3, r2
 800548a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	4b8a      	ldr	r3, [pc, #552]	; (80056bc <UART_SetConfig+0x254>)
 8005494:	4013      	ands	r3, r2
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	6979      	ldr	r1, [r7, #20]
 800549c:	430b      	orrs	r3, r1
 800549e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a78      	ldr	r2, [pc, #480]	; (80056c0 <UART_SetConfig+0x258>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d120      	bne.n	8005526 <UART_SetConfig+0xbe>
 80054e4:	4b77      	ldr	r3, [pc, #476]	; (80056c4 <UART_SetConfig+0x25c>)
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	f003 0303 	and.w	r3, r3, #3
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d817      	bhi.n	8005520 <UART_SetConfig+0xb8>
 80054f0:	a201      	add	r2, pc, #4	; (adr r2, 80054f8 <UART_SetConfig+0x90>)
 80054f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f6:	bf00      	nop
 80054f8:	08005509 	.word	0x08005509
 80054fc:	08005515 	.word	0x08005515
 8005500:	0800551b 	.word	0x0800551b
 8005504:	0800550f 	.word	0x0800550f
 8005508:	2300      	movs	r3, #0
 800550a:	77fb      	strb	r3, [r7, #31]
 800550c:	e01d      	b.n	800554a <UART_SetConfig+0xe2>
 800550e:	2302      	movs	r3, #2
 8005510:	77fb      	strb	r3, [r7, #31]
 8005512:	e01a      	b.n	800554a <UART_SetConfig+0xe2>
 8005514:	2304      	movs	r3, #4
 8005516:	77fb      	strb	r3, [r7, #31]
 8005518:	e017      	b.n	800554a <UART_SetConfig+0xe2>
 800551a:	2308      	movs	r3, #8
 800551c:	77fb      	strb	r3, [r7, #31]
 800551e:	e014      	b.n	800554a <UART_SetConfig+0xe2>
 8005520:	2310      	movs	r3, #16
 8005522:	77fb      	strb	r3, [r7, #31]
 8005524:	e011      	b.n	800554a <UART_SetConfig+0xe2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a67      	ldr	r2, [pc, #412]	; (80056c8 <UART_SetConfig+0x260>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d102      	bne.n	8005536 <UART_SetConfig+0xce>
 8005530:	2300      	movs	r3, #0
 8005532:	77fb      	strb	r3, [r7, #31]
 8005534:	e009      	b.n	800554a <UART_SetConfig+0xe2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a64      	ldr	r2, [pc, #400]	; (80056cc <UART_SetConfig+0x264>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d102      	bne.n	8005546 <UART_SetConfig+0xde>
 8005540:	2300      	movs	r3, #0
 8005542:	77fb      	strb	r3, [r7, #31]
 8005544:	e001      	b.n	800554a <UART_SetConfig+0xe2>
 8005546:	2310      	movs	r3, #16
 8005548:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	69db      	ldr	r3, [r3, #28]
 800554e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005552:	d15a      	bne.n	800560a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005554:	7ffb      	ldrb	r3, [r7, #31]
 8005556:	2b08      	cmp	r3, #8
 8005558:	d827      	bhi.n	80055aa <UART_SetConfig+0x142>
 800555a:	a201      	add	r2, pc, #4	; (adr r2, 8005560 <UART_SetConfig+0xf8>)
 800555c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005560:	08005585 	.word	0x08005585
 8005564:	0800558d 	.word	0x0800558d
 8005568:	08005595 	.word	0x08005595
 800556c:	080055ab 	.word	0x080055ab
 8005570:	0800559b 	.word	0x0800559b
 8005574:	080055ab 	.word	0x080055ab
 8005578:	080055ab 	.word	0x080055ab
 800557c:	080055ab 	.word	0x080055ab
 8005580:	080055a3 	.word	0x080055a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005584:	f7fe fb3e 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8005588:	61b8      	str	r0, [r7, #24]
        break;
 800558a:	e013      	b.n	80055b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800558c:	f7fe fb5c 	bl	8003c48 <HAL_RCC_GetPCLK2Freq>
 8005590:	61b8      	str	r0, [r7, #24]
        break;
 8005592:	e00f      	b.n	80055b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005594:	4b4e      	ldr	r3, [pc, #312]	; (80056d0 <UART_SetConfig+0x268>)
 8005596:	61bb      	str	r3, [r7, #24]
        break;
 8005598:	e00c      	b.n	80055b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800559a:	f7fe fabd 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 800559e:	61b8      	str	r0, [r7, #24]
        break;
 80055a0:	e008      	b.n	80055b4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055a6:	61bb      	str	r3, [r7, #24]
        break;
 80055a8:	e004      	b.n	80055b4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	77bb      	strb	r3, [r7, #30]
        break;
 80055b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d074      	beq.n	80056a4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	005a      	lsls	r2, r3, #1
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	085b      	lsrs	r3, r3, #1
 80055c4:	441a      	add	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	2b0f      	cmp	r3, #15
 80055d4:	d916      	bls.n	8005604 <UART_SetConfig+0x19c>
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055dc:	d212      	bcs.n	8005604 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	f023 030f 	bic.w	r3, r3, #15
 80055e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	085b      	lsrs	r3, r3, #1
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	f003 0307 	and.w	r3, r3, #7
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	89fb      	ldrh	r3, [r7, #14]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	89fa      	ldrh	r2, [r7, #14]
 8005600:	60da      	str	r2, [r3, #12]
 8005602:	e04f      	b.n	80056a4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	77bb      	strb	r3, [r7, #30]
 8005608:	e04c      	b.n	80056a4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800560a:	7ffb      	ldrb	r3, [r7, #31]
 800560c:	2b08      	cmp	r3, #8
 800560e:	d828      	bhi.n	8005662 <UART_SetConfig+0x1fa>
 8005610:	a201      	add	r2, pc, #4	; (adr r2, 8005618 <UART_SetConfig+0x1b0>)
 8005612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005616:	bf00      	nop
 8005618:	0800563d 	.word	0x0800563d
 800561c:	08005645 	.word	0x08005645
 8005620:	0800564d 	.word	0x0800564d
 8005624:	08005663 	.word	0x08005663
 8005628:	08005653 	.word	0x08005653
 800562c:	08005663 	.word	0x08005663
 8005630:	08005663 	.word	0x08005663
 8005634:	08005663 	.word	0x08005663
 8005638:	0800565b 	.word	0x0800565b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800563c:	f7fe fae2 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8005640:	61b8      	str	r0, [r7, #24]
        break;
 8005642:	e013      	b.n	800566c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005644:	f7fe fb00 	bl	8003c48 <HAL_RCC_GetPCLK2Freq>
 8005648:	61b8      	str	r0, [r7, #24]
        break;
 800564a:	e00f      	b.n	800566c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800564c:	4b20      	ldr	r3, [pc, #128]	; (80056d0 <UART_SetConfig+0x268>)
 800564e:	61bb      	str	r3, [r7, #24]
        break;
 8005650:	e00c      	b.n	800566c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005652:	f7fe fa61 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8005656:	61b8      	str	r0, [r7, #24]
        break;
 8005658:	e008      	b.n	800566c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800565e:	61bb      	str	r3, [r7, #24]
        break;
 8005660:	e004      	b.n	800566c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	77bb      	strb	r3, [r7, #30]
        break;
 800566a:	bf00      	nop
    }

    if (pclk != 0U)
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d018      	beq.n	80056a4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	085a      	lsrs	r2, r3, #1
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	441a      	add	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	fbb2 f3f3 	udiv	r3, r2, r3
 8005684:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b0f      	cmp	r3, #15
 800568a:	d909      	bls.n	80056a0 <UART_SetConfig+0x238>
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005692:	d205      	bcs.n	80056a0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	b29a      	uxth	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	60da      	str	r2, [r3, #12]
 800569e:	e001      	b.n	80056a4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80056b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3720      	adds	r7, #32
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	efff69f3 	.word	0xefff69f3
 80056c0:	40013800 	.word	0x40013800
 80056c4:	40021000 	.word	0x40021000
 80056c8:	40004400 	.word	0x40004400
 80056cc:	40004800 	.word	0x40004800
 80056d0:	007a1200 	.word	0x007a1200

080056d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	f003 0301 	and.w	r3, r3, #1
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005746:	f003 0308 	and.w	r3, r3, #8
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	f003 0310 	and.w	r3, r3, #16
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00a      	beq.n	8005786 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	f003 0320 	and.w	r3, r3, #32
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d01a      	beq.n	80057ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057d2:	d10a      	bne.n	80057ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	605a      	str	r2, [r3, #4]
  }
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b098      	sub	sp, #96	; 0x60
 800581c:	af02      	add	r7, sp, #8
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005828:	f7fb feae 	bl	8001588 <HAL_GetTick>
 800582c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0308 	and.w	r3, r3, #8
 8005838:	2b08      	cmp	r3, #8
 800583a:	d12e      	bne.n	800589a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800583c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005844:	2200      	movs	r2, #0
 8005846:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f88c 	bl	8005968 <UART_WaitOnFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d021      	beq.n	800589a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800585e:	e853 3f00 	ldrex	r3, [r3]
 8005862:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005866:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800586a:	653b      	str	r3, [r7, #80]	; 0x50
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	461a      	mov	r2, r3
 8005872:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005874:	647b      	str	r3, [r7, #68]	; 0x44
 8005876:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005878:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800587a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800587c:	e841 2300 	strex	r3, r2, [r1]
 8005880:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e6      	bne.n	8005856 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2220      	movs	r2, #32
 800588c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e062      	b.n	8005960 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b04      	cmp	r3, #4
 80058a6:	d149      	bne.n	800593c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058b0:	2200      	movs	r2, #0
 80058b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f856 	bl	8005968 <UART_WaitOnFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d03c      	beq.n	800593c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ca:	e853 3f00 	ldrex	r3, [r3]
 80058ce:	623b      	str	r3, [r7, #32]
   return(result);
 80058d0:	6a3b      	ldr	r3, [r7, #32]
 80058d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	461a      	mov	r2, r3
 80058de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058e0:	633b      	str	r3, [r7, #48]	; 0x30
 80058e2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058e8:	e841 2300 	strex	r3, r2, [r1]
 80058ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1e6      	bne.n	80058c2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3308      	adds	r3, #8
 80058fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	e853 3f00 	ldrex	r3, [r3]
 8005902:	60fb      	str	r3, [r7, #12]
   return(result);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0301 	bic.w	r3, r3, #1
 800590a:	64bb      	str	r3, [r7, #72]	; 0x48
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3308      	adds	r3, #8
 8005912:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005914:	61fa      	str	r2, [r7, #28]
 8005916:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005918:	69b9      	ldr	r1, [r7, #24]
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	e841 2300 	strex	r3, r2, [r1]
 8005920:	617b      	str	r3, [r7, #20]
   return(result);
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1e5      	bne.n	80058f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e011      	b.n	8005960 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2220      	movs	r2, #32
 8005940:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2220      	movs	r2, #32
 8005946:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	3758      	adds	r7, #88	; 0x58
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	603b      	str	r3, [r7, #0]
 8005974:	4613      	mov	r3, r2
 8005976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005978:	e049      	b.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d045      	beq.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005982:	f7fb fe01 	bl	8001588 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <UART_WaitOnFlagUntilTimeout+0x30>
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e048      	b.n	8005a2e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d031      	beq.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69db      	ldr	r3, [r3, #28]
 80059b0:	f003 0308 	and.w	r3, r3, #8
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d110      	bne.n	80059da <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2208      	movs	r2, #8
 80059be:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f8ff 	bl	8005bc4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2208      	movs	r2, #8
 80059ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e029      	b.n	8005a2e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059e8:	d111      	bne.n	8005a0e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f8e5 	bl	8005bc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e00f      	b.n	8005a2e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69da      	ldr	r2, [r3, #28]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	4013      	ands	r3, r2
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	bf0c      	ite	eq
 8005a1e:	2301      	moveq	r3, #1
 8005a20:	2300      	movne	r3, #0
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	79fb      	ldrb	r3, [r7, #7]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d0a6      	beq.n	800597a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
	...

08005a38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b097      	sub	sp, #92	; 0x5c
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	4613      	mov	r3, r2
 8005a44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	88fa      	ldrh	r2, [r7, #6]
 8005a50:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	88fa      	ldrh	r2, [r7, #6]
 8005a58:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6a:	d10e      	bne.n	8005a8a <UART_Start_Receive_IT+0x52>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d105      	bne.n	8005a80 <UART_Start_Receive_IT+0x48>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005a7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a7e:	e02d      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	22ff      	movs	r2, #255	; 0xff
 8005a84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a88:	e028      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10d      	bne.n	8005aae <UART_Start_Receive_IT+0x76>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d104      	bne.n	8005aa4 <UART_Start_Receive_IT+0x6c>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	22ff      	movs	r2, #255	; 0xff
 8005a9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005aa2:	e01b      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	227f      	movs	r2, #127	; 0x7f
 8005aa8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005aac:	e016      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ab6:	d10d      	bne.n	8005ad4 <UART_Start_Receive_IT+0x9c>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d104      	bne.n	8005aca <UART_Start_Receive_IT+0x92>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	227f      	movs	r2, #127	; 0x7f
 8005ac4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ac8:	e008      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	223f      	movs	r2, #63	; 0x3f
 8005ace:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ad2:	e003      	b.n	8005adc <UART_Start_Receive_IT+0xa4>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2222      	movs	r2, #34	; 0x22
 8005ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3308      	adds	r3, #8
 8005af2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005afe:	f043 0301 	orr.w	r3, r3, #1
 8005b02:	657b      	str	r3, [r7, #84]	; 0x54
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3308      	adds	r3, #8
 8005b0a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005b0c:	64ba      	str	r2, [r7, #72]	; 0x48
 8005b0e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b10:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005b12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b14:	e841 2300 	strex	r3, r2, [r1]
 8005b18:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1e5      	bne.n	8005aec <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b28:	d107      	bne.n	8005b3a <UART_Start_Receive_IT+0x102>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d103      	bne.n	8005b3a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4a21      	ldr	r2, [pc, #132]	; (8005bbc <UART_Start_Receive_IT+0x184>)
 8005b36:	669a      	str	r2, [r3, #104]	; 0x68
 8005b38:	e002      	b.n	8005b40 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a20      	ldr	r2, [pc, #128]	; (8005bc0 <UART_Start_Receive_IT+0x188>)
 8005b3e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d019      	beq.n	8005b7c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b50:	e853 3f00 	ldrex	r3, [r3]
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b58:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	461a      	mov	r2, r3
 8005b64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b66:	637b      	str	r3, [r7, #52]	; 0x34
 8005b68:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b6e:	e841 2300 	strex	r3, r2, [r1]
 8005b72:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1e6      	bne.n	8005b48 <UART_Start_Receive_IT+0x110>
 8005b7a:	e018      	b.n	8005bae <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	e853 3f00 	ldrex	r3, [r3]
 8005b88:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f043 0320 	orr.w	r3, r3, #32
 8005b90:	653b      	str	r3, [r7, #80]	; 0x50
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b9a:	623b      	str	r3, [r7, #32]
 8005b9c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	69f9      	ldr	r1, [r7, #28]
 8005ba0:	6a3a      	ldr	r2, [r7, #32]
 8005ba2:	e841 2300 	strex	r3, r2, [r1]
 8005ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1e6      	bne.n	8005b7c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	375c      	adds	r7, #92	; 0x5c
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	0800602d 	.word	0x0800602d
 8005bc0:	08005e85 	.word	0x08005e85

08005bc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b095      	sub	sp, #84	; 0x54
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bd4:	e853 3f00 	ldrex	r3, [r3]
 8005bd8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bdc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005be0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bea:	643b      	str	r3, [r7, #64]	; 0x40
 8005bec:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005bf0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e6      	bne.n	8005bcc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3308      	adds	r3, #8
 8005c04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c06:	6a3b      	ldr	r3, [r7, #32]
 8005c08:	e853 3f00 	ldrex	r3, [r3]
 8005c0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	f023 0301 	bic.w	r3, r3, #1
 8005c14:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c20:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c26:	e841 2300 	strex	r3, r2, [r1]
 8005c2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1e5      	bne.n	8005bfe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d118      	bne.n	8005c6c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	e853 3f00 	ldrex	r3, [r3]
 8005c46:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	f023 0310 	bic.w	r3, r3, #16
 8005c4e:	647b      	str	r3, [r7, #68]	; 0x44
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	461a      	mov	r2, r3
 8005c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c58:	61bb      	str	r3, [r7, #24]
 8005c5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5c:	6979      	ldr	r1, [r7, #20]
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	613b      	str	r3, [r7, #16]
   return(result);
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e6      	bne.n	8005c3a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005c80:	bf00      	nop
 8005c82:	3754      	adds	r7, #84	; 0x54
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f7ff fbc6 	bl	800543c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cb0:	bf00      	nop
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b08f      	sub	sp, #60	; 0x3c
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cc4:	2b21      	cmp	r3, #33	; 0x21
 8005cc6:	d14d      	bne.n	8005d64 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d132      	bne.n	8005d3a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	6a3b      	ldr	r3, [r7, #32]
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ce8:	637b      	str	r3, [r7, #52]	; 0x34
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cf4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cfa:	e841 2300 	strex	r3, r2, [r1]
 8005cfe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1e6      	bne.n	8005cd4 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	e853 3f00 	ldrex	r3, [r3]
 8005d12:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d1a:	633b      	str	r3, [r7, #48]	; 0x30
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	461a      	mov	r2, r3
 8005d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d28:	6979      	ldr	r1, [r7, #20]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	e841 2300 	strex	r3, r2, [r1]
 8005d30:	613b      	str	r3, [r7, #16]
   return(result);
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1e6      	bne.n	8005d06 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005d38:	e014      	b.n	8005d64 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3e:	781a      	ldrb	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	b292      	uxth	r2, r2
 8005d46:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005d64:	bf00      	nop
 8005d66:	373c      	adds	r7, #60	; 0x3c
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b091      	sub	sp, #68	; 0x44
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d7c:	2b21      	cmp	r3, #33	; 0x21
 8005d7e:	d151      	bne.n	8005e24 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d132      	bne.n	8005df2 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	623b      	str	r3, [r7, #32]
   return(result);
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005da0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	461a      	mov	r2, r3
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	633b      	str	r3, [r7, #48]	; 0x30
 8005dac:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e6      	bne.n	8005d8c <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	e853 3f00 	ldrex	r3, [r3]
 8005dca:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ddc:	61fb      	str	r3, [r7, #28]
 8005dde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de0:	69b9      	ldr	r1, [r7, #24]
 8005de2:	69fa      	ldr	r2, [r7, #28]
 8005de4:	e841 2300 	strex	r3, r2, [r1]
 8005de8:	617b      	str	r3, [r7, #20]
   return(result);
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1e6      	bne.n	8005dbe <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005df0:	e018      	b.n	8005e24 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df6:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dfa:	881a      	ldrh	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e04:	b292      	uxth	r2, r2
 8005e06:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0c:	1c9a      	adds	r2, r3, #2
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005e24:	bf00      	nop
 8005e26:	3744      	adds	r7, #68	; 0x44
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e4c:	61fb      	str	r3, [r7, #28]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	61bb      	str	r3, [r7, #24]
 8005e58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6979      	ldr	r1, [r7, #20]
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	613b      	str	r3, [r7, #16]
   return(result);
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e6      	bne.n	8005e38 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f7ff fad6 	bl	8005428 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e7c:	bf00      	nop
 8005e7e:	3720      	adds	r7, #32
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b09c      	sub	sp, #112	; 0x70
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005e92:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e9c:	2b22      	cmp	r3, #34	; 0x22
 8005e9e:	f040 80b9 	bne.w	8006014 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005ea8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005eac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005eb0:	b2d9      	uxtb	r1, r3
 8005eb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebc:	400a      	ands	r2, r1
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f040 809c 	bne.w	8006024 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ef4:	e853 3f00 	ldrex	r3, [r3]
 8005ef8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005efc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f00:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f0a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005f0c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005f10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f12:	e841 2300 	strex	r3, r2, [r1]
 8005f16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1e6      	bne.n	8005eec <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3308      	adds	r3, #8
 8005f24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f30:	f023 0301 	bic.w	r3, r3, #1
 8005f34:	667b      	str	r3, [r7, #100]	; 0x64
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005f3e:	647a      	str	r2, [r7, #68]	; 0x44
 8005f40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f46:	e841 2300 	strex	r3, r2, [r1]
 8005f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1e5      	bne.n	8005f1e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d018      	beq.n	8005fa6 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	e853 3f00 	ldrex	r3, [r3]
 8005f80:	623b      	str	r3, [r7, #32]
   return(result);
 8005f82:	6a3b      	ldr	r3, [r7, #32]
 8005f84:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f88:	663b      	str	r3, [r7, #96]	; 0x60
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005f92:	633b      	str	r3, [r7, #48]	; 0x30
 8005f94:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f9a:	e841 2300 	strex	r3, r2, [r1]
 8005f9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1e6      	bne.n	8005f74 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d12e      	bne.n	800600c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f023 0310 	bic.w	r3, r3, #16
 8005fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005fd2:	61fb      	str	r3, [r7, #28]
 8005fd4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	69b9      	ldr	r1, [r7, #24]
 8005fd8:	69fa      	ldr	r2, [r7, #28]
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	617b      	str	r3, [r7, #20]
   return(result);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e6      	bne.n	8005fb4 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	2b10      	cmp	r3, #16
 8005ff2:	d103      	bne.n	8005ffc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2210      	movs	r2, #16
 8005ffa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006002:	4619      	mov	r1, r3
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff fa23 	bl	8005450 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800600a:	e00b      	b.n	8006024 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7fa ffb9 	bl	8000f84 <HAL_UART_RxCpltCallback>
}
 8006012:	e007      	b.n	8006024 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0208 	orr.w	r2, r2, #8
 8006022:	619a      	str	r2, [r3, #24]
}
 8006024:	bf00      	nop
 8006026:	3770      	adds	r7, #112	; 0x70
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b09c      	sub	sp, #112	; 0x70
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800603a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006044:	2b22      	cmp	r3, #34	; 0x22
 8006046:	f040 80b9 	bne.w	80061bc <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006050:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006058:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800605a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800605e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006062:	4013      	ands	r3, r2
 8006064:	b29a      	uxth	r2, r3
 8006066:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006068:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606e:	1c9a      	adds	r2, r3, #2
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800607a:	b29b      	uxth	r3, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	f040 809c 	bne.w	80061cc <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80060a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060a8:	667b      	str	r3, [r7, #100]	; 0x64
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060b2:	657b      	str	r3, [r7, #84]	; 0x54
 80060b4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80060b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80060c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e6      	bne.n	8006094 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3308      	adds	r3, #8
 80060cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d0:	e853 3f00 	ldrex	r3, [r3]
 80060d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d8:	f023 0301 	bic.w	r3, r3, #1
 80060dc:	663b      	str	r3, [r7, #96]	; 0x60
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	3308      	adds	r3, #8
 80060e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80060e6:	643a      	str	r2, [r7, #64]	; 0x40
 80060e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060ee:	e841 2300 	strex	r3, r2, [r1]
 80060f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d1e5      	bne.n	80060c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d018      	beq.n	800614e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	e853 3f00 	ldrex	r3, [r3]
 8006128:	61fb      	str	r3, [r7, #28]
   return(result);
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006130:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	461a      	mov	r2, r3
 8006138:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800613a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800613c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006142:	e841 2300 	strex	r3, r2, [r1]
 8006146:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1e6      	bne.n	800611c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006152:	2b01      	cmp	r3, #1
 8006154:	d12e      	bne.n	80061b4 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	60bb      	str	r3, [r7, #8]
   return(result);
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f023 0310 	bic.w	r3, r3, #16
 8006170:	65bb      	str	r3, [r7, #88]	; 0x58
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	461a      	mov	r2, r3
 8006178:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800617a:	61bb      	str	r3, [r7, #24]
 800617c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	6979      	ldr	r1, [r7, #20]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	e841 2300 	strex	r3, r2, [r1]
 8006186:	613b      	str	r3, [r7, #16]
   return(result);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1e6      	bne.n	800615c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69db      	ldr	r3, [r3, #28]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b10      	cmp	r3, #16
 800619a:	d103      	bne.n	80061a4 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2210      	movs	r2, #16
 80061a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff f94f 	bl	8005450 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061b2:	e00b      	b.n	80061cc <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7fa fee5 	bl	8000f84 <HAL_UART_RxCpltCallback>
}
 80061ba:	e007      	b.n	80061cc <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0208 	orr.w	r2, r2, #8
 80061ca:	619a      	str	r2, [r3, #24]
}
 80061cc:	bf00      	nop
 80061ce:	3770      	adds	r7, #112	; 0x70
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <__cvt>:
 80061e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061ec:	ec55 4b10 	vmov	r4, r5, d0
 80061f0:	2d00      	cmp	r5, #0
 80061f2:	460e      	mov	r6, r1
 80061f4:	4619      	mov	r1, r3
 80061f6:	462b      	mov	r3, r5
 80061f8:	bfbb      	ittet	lt
 80061fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80061fe:	461d      	movlt	r5, r3
 8006200:	2300      	movge	r3, #0
 8006202:	232d      	movlt	r3, #45	; 0x2d
 8006204:	700b      	strb	r3, [r1, #0]
 8006206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006208:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800620c:	4691      	mov	r9, r2
 800620e:	f023 0820 	bic.w	r8, r3, #32
 8006212:	bfbc      	itt	lt
 8006214:	4622      	movlt	r2, r4
 8006216:	4614      	movlt	r4, r2
 8006218:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800621c:	d005      	beq.n	800622a <__cvt+0x42>
 800621e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006222:	d100      	bne.n	8006226 <__cvt+0x3e>
 8006224:	3601      	adds	r6, #1
 8006226:	2102      	movs	r1, #2
 8006228:	e000      	b.n	800622c <__cvt+0x44>
 800622a:	2103      	movs	r1, #3
 800622c:	ab03      	add	r3, sp, #12
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	ab02      	add	r3, sp, #8
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	ec45 4b10 	vmov	d0, r4, r5
 8006238:	4653      	mov	r3, sl
 800623a:	4632      	mov	r2, r6
 800623c:	f000 fe48 	bl	8006ed0 <_dtoa_r>
 8006240:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006244:	4607      	mov	r7, r0
 8006246:	d102      	bne.n	800624e <__cvt+0x66>
 8006248:	f019 0f01 	tst.w	r9, #1
 800624c:	d022      	beq.n	8006294 <__cvt+0xac>
 800624e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006252:	eb07 0906 	add.w	r9, r7, r6
 8006256:	d110      	bne.n	800627a <__cvt+0x92>
 8006258:	783b      	ldrb	r3, [r7, #0]
 800625a:	2b30      	cmp	r3, #48	; 0x30
 800625c:	d10a      	bne.n	8006274 <__cvt+0x8c>
 800625e:	2200      	movs	r2, #0
 8006260:	2300      	movs	r3, #0
 8006262:	4620      	mov	r0, r4
 8006264:	4629      	mov	r1, r5
 8006266:	f7fa fc2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800626a:	b918      	cbnz	r0, 8006274 <__cvt+0x8c>
 800626c:	f1c6 0601 	rsb	r6, r6, #1
 8006270:	f8ca 6000 	str.w	r6, [sl]
 8006274:	f8da 3000 	ldr.w	r3, [sl]
 8006278:	4499      	add	r9, r3
 800627a:	2200      	movs	r2, #0
 800627c:	2300      	movs	r3, #0
 800627e:	4620      	mov	r0, r4
 8006280:	4629      	mov	r1, r5
 8006282:	f7fa fc21 	bl	8000ac8 <__aeabi_dcmpeq>
 8006286:	b108      	cbz	r0, 800628c <__cvt+0xa4>
 8006288:	f8cd 900c 	str.w	r9, [sp, #12]
 800628c:	2230      	movs	r2, #48	; 0x30
 800628e:	9b03      	ldr	r3, [sp, #12]
 8006290:	454b      	cmp	r3, r9
 8006292:	d307      	bcc.n	80062a4 <__cvt+0xbc>
 8006294:	9b03      	ldr	r3, [sp, #12]
 8006296:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006298:	1bdb      	subs	r3, r3, r7
 800629a:	4638      	mov	r0, r7
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	b004      	add	sp, #16
 80062a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a4:	1c59      	adds	r1, r3, #1
 80062a6:	9103      	str	r1, [sp, #12]
 80062a8:	701a      	strb	r2, [r3, #0]
 80062aa:	e7f0      	b.n	800628e <__cvt+0xa6>

080062ac <__exponent>:
 80062ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ae:	4603      	mov	r3, r0
 80062b0:	2900      	cmp	r1, #0
 80062b2:	bfb8      	it	lt
 80062b4:	4249      	neglt	r1, r1
 80062b6:	f803 2b02 	strb.w	r2, [r3], #2
 80062ba:	bfb4      	ite	lt
 80062bc:	222d      	movlt	r2, #45	; 0x2d
 80062be:	222b      	movge	r2, #43	; 0x2b
 80062c0:	2909      	cmp	r1, #9
 80062c2:	7042      	strb	r2, [r0, #1]
 80062c4:	dd2a      	ble.n	800631c <__exponent+0x70>
 80062c6:	f10d 0207 	add.w	r2, sp, #7
 80062ca:	4617      	mov	r7, r2
 80062cc:	260a      	movs	r6, #10
 80062ce:	4694      	mov	ip, r2
 80062d0:	fb91 f5f6 	sdiv	r5, r1, r6
 80062d4:	fb06 1415 	mls	r4, r6, r5, r1
 80062d8:	3430      	adds	r4, #48	; 0x30
 80062da:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80062de:	460c      	mov	r4, r1
 80062e0:	2c63      	cmp	r4, #99	; 0x63
 80062e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80062e6:	4629      	mov	r1, r5
 80062e8:	dcf1      	bgt.n	80062ce <__exponent+0x22>
 80062ea:	3130      	adds	r1, #48	; 0x30
 80062ec:	f1ac 0402 	sub.w	r4, ip, #2
 80062f0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80062f4:	1c41      	adds	r1, r0, #1
 80062f6:	4622      	mov	r2, r4
 80062f8:	42ba      	cmp	r2, r7
 80062fa:	d30a      	bcc.n	8006312 <__exponent+0x66>
 80062fc:	f10d 0209 	add.w	r2, sp, #9
 8006300:	eba2 020c 	sub.w	r2, r2, ip
 8006304:	42bc      	cmp	r4, r7
 8006306:	bf88      	it	hi
 8006308:	2200      	movhi	r2, #0
 800630a:	4413      	add	r3, r2
 800630c:	1a18      	subs	r0, r3, r0
 800630e:	b003      	add	sp, #12
 8006310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006312:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006316:	f801 5f01 	strb.w	r5, [r1, #1]!
 800631a:	e7ed      	b.n	80062f8 <__exponent+0x4c>
 800631c:	2330      	movs	r3, #48	; 0x30
 800631e:	3130      	adds	r1, #48	; 0x30
 8006320:	7083      	strb	r3, [r0, #2]
 8006322:	70c1      	strb	r1, [r0, #3]
 8006324:	1d03      	adds	r3, r0, #4
 8006326:	e7f1      	b.n	800630c <__exponent+0x60>

08006328 <_printf_float>:
 8006328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800632c:	ed2d 8b02 	vpush	{d8}
 8006330:	b08d      	sub	sp, #52	; 0x34
 8006332:	460c      	mov	r4, r1
 8006334:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006338:	4616      	mov	r6, r2
 800633a:	461f      	mov	r7, r3
 800633c:	4605      	mov	r5, r0
 800633e:	f000 fcc7 	bl	8006cd0 <_localeconv_r>
 8006342:	f8d0 a000 	ldr.w	sl, [r0]
 8006346:	4650      	mov	r0, sl
 8006348:	f7f9 ff92 	bl	8000270 <strlen>
 800634c:	2300      	movs	r3, #0
 800634e:	930a      	str	r3, [sp, #40]	; 0x28
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	9305      	str	r3, [sp, #20]
 8006354:	f8d8 3000 	ldr.w	r3, [r8]
 8006358:	f894 b018 	ldrb.w	fp, [r4, #24]
 800635c:	3307      	adds	r3, #7
 800635e:	f023 0307 	bic.w	r3, r3, #7
 8006362:	f103 0208 	add.w	r2, r3, #8
 8006366:	f8c8 2000 	str.w	r2, [r8]
 800636a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800636e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006372:	9307      	str	r3, [sp, #28]
 8006374:	f8cd 8018 	str.w	r8, [sp, #24]
 8006378:	ee08 0a10 	vmov	s16, r0
 800637c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006384:	4b9e      	ldr	r3, [pc, #632]	; (8006600 <_printf_float+0x2d8>)
 8006386:	f04f 32ff 	mov.w	r2, #4294967295
 800638a:	f7fa fbcf 	bl	8000b2c <__aeabi_dcmpun>
 800638e:	bb88      	cbnz	r0, 80063f4 <_printf_float+0xcc>
 8006390:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006394:	4b9a      	ldr	r3, [pc, #616]	; (8006600 <_printf_float+0x2d8>)
 8006396:	f04f 32ff 	mov.w	r2, #4294967295
 800639a:	f7fa fba9 	bl	8000af0 <__aeabi_dcmple>
 800639e:	bb48      	cbnz	r0, 80063f4 <_printf_float+0xcc>
 80063a0:	2200      	movs	r2, #0
 80063a2:	2300      	movs	r3, #0
 80063a4:	4640      	mov	r0, r8
 80063a6:	4649      	mov	r1, r9
 80063a8:	f7fa fb98 	bl	8000adc <__aeabi_dcmplt>
 80063ac:	b110      	cbz	r0, 80063b4 <_printf_float+0x8c>
 80063ae:	232d      	movs	r3, #45	; 0x2d
 80063b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063b4:	4a93      	ldr	r2, [pc, #588]	; (8006604 <_printf_float+0x2dc>)
 80063b6:	4b94      	ldr	r3, [pc, #592]	; (8006608 <_printf_float+0x2e0>)
 80063b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80063bc:	bf94      	ite	ls
 80063be:	4690      	movls	r8, r2
 80063c0:	4698      	movhi	r8, r3
 80063c2:	2303      	movs	r3, #3
 80063c4:	6123      	str	r3, [r4, #16]
 80063c6:	9b05      	ldr	r3, [sp, #20]
 80063c8:	f023 0304 	bic.w	r3, r3, #4
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	f04f 0900 	mov.w	r9, #0
 80063d2:	9700      	str	r7, [sp, #0]
 80063d4:	4633      	mov	r3, r6
 80063d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80063d8:	4621      	mov	r1, r4
 80063da:	4628      	mov	r0, r5
 80063dc:	f000 f9da 	bl	8006794 <_printf_common>
 80063e0:	3001      	adds	r0, #1
 80063e2:	f040 8090 	bne.w	8006506 <_printf_float+0x1de>
 80063e6:	f04f 30ff 	mov.w	r0, #4294967295
 80063ea:	b00d      	add	sp, #52	; 0x34
 80063ec:	ecbd 8b02 	vpop	{d8}
 80063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f4:	4642      	mov	r2, r8
 80063f6:	464b      	mov	r3, r9
 80063f8:	4640      	mov	r0, r8
 80063fa:	4649      	mov	r1, r9
 80063fc:	f7fa fb96 	bl	8000b2c <__aeabi_dcmpun>
 8006400:	b140      	cbz	r0, 8006414 <_printf_float+0xec>
 8006402:	464b      	mov	r3, r9
 8006404:	2b00      	cmp	r3, #0
 8006406:	bfbc      	itt	lt
 8006408:	232d      	movlt	r3, #45	; 0x2d
 800640a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800640e:	4a7f      	ldr	r2, [pc, #508]	; (800660c <_printf_float+0x2e4>)
 8006410:	4b7f      	ldr	r3, [pc, #508]	; (8006610 <_printf_float+0x2e8>)
 8006412:	e7d1      	b.n	80063b8 <_printf_float+0x90>
 8006414:	6863      	ldr	r3, [r4, #4]
 8006416:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800641a:	9206      	str	r2, [sp, #24]
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	d13f      	bne.n	80064a0 <_printf_float+0x178>
 8006420:	2306      	movs	r3, #6
 8006422:	6063      	str	r3, [r4, #4]
 8006424:	9b05      	ldr	r3, [sp, #20]
 8006426:	6861      	ldr	r1, [r4, #4]
 8006428:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800642c:	2300      	movs	r3, #0
 800642e:	9303      	str	r3, [sp, #12]
 8006430:	ab0a      	add	r3, sp, #40	; 0x28
 8006432:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006436:	ab09      	add	r3, sp, #36	; 0x24
 8006438:	ec49 8b10 	vmov	d0, r8, r9
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	6022      	str	r2, [r4, #0]
 8006440:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006444:	4628      	mov	r0, r5
 8006446:	f7ff fecf 	bl	80061e8 <__cvt>
 800644a:	9b06      	ldr	r3, [sp, #24]
 800644c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800644e:	2b47      	cmp	r3, #71	; 0x47
 8006450:	4680      	mov	r8, r0
 8006452:	d108      	bne.n	8006466 <_printf_float+0x13e>
 8006454:	1cc8      	adds	r0, r1, #3
 8006456:	db02      	blt.n	800645e <_printf_float+0x136>
 8006458:	6863      	ldr	r3, [r4, #4]
 800645a:	4299      	cmp	r1, r3
 800645c:	dd41      	ble.n	80064e2 <_printf_float+0x1ba>
 800645e:	f1ab 0302 	sub.w	r3, fp, #2
 8006462:	fa5f fb83 	uxtb.w	fp, r3
 8006466:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800646a:	d820      	bhi.n	80064ae <_printf_float+0x186>
 800646c:	3901      	subs	r1, #1
 800646e:	465a      	mov	r2, fp
 8006470:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006474:	9109      	str	r1, [sp, #36]	; 0x24
 8006476:	f7ff ff19 	bl	80062ac <__exponent>
 800647a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800647c:	1813      	adds	r3, r2, r0
 800647e:	2a01      	cmp	r2, #1
 8006480:	4681      	mov	r9, r0
 8006482:	6123      	str	r3, [r4, #16]
 8006484:	dc02      	bgt.n	800648c <_printf_float+0x164>
 8006486:	6822      	ldr	r2, [r4, #0]
 8006488:	07d2      	lsls	r2, r2, #31
 800648a:	d501      	bpl.n	8006490 <_printf_float+0x168>
 800648c:	3301      	adds	r3, #1
 800648e:	6123      	str	r3, [r4, #16]
 8006490:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006494:	2b00      	cmp	r3, #0
 8006496:	d09c      	beq.n	80063d2 <_printf_float+0xaa>
 8006498:	232d      	movs	r3, #45	; 0x2d
 800649a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800649e:	e798      	b.n	80063d2 <_printf_float+0xaa>
 80064a0:	9a06      	ldr	r2, [sp, #24]
 80064a2:	2a47      	cmp	r2, #71	; 0x47
 80064a4:	d1be      	bne.n	8006424 <_printf_float+0xfc>
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1bc      	bne.n	8006424 <_printf_float+0xfc>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e7b9      	b.n	8006422 <_printf_float+0xfa>
 80064ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80064b2:	d118      	bne.n	80064e6 <_printf_float+0x1be>
 80064b4:	2900      	cmp	r1, #0
 80064b6:	6863      	ldr	r3, [r4, #4]
 80064b8:	dd0b      	ble.n	80064d2 <_printf_float+0x1aa>
 80064ba:	6121      	str	r1, [r4, #16]
 80064bc:	b913      	cbnz	r3, 80064c4 <_printf_float+0x19c>
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	07d0      	lsls	r0, r2, #31
 80064c2:	d502      	bpl.n	80064ca <_printf_float+0x1a2>
 80064c4:	3301      	adds	r3, #1
 80064c6:	440b      	add	r3, r1
 80064c8:	6123      	str	r3, [r4, #16]
 80064ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80064cc:	f04f 0900 	mov.w	r9, #0
 80064d0:	e7de      	b.n	8006490 <_printf_float+0x168>
 80064d2:	b913      	cbnz	r3, 80064da <_printf_float+0x1b2>
 80064d4:	6822      	ldr	r2, [r4, #0]
 80064d6:	07d2      	lsls	r2, r2, #31
 80064d8:	d501      	bpl.n	80064de <_printf_float+0x1b6>
 80064da:	3302      	adds	r3, #2
 80064dc:	e7f4      	b.n	80064c8 <_printf_float+0x1a0>
 80064de:	2301      	movs	r3, #1
 80064e0:	e7f2      	b.n	80064c8 <_printf_float+0x1a0>
 80064e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80064e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064e8:	4299      	cmp	r1, r3
 80064ea:	db05      	blt.n	80064f8 <_printf_float+0x1d0>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	6121      	str	r1, [r4, #16]
 80064f0:	07d8      	lsls	r0, r3, #31
 80064f2:	d5ea      	bpl.n	80064ca <_printf_float+0x1a2>
 80064f4:	1c4b      	adds	r3, r1, #1
 80064f6:	e7e7      	b.n	80064c8 <_printf_float+0x1a0>
 80064f8:	2900      	cmp	r1, #0
 80064fa:	bfd4      	ite	le
 80064fc:	f1c1 0202 	rsble	r2, r1, #2
 8006500:	2201      	movgt	r2, #1
 8006502:	4413      	add	r3, r2
 8006504:	e7e0      	b.n	80064c8 <_printf_float+0x1a0>
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	055a      	lsls	r2, r3, #21
 800650a:	d407      	bmi.n	800651c <_printf_float+0x1f4>
 800650c:	6923      	ldr	r3, [r4, #16]
 800650e:	4642      	mov	r2, r8
 8006510:	4631      	mov	r1, r6
 8006512:	4628      	mov	r0, r5
 8006514:	47b8      	blx	r7
 8006516:	3001      	adds	r0, #1
 8006518:	d12c      	bne.n	8006574 <_printf_float+0x24c>
 800651a:	e764      	b.n	80063e6 <_printf_float+0xbe>
 800651c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006520:	f240 80e0 	bls.w	80066e4 <_printf_float+0x3bc>
 8006524:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006528:	2200      	movs	r2, #0
 800652a:	2300      	movs	r3, #0
 800652c:	f7fa facc 	bl	8000ac8 <__aeabi_dcmpeq>
 8006530:	2800      	cmp	r0, #0
 8006532:	d034      	beq.n	800659e <_printf_float+0x276>
 8006534:	4a37      	ldr	r2, [pc, #220]	; (8006614 <_printf_float+0x2ec>)
 8006536:	2301      	movs	r3, #1
 8006538:	4631      	mov	r1, r6
 800653a:	4628      	mov	r0, r5
 800653c:	47b8      	blx	r7
 800653e:	3001      	adds	r0, #1
 8006540:	f43f af51 	beq.w	80063e6 <_printf_float+0xbe>
 8006544:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006548:	429a      	cmp	r2, r3
 800654a:	db02      	blt.n	8006552 <_printf_float+0x22a>
 800654c:	6823      	ldr	r3, [r4, #0]
 800654e:	07d8      	lsls	r0, r3, #31
 8006550:	d510      	bpl.n	8006574 <_printf_float+0x24c>
 8006552:	ee18 3a10 	vmov	r3, s16
 8006556:	4652      	mov	r2, sl
 8006558:	4631      	mov	r1, r6
 800655a:	4628      	mov	r0, r5
 800655c:	47b8      	blx	r7
 800655e:	3001      	adds	r0, #1
 8006560:	f43f af41 	beq.w	80063e6 <_printf_float+0xbe>
 8006564:	f04f 0800 	mov.w	r8, #0
 8006568:	f104 091a 	add.w	r9, r4, #26
 800656c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800656e:	3b01      	subs	r3, #1
 8006570:	4543      	cmp	r3, r8
 8006572:	dc09      	bgt.n	8006588 <_printf_float+0x260>
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	079b      	lsls	r3, r3, #30
 8006578:	f100 8107 	bmi.w	800678a <_printf_float+0x462>
 800657c:	68e0      	ldr	r0, [r4, #12]
 800657e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006580:	4298      	cmp	r0, r3
 8006582:	bfb8      	it	lt
 8006584:	4618      	movlt	r0, r3
 8006586:	e730      	b.n	80063ea <_printf_float+0xc2>
 8006588:	2301      	movs	r3, #1
 800658a:	464a      	mov	r2, r9
 800658c:	4631      	mov	r1, r6
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	f43f af27 	beq.w	80063e6 <_printf_float+0xbe>
 8006598:	f108 0801 	add.w	r8, r8, #1
 800659c:	e7e6      	b.n	800656c <_printf_float+0x244>
 800659e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	dc39      	bgt.n	8006618 <_printf_float+0x2f0>
 80065a4:	4a1b      	ldr	r2, [pc, #108]	; (8006614 <_printf_float+0x2ec>)
 80065a6:	2301      	movs	r3, #1
 80065a8:	4631      	mov	r1, r6
 80065aa:	4628      	mov	r0, r5
 80065ac:	47b8      	blx	r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	f43f af19 	beq.w	80063e6 <_printf_float+0xbe>
 80065b4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80065b8:	4313      	orrs	r3, r2
 80065ba:	d102      	bne.n	80065c2 <_printf_float+0x29a>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	07d9      	lsls	r1, r3, #31
 80065c0:	d5d8      	bpl.n	8006574 <_printf_float+0x24c>
 80065c2:	ee18 3a10 	vmov	r3, s16
 80065c6:	4652      	mov	r2, sl
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	f43f af09 	beq.w	80063e6 <_printf_float+0xbe>
 80065d4:	f04f 0900 	mov.w	r9, #0
 80065d8:	f104 0a1a 	add.w	sl, r4, #26
 80065dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065de:	425b      	negs	r3, r3
 80065e0:	454b      	cmp	r3, r9
 80065e2:	dc01      	bgt.n	80065e8 <_printf_float+0x2c0>
 80065e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065e6:	e792      	b.n	800650e <_printf_float+0x1e6>
 80065e8:	2301      	movs	r3, #1
 80065ea:	4652      	mov	r2, sl
 80065ec:	4631      	mov	r1, r6
 80065ee:	4628      	mov	r0, r5
 80065f0:	47b8      	blx	r7
 80065f2:	3001      	adds	r0, #1
 80065f4:	f43f aef7 	beq.w	80063e6 <_printf_float+0xbe>
 80065f8:	f109 0901 	add.w	r9, r9, #1
 80065fc:	e7ee      	b.n	80065dc <_printf_float+0x2b4>
 80065fe:	bf00      	nop
 8006600:	7fefffff 	.word	0x7fefffff
 8006604:	08008bb0 	.word	0x08008bb0
 8006608:	08008bb4 	.word	0x08008bb4
 800660c:	08008bb8 	.word	0x08008bb8
 8006610:	08008bbc 	.word	0x08008bbc
 8006614:	08008bc0 	.word	0x08008bc0
 8006618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800661a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800661c:	429a      	cmp	r2, r3
 800661e:	bfa8      	it	ge
 8006620:	461a      	movge	r2, r3
 8006622:	2a00      	cmp	r2, #0
 8006624:	4691      	mov	r9, r2
 8006626:	dc37      	bgt.n	8006698 <_printf_float+0x370>
 8006628:	f04f 0b00 	mov.w	fp, #0
 800662c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006630:	f104 021a 	add.w	r2, r4, #26
 8006634:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006636:	9305      	str	r3, [sp, #20]
 8006638:	eba3 0309 	sub.w	r3, r3, r9
 800663c:	455b      	cmp	r3, fp
 800663e:	dc33      	bgt.n	80066a8 <_printf_float+0x380>
 8006640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006644:	429a      	cmp	r2, r3
 8006646:	db3b      	blt.n	80066c0 <_printf_float+0x398>
 8006648:	6823      	ldr	r3, [r4, #0]
 800664a:	07da      	lsls	r2, r3, #31
 800664c:	d438      	bmi.n	80066c0 <_printf_float+0x398>
 800664e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006652:	eba2 0903 	sub.w	r9, r2, r3
 8006656:	9b05      	ldr	r3, [sp, #20]
 8006658:	1ad2      	subs	r2, r2, r3
 800665a:	4591      	cmp	r9, r2
 800665c:	bfa8      	it	ge
 800665e:	4691      	movge	r9, r2
 8006660:	f1b9 0f00 	cmp.w	r9, #0
 8006664:	dc35      	bgt.n	80066d2 <_printf_float+0x3aa>
 8006666:	f04f 0800 	mov.w	r8, #0
 800666a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800666e:	f104 0a1a 	add.w	sl, r4, #26
 8006672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006676:	1a9b      	subs	r3, r3, r2
 8006678:	eba3 0309 	sub.w	r3, r3, r9
 800667c:	4543      	cmp	r3, r8
 800667e:	f77f af79 	ble.w	8006574 <_printf_float+0x24c>
 8006682:	2301      	movs	r3, #1
 8006684:	4652      	mov	r2, sl
 8006686:	4631      	mov	r1, r6
 8006688:	4628      	mov	r0, r5
 800668a:	47b8      	blx	r7
 800668c:	3001      	adds	r0, #1
 800668e:	f43f aeaa 	beq.w	80063e6 <_printf_float+0xbe>
 8006692:	f108 0801 	add.w	r8, r8, #1
 8006696:	e7ec      	b.n	8006672 <_printf_float+0x34a>
 8006698:	4613      	mov	r3, r2
 800669a:	4631      	mov	r1, r6
 800669c:	4642      	mov	r2, r8
 800669e:	4628      	mov	r0, r5
 80066a0:	47b8      	blx	r7
 80066a2:	3001      	adds	r0, #1
 80066a4:	d1c0      	bne.n	8006628 <_printf_float+0x300>
 80066a6:	e69e      	b.n	80063e6 <_printf_float+0xbe>
 80066a8:	2301      	movs	r3, #1
 80066aa:	4631      	mov	r1, r6
 80066ac:	4628      	mov	r0, r5
 80066ae:	9205      	str	r2, [sp, #20]
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f ae97 	beq.w	80063e6 <_printf_float+0xbe>
 80066b8:	9a05      	ldr	r2, [sp, #20]
 80066ba:	f10b 0b01 	add.w	fp, fp, #1
 80066be:	e7b9      	b.n	8006634 <_printf_float+0x30c>
 80066c0:	ee18 3a10 	vmov	r3, s16
 80066c4:	4652      	mov	r2, sl
 80066c6:	4631      	mov	r1, r6
 80066c8:	4628      	mov	r0, r5
 80066ca:	47b8      	blx	r7
 80066cc:	3001      	adds	r0, #1
 80066ce:	d1be      	bne.n	800664e <_printf_float+0x326>
 80066d0:	e689      	b.n	80063e6 <_printf_float+0xbe>
 80066d2:	9a05      	ldr	r2, [sp, #20]
 80066d4:	464b      	mov	r3, r9
 80066d6:	4442      	add	r2, r8
 80066d8:	4631      	mov	r1, r6
 80066da:	4628      	mov	r0, r5
 80066dc:	47b8      	blx	r7
 80066de:	3001      	adds	r0, #1
 80066e0:	d1c1      	bne.n	8006666 <_printf_float+0x33e>
 80066e2:	e680      	b.n	80063e6 <_printf_float+0xbe>
 80066e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066e6:	2a01      	cmp	r2, #1
 80066e8:	dc01      	bgt.n	80066ee <_printf_float+0x3c6>
 80066ea:	07db      	lsls	r3, r3, #31
 80066ec:	d53a      	bpl.n	8006764 <_printf_float+0x43c>
 80066ee:	2301      	movs	r3, #1
 80066f0:	4642      	mov	r2, r8
 80066f2:	4631      	mov	r1, r6
 80066f4:	4628      	mov	r0, r5
 80066f6:	47b8      	blx	r7
 80066f8:	3001      	adds	r0, #1
 80066fa:	f43f ae74 	beq.w	80063e6 <_printf_float+0xbe>
 80066fe:	ee18 3a10 	vmov	r3, s16
 8006702:	4652      	mov	r2, sl
 8006704:	4631      	mov	r1, r6
 8006706:	4628      	mov	r0, r5
 8006708:	47b8      	blx	r7
 800670a:	3001      	adds	r0, #1
 800670c:	f43f ae6b 	beq.w	80063e6 <_printf_float+0xbe>
 8006710:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006714:	2200      	movs	r2, #0
 8006716:	2300      	movs	r3, #0
 8006718:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800671c:	f7fa f9d4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006720:	b9d8      	cbnz	r0, 800675a <_printf_float+0x432>
 8006722:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006726:	f108 0201 	add.w	r2, r8, #1
 800672a:	4631      	mov	r1, r6
 800672c:	4628      	mov	r0, r5
 800672e:	47b8      	blx	r7
 8006730:	3001      	adds	r0, #1
 8006732:	d10e      	bne.n	8006752 <_printf_float+0x42a>
 8006734:	e657      	b.n	80063e6 <_printf_float+0xbe>
 8006736:	2301      	movs	r3, #1
 8006738:	4652      	mov	r2, sl
 800673a:	4631      	mov	r1, r6
 800673c:	4628      	mov	r0, r5
 800673e:	47b8      	blx	r7
 8006740:	3001      	adds	r0, #1
 8006742:	f43f ae50 	beq.w	80063e6 <_printf_float+0xbe>
 8006746:	f108 0801 	add.w	r8, r8, #1
 800674a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800674c:	3b01      	subs	r3, #1
 800674e:	4543      	cmp	r3, r8
 8006750:	dcf1      	bgt.n	8006736 <_printf_float+0x40e>
 8006752:	464b      	mov	r3, r9
 8006754:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006758:	e6da      	b.n	8006510 <_printf_float+0x1e8>
 800675a:	f04f 0800 	mov.w	r8, #0
 800675e:	f104 0a1a 	add.w	sl, r4, #26
 8006762:	e7f2      	b.n	800674a <_printf_float+0x422>
 8006764:	2301      	movs	r3, #1
 8006766:	4642      	mov	r2, r8
 8006768:	e7df      	b.n	800672a <_printf_float+0x402>
 800676a:	2301      	movs	r3, #1
 800676c:	464a      	mov	r2, r9
 800676e:	4631      	mov	r1, r6
 8006770:	4628      	mov	r0, r5
 8006772:	47b8      	blx	r7
 8006774:	3001      	adds	r0, #1
 8006776:	f43f ae36 	beq.w	80063e6 <_printf_float+0xbe>
 800677a:	f108 0801 	add.w	r8, r8, #1
 800677e:	68e3      	ldr	r3, [r4, #12]
 8006780:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006782:	1a5b      	subs	r3, r3, r1
 8006784:	4543      	cmp	r3, r8
 8006786:	dcf0      	bgt.n	800676a <_printf_float+0x442>
 8006788:	e6f8      	b.n	800657c <_printf_float+0x254>
 800678a:	f04f 0800 	mov.w	r8, #0
 800678e:	f104 0919 	add.w	r9, r4, #25
 8006792:	e7f4      	b.n	800677e <_printf_float+0x456>

08006794 <_printf_common>:
 8006794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006798:	4616      	mov	r6, r2
 800679a:	4699      	mov	r9, r3
 800679c:	688a      	ldr	r2, [r1, #8]
 800679e:	690b      	ldr	r3, [r1, #16]
 80067a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067a4:	4293      	cmp	r3, r2
 80067a6:	bfb8      	it	lt
 80067a8:	4613      	movlt	r3, r2
 80067aa:	6033      	str	r3, [r6, #0]
 80067ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067b0:	4607      	mov	r7, r0
 80067b2:	460c      	mov	r4, r1
 80067b4:	b10a      	cbz	r2, 80067ba <_printf_common+0x26>
 80067b6:	3301      	adds	r3, #1
 80067b8:	6033      	str	r3, [r6, #0]
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	0699      	lsls	r1, r3, #26
 80067be:	bf42      	ittt	mi
 80067c0:	6833      	ldrmi	r3, [r6, #0]
 80067c2:	3302      	addmi	r3, #2
 80067c4:	6033      	strmi	r3, [r6, #0]
 80067c6:	6825      	ldr	r5, [r4, #0]
 80067c8:	f015 0506 	ands.w	r5, r5, #6
 80067cc:	d106      	bne.n	80067dc <_printf_common+0x48>
 80067ce:	f104 0a19 	add.w	sl, r4, #25
 80067d2:	68e3      	ldr	r3, [r4, #12]
 80067d4:	6832      	ldr	r2, [r6, #0]
 80067d6:	1a9b      	subs	r3, r3, r2
 80067d8:	42ab      	cmp	r3, r5
 80067da:	dc26      	bgt.n	800682a <_printf_common+0x96>
 80067dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067e0:	1e13      	subs	r3, r2, #0
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	bf18      	it	ne
 80067e6:	2301      	movne	r3, #1
 80067e8:	0692      	lsls	r2, r2, #26
 80067ea:	d42b      	bmi.n	8006844 <_printf_common+0xb0>
 80067ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067f0:	4649      	mov	r1, r9
 80067f2:	4638      	mov	r0, r7
 80067f4:	47c0      	blx	r8
 80067f6:	3001      	adds	r0, #1
 80067f8:	d01e      	beq.n	8006838 <_printf_common+0xa4>
 80067fa:	6823      	ldr	r3, [r4, #0]
 80067fc:	6922      	ldr	r2, [r4, #16]
 80067fe:	f003 0306 	and.w	r3, r3, #6
 8006802:	2b04      	cmp	r3, #4
 8006804:	bf02      	ittt	eq
 8006806:	68e5      	ldreq	r5, [r4, #12]
 8006808:	6833      	ldreq	r3, [r6, #0]
 800680a:	1aed      	subeq	r5, r5, r3
 800680c:	68a3      	ldr	r3, [r4, #8]
 800680e:	bf0c      	ite	eq
 8006810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006814:	2500      	movne	r5, #0
 8006816:	4293      	cmp	r3, r2
 8006818:	bfc4      	itt	gt
 800681a:	1a9b      	subgt	r3, r3, r2
 800681c:	18ed      	addgt	r5, r5, r3
 800681e:	2600      	movs	r6, #0
 8006820:	341a      	adds	r4, #26
 8006822:	42b5      	cmp	r5, r6
 8006824:	d11a      	bne.n	800685c <_printf_common+0xc8>
 8006826:	2000      	movs	r0, #0
 8006828:	e008      	b.n	800683c <_printf_common+0xa8>
 800682a:	2301      	movs	r3, #1
 800682c:	4652      	mov	r2, sl
 800682e:	4649      	mov	r1, r9
 8006830:	4638      	mov	r0, r7
 8006832:	47c0      	blx	r8
 8006834:	3001      	adds	r0, #1
 8006836:	d103      	bne.n	8006840 <_printf_common+0xac>
 8006838:	f04f 30ff 	mov.w	r0, #4294967295
 800683c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006840:	3501      	adds	r5, #1
 8006842:	e7c6      	b.n	80067d2 <_printf_common+0x3e>
 8006844:	18e1      	adds	r1, r4, r3
 8006846:	1c5a      	adds	r2, r3, #1
 8006848:	2030      	movs	r0, #48	; 0x30
 800684a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800684e:	4422      	add	r2, r4
 8006850:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006854:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006858:	3302      	adds	r3, #2
 800685a:	e7c7      	b.n	80067ec <_printf_common+0x58>
 800685c:	2301      	movs	r3, #1
 800685e:	4622      	mov	r2, r4
 8006860:	4649      	mov	r1, r9
 8006862:	4638      	mov	r0, r7
 8006864:	47c0      	blx	r8
 8006866:	3001      	adds	r0, #1
 8006868:	d0e6      	beq.n	8006838 <_printf_common+0xa4>
 800686a:	3601      	adds	r6, #1
 800686c:	e7d9      	b.n	8006822 <_printf_common+0x8e>
	...

08006870 <_printf_i>:
 8006870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006874:	7e0f      	ldrb	r7, [r1, #24]
 8006876:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006878:	2f78      	cmp	r7, #120	; 0x78
 800687a:	4691      	mov	r9, r2
 800687c:	4680      	mov	r8, r0
 800687e:	460c      	mov	r4, r1
 8006880:	469a      	mov	sl, r3
 8006882:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006886:	d807      	bhi.n	8006898 <_printf_i+0x28>
 8006888:	2f62      	cmp	r7, #98	; 0x62
 800688a:	d80a      	bhi.n	80068a2 <_printf_i+0x32>
 800688c:	2f00      	cmp	r7, #0
 800688e:	f000 80d4 	beq.w	8006a3a <_printf_i+0x1ca>
 8006892:	2f58      	cmp	r7, #88	; 0x58
 8006894:	f000 80c0 	beq.w	8006a18 <_printf_i+0x1a8>
 8006898:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800689c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068a0:	e03a      	b.n	8006918 <_printf_i+0xa8>
 80068a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068a6:	2b15      	cmp	r3, #21
 80068a8:	d8f6      	bhi.n	8006898 <_printf_i+0x28>
 80068aa:	a101      	add	r1, pc, #4	; (adr r1, 80068b0 <_printf_i+0x40>)
 80068ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068b0:	08006909 	.word	0x08006909
 80068b4:	0800691d 	.word	0x0800691d
 80068b8:	08006899 	.word	0x08006899
 80068bc:	08006899 	.word	0x08006899
 80068c0:	08006899 	.word	0x08006899
 80068c4:	08006899 	.word	0x08006899
 80068c8:	0800691d 	.word	0x0800691d
 80068cc:	08006899 	.word	0x08006899
 80068d0:	08006899 	.word	0x08006899
 80068d4:	08006899 	.word	0x08006899
 80068d8:	08006899 	.word	0x08006899
 80068dc:	08006a21 	.word	0x08006a21
 80068e0:	08006949 	.word	0x08006949
 80068e4:	080069db 	.word	0x080069db
 80068e8:	08006899 	.word	0x08006899
 80068ec:	08006899 	.word	0x08006899
 80068f0:	08006a43 	.word	0x08006a43
 80068f4:	08006899 	.word	0x08006899
 80068f8:	08006949 	.word	0x08006949
 80068fc:	08006899 	.word	0x08006899
 8006900:	08006899 	.word	0x08006899
 8006904:	080069e3 	.word	0x080069e3
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	1d1a      	adds	r2, r3, #4
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	602a      	str	r2, [r5, #0]
 8006910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006914:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006918:	2301      	movs	r3, #1
 800691a:	e09f      	b.n	8006a5c <_printf_i+0x1ec>
 800691c:	6820      	ldr	r0, [r4, #0]
 800691e:	682b      	ldr	r3, [r5, #0]
 8006920:	0607      	lsls	r7, r0, #24
 8006922:	f103 0104 	add.w	r1, r3, #4
 8006926:	6029      	str	r1, [r5, #0]
 8006928:	d501      	bpl.n	800692e <_printf_i+0xbe>
 800692a:	681e      	ldr	r6, [r3, #0]
 800692c:	e003      	b.n	8006936 <_printf_i+0xc6>
 800692e:	0646      	lsls	r6, r0, #25
 8006930:	d5fb      	bpl.n	800692a <_printf_i+0xba>
 8006932:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006936:	2e00      	cmp	r6, #0
 8006938:	da03      	bge.n	8006942 <_printf_i+0xd2>
 800693a:	232d      	movs	r3, #45	; 0x2d
 800693c:	4276      	negs	r6, r6
 800693e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006942:	485a      	ldr	r0, [pc, #360]	; (8006aac <_printf_i+0x23c>)
 8006944:	230a      	movs	r3, #10
 8006946:	e012      	b.n	800696e <_printf_i+0xfe>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	6820      	ldr	r0, [r4, #0]
 800694c:	1d19      	adds	r1, r3, #4
 800694e:	6029      	str	r1, [r5, #0]
 8006950:	0605      	lsls	r5, r0, #24
 8006952:	d501      	bpl.n	8006958 <_printf_i+0xe8>
 8006954:	681e      	ldr	r6, [r3, #0]
 8006956:	e002      	b.n	800695e <_printf_i+0xee>
 8006958:	0641      	lsls	r1, r0, #25
 800695a:	d5fb      	bpl.n	8006954 <_printf_i+0xe4>
 800695c:	881e      	ldrh	r6, [r3, #0]
 800695e:	4853      	ldr	r0, [pc, #332]	; (8006aac <_printf_i+0x23c>)
 8006960:	2f6f      	cmp	r7, #111	; 0x6f
 8006962:	bf0c      	ite	eq
 8006964:	2308      	moveq	r3, #8
 8006966:	230a      	movne	r3, #10
 8006968:	2100      	movs	r1, #0
 800696a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800696e:	6865      	ldr	r5, [r4, #4]
 8006970:	60a5      	str	r5, [r4, #8]
 8006972:	2d00      	cmp	r5, #0
 8006974:	bfa2      	ittt	ge
 8006976:	6821      	ldrge	r1, [r4, #0]
 8006978:	f021 0104 	bicge.w	r1, r1, #4
 800697c:	6021      	strge	r1, [r4, #0]
 800697e:	b90e      	cbnz	r6, 8006984 <_printf_i+0x114>
 8006980:	2d00      	cmp	r5, #0
 8006982:	d04b      	beq.n	8006a1c <_printf_i+0x1ac>
 8006984:	4615      	mov	r5, r2
 8006986:	fbb6 f1f3 	udiv	r1, r6, r3
 800698a:	fb03 6711 	mls	r7, r3, r1, r6
 800698e:	5dc7      	ldrb	r7, [r0, r7]
 8006990:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006994:	4637      	mov	r7, r6
 8006996:	42bb      	cmp	r3, r7
 8006998:	460e      	mov	r6, r1
 800699a:	d9f4      	bls.n	8006986 <_printf_i+0x116>
 800699c:	2b08      	cmp	r3, #8
 800699e:	d10b      	bne.n	80069b8 <_printf_i+0x148>
 80069a0:	6823      	ldr	r3, [r4, #0]
 80069a2:	07de      	lsls	r6, r3, #31
 80069a4:	d508      	bpl.n	80069b8 <_printf_i+0x148>
 80069a6:	6923      	ldr	r3, [r4, #16]
 80069a8:	6861      	ldr	r1, [r4, #4]
 80069aa:	4299      	cmp	r1, r3
 80069ac:	bfde      	ittt	le
 80069ae:	2330      	movle	r3, #48	; 0x30
 80069b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069b8:	1b52      	subs	r2, r2, r5
 80069ba:	6122      	str	r2, [r4, #16]
 80069bc:	f8cd a000 	str.w	sl, [sp]
 80069c0:	464b      	mov	r3, r9
 80069c2:	aa03      	add	r2, sp, #12
 80069c4:	4621      	mov	r1, r4
 80069c6:	4640      	mov	r0, r8
 80069c8:	f7ff fee4 	bl	8006794 <_printf_common>
 80069cc:	3001      	adds	r0, #1
 80069ce:	d14a      	bne.n	8006a66 <_printf_i+0x1f6>
 80069d0:	f04f 30ff 	mov.w	r0, #4294967295
 80069d4:	b004      	add	sp, #16
 80069d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	f043 0320 	orr.w	r3, r3, #32
 80069e0:	6023      	str	r3, [r4, #0]
 80069e2:	4833      	ldr	r0, [pc, #204]	; (8006ab0 <_printf_i+0x240>)
 80069e4:	2778      	movs	r7, #120	; 0x78
 80069e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	6829      	ldr	r1, [r5, #0]
 80069ee:	061f      	lsls	r7, r3, #24
 80069f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80069f4:	d402      	bmi.n	80069fc <_printf_i+0x18c>
 80069f6:	065f      	lsls	r7, r3, #25
 80069f8:	bf48      	it	mi
 80069fa:	b2b6      	uxthmi	r6, r6
 80069fc:	07df      	lsls	r7, r3, #31
 80069fe:	bf48      	it	mi
 8006a00:	f043 0320 	orrmi.w	r3, r3, #32
 8006a04:	6029      	str	r1, [r5, #0]
 8006a06:	bf48      	it	mi
 8006a08:	6023      	strmi	r3, [r4, #0]
 8006a0a:	b91e      	cbnz	r6, 8006a14 <_printf_i+0x1a4>
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	f023 0320 	bic.w	r3, r3, #32
 8006a12:	6023      	str	r3, [r4, #0]
 8006a14:	2310      	movs	r3, #16
 8006a16:	e7a7      	b.n	8006968 <_printf_i+0xf8>
 8006a18:	4824      	ldr	r0, [pc, #144]	; (8006aac <_printf_i+0x23c>)
 8006a1a:	e7e4      	b.n	80069e6 <_printf_i+0x176>
 8006a1c:	4615      	mov	r5, r2
 8006a1e:	e7bd      	b.n	800699c <_printf_i+0x12c>
 8006a20:	682b      	ldr	r3, [r5, #0]
 8006a22:	6826      	ldr	r6, [r4, #0]
 8006a24:	6961      	ldr	r1, [r4, #20]
 8006a26:	1d18      	adds	r0, r3, #4
 8006a28:	6028      	str	r0, [r5, #0]
 8006a2a:	0635      	lsls	r5, r6, #24
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	d501      	bpl.n	8006a34 <_printf_i+0x1c4>
 8006a30:	6019      	str	r1, [r3, #0]
 8006a32:	e002      	b.n	8006a3a <_printf_i+0x1ca>
 8006a34:	0670      	lsls	r0, r6, #25
 8006a36:	d5fb      	bpl.n	8006a30 <_printf_i+0x1c0>
 8006a38:	8019      	strh	r1, [r3, #0]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	6123      	str	r3, [r4, #16]
 8006a3e:	4615      	mov	r5, r2
 8006a40:	e7bc      	b.n	80069bc <_printf_i+0x14c>
 8006a42:	682b      	ldr	r3, [r5, #0]
 8006a44:	1d1a      	adds	r2, r3, #4
 8006a46:	602a      	str	r2, [r5, #0]
 8006a48:	681d      	ldr	r5, [r3, #0]
 8006a4a:	6862      	ldr	r2, [r4, #4]
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	4628      	mov	r0, r5
 8006a50:	f7f9 fbbe 	bl	80001d0 <memchr>
 8006a54:	b108      	cbz	r0, 8006a5a <_printf_i+0x1ea>
 8006a56:	1b40      	subs	r0, r0, r5
 8006a58:	6060      	str	r0, [r4, #4]
 8006a5a:	6863      	ldr	r3, [r4, #4]
 8006a5c:	6123      	str	r3, [r4, #16]
 8006a5e:	2300      	movs	r3, #0
 8006a60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a64:	e7aa      	b.n	80069bc <_printf_i+0x14c>
 8006a66:	6923      	ldr	r3, [r4, #16]
 8006a68:	462a      	mov	r2, r5
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	4640      	mov	r0, r8
 8006a6e:	47d0      	blx	sl
 8006a70:	3001      	adds	r0, #1
 8006a72:	d0ad      	beq.n	80069d0 <_printf_i+0x160>
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	079b      	lsls	r3, r3, #30
 8006a78:	d413      	bmi.n	8006aa2 <_printf_i+0x232>
 8006a7a:	68e0      	ldr	r0, [r4, #12]
 8006a7c:	9b03      	ldr	r3, [sp, #12]
 8006a7e:	4298      	cmp	r0, r3
 8006a80:	bfb8      	it	lt
 8006a82:	4618      	movlt	r0, r3
 8006a84:	e7a6      	b.n	80069d4 <_printf_i+0x164>
 8006a86:	2301      	movs	r3, #1
 8006a88:	4632      	mov	r2, r6
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	4640      	mov	r0, r8
 8006a8e:	47d0      	blx	sl
 8006a90:	3001      	adds	r0, #1
 8006a92:	d09d      	beq.n	80069d0 <_printf_i+0x160>
 8006a94:	3501      	adds	r5, #1
 8006a96:	68e3      	ldr	r3, [r4, #12]
 8006a98:	9903      	ldr	r1, [sp, #12]
 8006a9a:	1a5b      	subs	r3, r3, r1
 8006a9c:	42ab      	cmp	r3, r5
 8006a9e:	dcf2      	bgt.n	8006a86 <_printf_i+0x216>
 8006aa0:	e7eb      	b.n	8006a7a <_printf_i+0x20a>
 8006aa2:	2500      	movs	r5, #0
 8006aa4:	f104 0619 	add.w	r6, r4, #25
 8006aa8:	e7f5      	b.n	8006a96 <_printf_i+0x226>
 8006aaa:	bf00      	nop
 8006aac:	08008bc2 	.word	0x08008bc2
 8006ab0:	08008bd3 	.word	0x08008bd3

08006ab4 <std>:
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	b510      	push	{r4, lr}
 8006ab8:	4604      	mov	r4, r0
 8006aba:	e9c0 3300 	strd	r3, r3, [r0]
 8006abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ac2:	6083      	str	r3, [r0, #8]
 8006ac4:	8181      	strh	r1, [r0, #12]
 8006ac6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ac8:	81c2      	strh	r2, [r0, #14]
 8006aca:	6183      	str	r3, [r0, #24]
 8006acc:	4619      	mov	r1, r3
 8006ace:	2208      	movs	r2, #8
 8006ad0:	305c      	adds	r0, #92	; 0x5c
 8006ad2:	f000 f8f4 	bl	8006cbe <memset>
 8006ad6:	4b0d      	ldr	r3, [pc, #52]	; (8006b0c <std+0x58>)
 8006ad8:	6263      	str	r3, [r4, #36]	; 0x24
 8006ada:	4b0d      	ldr	r3, [pc, #52]	; (8006b10 <std+0x5c>)
 8006adc:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ade:	4b0d      	ldr	r3, [pc, #52]	; (8006b14 <std+0x60>)
 8006ae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ae2:	4b0d      	ldr	r3, [pc, #52]	; (8006b18 <std+0x64>)
 8006ae4:	6323      	str	r3, [r4, #48]	; 0x30
 8006ae6:	4b0d      	ldr	r3, [pc, #52]	; (8006b1c <std+0x68>)
 8006ae8:	6224      	str	r4, [r4, #32]
 8006aea:	429c      	cmp	r4, r3
 8006aec:	d006      	beq.n	8006afc <std+0x48>
 8006aee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006af2:	4294      	cmp	r4, r2
 8006af4:	d002      	beq.n	8006afc <std+0x48>
 8006af6:	33d0      	adds	r3, #208	; 0xd0
 8006af8:	429c      	cmp	r4, r3
 8006afa:	d105      	bne.n	8006b08 <std+0x54>
 8006afc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b04:	f000 b958 	b.w	8006db8 <__retarget_lock_init_recursive>
 8006b08:	bd10      	pop	{r4, pc}
 8006b0a:	bf00      	nop
 8006b0c:	08006c39 	.word	0x08006c39
 8006b10:	08006c5b 	.word	0x08006c5b
 8006b14:	08006c93 	.word	0x08006c93
 8006b18:	08006cb7 	.word	0x08006cb7
 8006b1c:	20000344 	.word	0x20000344

08006b20 <stdio_exit_handler>:
 8006b20:	4a02      	ldr	r2, [pc, #8]	; (8006b2c <stdio_exit_handler+0xc>)
 8006b22:	4903      	ldr	r1, [pc, #12]	; (8006b30 <stdio_exit_handler+0x10>)
 8006b24:	4803      	ldr	r0, [pc, #12]	; (8006b34 <stdio_exit_handler+0x14>)
 8006b26:	f000 b869 	b.w	8006bfc <_fwalk_sglue>
 8006b2a:	bf00      	nop
 8006b2c:	20000018 	.word	0x20000018
 8006b30:	080084b9 	.word	0x080084b9
 8006b34:	20000024 	.word	0x20000024

08006b38 <cleanup_stdio>:
 8006b38:	6841      	ldr	r1, [r0, #4]
 8006b3a:	4b0c      	ldr	r3, [pc, #48]	; (8006b6c <cleanup_stdio+0x34>)
 8006b3c:	4299      	cmp	r1, r3
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	4604      	mov	r4, r0
 8006b42:	d001      	beq.n	8006b48 <cleanup_stdio+0x10>
 8006b44:	f001 fcb8 	bl	80084b8 <_fflush_r>
 8006b48:	68a1      	ldr	r1, [r4, #8]
 8006b4a:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <cleanup_stdio+0x38>)
 8006b4c:	4299      	cmp	r1, r3
 8006b4e:	d002      	beq.n	8006b56 <cleanup_stdio+0x1e>
 8006b50:	4620      	mov	r0, r4
 8006b52:	f001 fcb1 	bl	80084b8 <_fflush_r>
 8006b56:	68e1      	ldr	r1, [r4, #12]
 8006b58:	4b06      	ldr	r3, [pc, #24]	; (8006b74 <cleanup_stdio+0x3c>)
 8006b5a:	4299      	cmp	r1, r3
 8006b5c:	d004      	beq.n	8006b68 <cleanup_stdio+0x30>
 8006b5e:	4620      	mov	r0, r4
 8006b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b64:	f001 bca8 	b.w	80084b8 <_fflush_r>
 8006b68:	bd10      	pop	{r4, pc}
 8006b6a:	bf00      	nop
 8006b6c:	20000344 	.word	0x20000344
 8006b70:	200003ac 	.word	0x200003ac
 8006b74:	20000414 	.word	0x20000414

08006b78 <global_stdio_init.part.0>:
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	; (8006ba8 <global_stdio_init.part.0+0x30>)
 8006b7c:	4c0b      	ldr	r4, [pc, #44]	; (8006bac <global_stdio_init.part.0+0x34>)
 8006b7e:	4a0c      	ldr	r2, [pc, #48]	; (8006bb0 <global_stdio_init.part.0+0x38>)
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	4620      	mov	r0, r4
 8006b84:	2200      	movs	r2, #0
 8006b86:	2104      	movs	r1, #4
 8006b88:	f7ff ff94 	bl	8006ab4 <std>
 8006b8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006b90:	2201      	movs	r2, #1
 8006b92:	2109      	movs	r1, #9
 8006b94:	f7ff ff8e 	bl	8006ab4 <std>
 8006b98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba2:	2112      	movs	r1, #18
 8006ba4:	f7ff bf86 	b.w	8006ab4 <std>
 8006ba8:	2000047c 	.word	0x2000047c
 8006bac:	20000344 	.word	0x20000344
 8006bb0:	08006b21 	.word	0x08006b21

08006bb4 <__sfp_lock_acquire>:
 8006bb4:	4801      	ldr	r0, [pc, #4]	; (8006bbc <__sfp_lock_acquire+0x8>)
 8006bb6:	f000 b900 	b.w	8006dba <__retarget_lock_acquire_recursive>
 8006bba:	bf00      	nop
 8006bbc:	20000485 	.word	0x20000485

08006bc0 <__sfp_lock_release>:
 8006bc0:	4801      	ldr	r0, [pc, #4]	; (8006bc8 <__sfp_lock_release+0x8>)
 8006bc2:	f000 b8fb 	b.w	8006dbc <__retarget_lock_release_recursive>
 8006bc6:	bf00      	nop
 8006bc8:	20000485 	.word	0x20000485

08006bcc <__sinit>:
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	4604      	mov	r4, r0
 8006bd0:	f7ff fff0 	bl	8006bb4 <__sfp_lock_acquire>
 8006bd4:	6a23      	ldr	r3, [r4, #32]
 8006bd6:	b11b      	cbz	r3, 8006be0 <__sinit+0x14>
 8006bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bdc:	f7ff bff0 	b.w	8006bc0 <__sfp_lock_release>
 8006be0:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <__sinit+0x28>)
 8006be2:	6223      	str	r3, [r4, #32]
 8006be4:	4b04      	ldr	r3, [pc, #16]	; (8006bf8 <__sinit+0x2c>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f5      	bne.n	8006bd8 <__sinit+0xc>
 8006bec:	f7ff ffc4 	bl	8006b78 <global_stdio_init.part.0>
 8006bf0:	e7f2      	b.n	8006bd8 <__sinit+0xc>
 8006bf2:	bf00      	nop
 8006bf4:	08006b39 	.word	0x08006b39
 8006bf8:	2000047c 	.word	0x2000047c

08006bfc <_fwalk_sglue>:
 8006bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c00:	4607      	mov	r7, r0
 8006c02:	4688      	mov	r8, r1
 8006c04:	4614      	mov	r4, r2
 8006c06:	2600      	movs	r6, #0
 8006c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c10:	d505      	bpl.n	8006c1e <_fwalk_sglue+0x22>
 8006c12:	6824      	ldr	r4, [r4, #0]
 8006c14:	2c00      	cmp	r4, #0
 8006c16:	d1f7      	bne.n	8006c08 <_fwalk_sglue+0xc>
 8006c18:	4630      	mov	r0, r6
 8006c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d907      	bls.n	8006c34 <_fwalk_sglue+0x38>
 8006c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	d003      	beq.n	8006c34 <_fwalk_sglue+0x38>
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	4638      	mov	r0, r7
 8006c30:	47c0      	blx	r8
 8006c32:	4306      	orrs	r6, r0
 8006c34:	3568      	adds	r5, #104	; 0x68
 8006c36:	e7e9      	b.n	8006c0c <_fwalk_sglue+0x10>

08006c38 <__sread>:
 8006c38:	b510      	push	{r4, lr}
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c40:	f000 f86c 	bl	8006d1c <_read_r>
 8006c44:	2800      	cmp	r0, #0
 8006c46:	bfab      	itete	ge
 8006c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c4c:	181b      	addge	r3, r3, r0
 8006c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c52:	bfac      	ite	ge
 8006c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c56:	81a3      	strhlt	r3, [r4, #12]
 8006c58:	bd10      	pop	{r4, pc}

08006c5a <__swrite>:
 8006c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5e:	461f      	mov	r7, r3
 8006c60:	898b      	ldrh	r3, [r1, #12]
 8006c62:	05db      	lsls	r3, r3, #23
 8006c64:	4605      	mov	r5, r0
 8006c66:	460c      	mov	r4, r1
 8006c68:	4616      	mov	r6, r2
 8006c6a:	d505      	bpl.n	8006c78 <__swrite+0x1e>
 8006c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c70:	2302      	movs	r3, #2
 8006c72:	2200      	movs	r2, #0
 8006c74:	f000 f840 	bl	8006cf8 <_lseek_r>
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c82:	81a3      	strh	r3, [r4, #12]
 8006c84:	4632      	mov	r2, r6
 8006c86:	463b      	mov	r3, r7
 8006c88:	4628      	mov	r0, r5
 8006c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8e:	f000 b857 	b.w	8006d40 <_write_r>

08006c92 <__sseek>:
 8006c92:	b510      	push	{r4, lr}
 8006c94:	460c      	mov	r4, r1
 8006c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9a:	f000 f82d 	bl	8006cf8 <_lseek_r>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	bf15      	itete	ne
 8006ca4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cae:	81a3      	strheq	r3, [r4, #12]
 8006cb0:	bf18      	it	ne
 8006cb2:	81a3      	strhne	r3, [r4, #12]
 8006cb4:	bd10      	pop	{r4, pc}

08006cb6 <__sclose>:
 8006cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cba:	f000 b80d 	b.w	8006cd8 <_close_r>

08006cbe <memset>:
 8006cbe:	4402      	add	r2, r0
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d100      	bne.n	8006cc8 <memset+0xa>
 8006cc6:	4770      	bx	lr
 8006cc8:	f803 1b01 	strb.w	r1, [r3], #1
 8006ccc:	e7f9      	b.n	8006cc2 <memset+0x4>
	...

08006cd0 <_localeconv_r>:
 8006cd0:	4800      	ldr	r0, [pc, #0]	; (8006cd4 <_localeconv_r+0x4>)
 8006cd2:	4770      	bx	lr
 8006cd4:	20000164 	.word	0x20000164

08006cd8 <_close_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4d06      	ldr	r5, [pc, #24]	; (8006cf4 <_close_r+0x1c>)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f7fa fb4f 	bl	8001386 <_close>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_close_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_close_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	20000480 	.word	0x20000480

08006cf8 <_lseek_r>:
 8006cf8:	b538      	push	{r3, r4, r5, lr}
 8006cfa:	4d07      	ldr	r5, [pc, #28]	; (8006d18 <_lseek_r+0x20>)
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	4608      	mov	r0, r1
 8006d00:	4611      	mov	r1, r2
 8006d02:	2200      	movs	r2, #0
 8006d04:	602a      	str	r2, [r5, #0]
 8006d06:	461a      	mov	r2, r3
 8006d08:	f7fa fb64 	bl	80013d4 <_lseek>
 8006d0c:	1c43      	adds	r3, r0, #1
 8006d0e:	d102      	bne.n	8006d16 <_lseek_r+0x1e>
 8006d10:	682b      	ldr	r3, [r5, #0]
 8006d12:	b103      	cbz	r3, 8006d16 <_lseek_r+0x1e>
 8006d14:	6023      	str	r3, [r4, #0]
 8006d16:	bd38      	pop	{r3, r4, r5, pc}
 8006d18:	20000480 	.word	0x20000480

08006d1c <_read_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4d07      	ldr	r5, [pc, #28]	; (8006d3c <_read_r+0x20>)
 8006d20:	4604      	mov	r4, r0
 8006d22:	4608      	mov	r0, r1
 8006d24:	4611      	mov	r1, r2
 8006d26:	2200      	movs	r2, #0
 8006d28:	602a      	str	r2, [r5, #0]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	f7fa faf2 	bl	8001314 <_read>
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	d102      	bne.n	8006d3a <_read_r+0x1e>
 8006d34:	682b      	ldr	r3, [r5, #0]
 8006d36:	b103      	cbz	r3, 8006d3a <_read_r+0x1e>
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	bd38      	pop	{r3, r4, r5, pc}
 8006d3c:	20000480 	.word	0x20000480

08006d40 <_write_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4d07      	ldr	r5, [pc, #28]	; (8006d60 <_write_r+0x20>)
 8006d44:	4604      	mov	r4, r0
 8006d46:	4608      	mov	r0, r1
 8006d48:	4611      	mov	r1, r2
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	602a      	str	r2, [r5, #0]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f7fa fafd 	bl	800134e <_write>
 8006d54:	1c43      	adds	r3, r0, #1
 8006d56:	d102      	bne.n	8006d5e <_write_r+0x1e>
 8006d58:	682b      	ldr	r3, [r5, #0]
 8006d5a:	b103      	cbz	r3, 8006d5e <_write_r+0x1e>
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	bd38      	pop	{r3, r4, r5, pc}
 8006d60:	20000480 	.word	0x20000480

08006d64 <__errno>:
 8006d64:	4b01      	ldr	r3, [pc, #4]	; (8006d6c <__errno+0x8>)
 8006d66:	6818      	ldr	r0, [r3, #0]
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	20000070 	.word	0x20000070

08006d70 <__libc_init_array>:
 8006d70:	b570      	push	{r4, r5, r6, lr}
 8006d72:	4d0d      	ldr	r5, [pc, #52]	; (8006da8 <__libc_init_array+0x38>)
 8006d74:	4c0d      	ldr	r4, [pc, #52]	; (8006dac <__libc_init_array+0x3c>)
 8006d76:	1b64      	subs	r4, r4, r5
 8006d78:	10a4      	asrs	r4, r4, #2
 8006d7a:	2600      	movs	r6, #0
 8006d7c:	42a6      	cmp	r6, r4
 8006d7e:	d109      	bne.n	8006d94 <__libc_init_array+0x24>
 8006d80:	4d0b      	ldr	r5, [pc, #44]	; (8006db0 <__libc_init_array+0x40>)
 8006d82:	4c0c      	ldr	r4, [pc, #48]	; (8006db4 <__libc_init_array+0x44>)
 8006d84:	f001 feec 	bl	8008b60 <_init>
 8006d88:	1b64      	subs	r4, r4, r5
 8006d8a:	10a4      	asrs	r4, r4, #2
 8006d8c:	2600      	movs	r6, #0
 8006d8e:	42a6      	cmp	r6, r4
 8006d90:	d105      	bne.n	8006d9e <__libc_init_array+0x2e>
 8006d92:	bd70      	pop	{r4, r5, r6, pc}
 8006d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d98:	4798      	blx	r3
 8006d9a:	3601      	adds	r6, #1
 8006d9c:	e7ee      	b.n	8006d7c <__libc_init_array+0xc>
 8006d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da2:	4798      	blx	r3
 8006da4:	3601      	adds	r6, #1
 8006da6:	e7f2      	b.n	8006d8e <__libc_init_array+0x1e>
 8006da8:	08008f24 	.word	0x08008f24
 8006dac:	08008f24 	.word	0x08008f24
 8006db0:	08008f24 	.word	0x08008f24
 8006db4:	08008f28 	.word	0x08008f28

08006db8 <__retarget_lock_init_recursive>:
 8006db8:	4770      	bx	lr

08006dba <__retarget_lock_acquire_recursive>:
 8006dba:	4770      	bx	lr

08006dbc <__retarget_lock_release_recursive>:
 8006dbc:	4770      	bx	lr

08006dbe <quorem>:
 8006dbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc2:	6903      	ldr	r3, [r0, #16]
 8006dc4:	690c      	ldr	r4, [r1, #16]
 8006dc6:	42a3      	cmp	r3, r4
 8006dc8:	4607      	mov	r7, r0
 8006dca:	db7e      	blt.n	8006eca <quorem+0x10c>
 8006dcc:	3c01      	subs	r4, #1
 8006dce:	f101 0814 	add.w	r8, r1, #20
 8006dd2:	f100 0514 	add.w	r5, r0, #20
 8006dd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dda:	9301      	str	r3, [sp, #4]
 8006ddc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006de0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006de4:	3301      	adds	r3, #1
 8006de6:	429a      	cmp	r2, r3
 8006de8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006dec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006df0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006df4:	d331      	bcc.n	8006e5a <quorem+0x9c>
 8006df6:	f04f 0e00 	mov.w	lr, #0
 8006dfa:	4640      	mov	r0, r8
 8006dfc:	46ac      	mov	ip, r5
 8006dfe:	46f2      	mov	sl, lr
 8006e00:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e04:	b293      	uxth	r3, r2
 8006e06:	fb06 e303 	mla	r3, r6, r3, lr
 8006e0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e0e:	0c1a      	lsrs	r2, r3, #16
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	ebaa 0303 	sub.w	r3, sl, r3
 8006e16:	f8dc a000 	ldr.w	sl, [ip]
 8006e1a:	fa13 f38a 	uxtah	r3, r3, sl
 8006e1e:	fb06 220e 	mla	r2, r6, lr, r2
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	9b00      	ldr	r3, [sp, #0]
 8006e26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e2a:	b292      	uxth	r2, r2
 8006e2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e34:	f8bd 3000 	ldrh.w	r3, [sp]
 8006e38:	4581      	cmp	r9, r0
 8006e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e3e:	f84c 3b04 	str.w	r3, [ip], #4
 8006e42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e46:	d2db      	bcs.n	8006e00 <quorem+0x42>
 8006e48:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e4c:	b92b      	cbnz	r3, 8006e5a <quorem+0x9c>
 8006e4e:	9b01      	ldr	r3, [sp, #4]
 8006e50:	3b04      	subs	r3, #4
 8006e52:	429d      	cmp	r5, r3
 8006e54:	461a      	mov	r2, r3
 8006e56:	d32c      	bcc.n	8006eb2 <quorem+0xf4>
 8006e58:	613c      	str	r4, [r7, #16]
 8006e5a:	4638      	mov	r0, r7
 8006e5c:	f001 f9a6 	bl	80081ac <__mcmp>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	db22      	blt.n	8006eaa <quorem+0xec>
 8006e64:	3601      	adds	r6, #1
 8006e66:	4629      	mov	r1, r5
 8006e68:	2000      	movs	r0, #0
 8006e6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e6e:	f8d1 c000 	ldr.w	ip, [r1]
 8006e72:	b293      	uxth	r3, r2
 8006e74:	1ac3      	subs	r3, r0, r3
 8006e76:	0c12      	lsrs	r2, r2, #16
 8006e78:	fa13 f38c 	uxtah	r3, r3, ip
 8006e7c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e8a:	45c1      	cmp	r9, r8
 8006e8c:	f841 3b04 	str.w	r3, [r1], #4
 8006e90:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e94:	d2e9      	bcs.n	8006e6a <quorem+0xac>
 8006e96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e9e:	b922      	cbnz	r2, 8006eaa <quorem+0xec>
 8006ea0:	3b04      	subs	r3, #4
 8006ea2:	429d      	cmp	r5, r3
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	d30a      	bcc.n	8006ebe <quorem+0x100>
 8006ea8:	613c      	str	r4, [r7, #16]
 8006eaa:	4630      	mov	r0, r6
 8006eac:	b003      	add	sp, #12
 8006eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb2:	6812      	ldr	r2, [r2, #0]
 8006eb4:	3b04      	subs	r3, #4
 8006eb6:	2a00      	cmp	r2, #0
 8006eb8:	d1ce      	bne.n	8006e58 <quorem+0x9a>
 8006eba:	3c01      	subs	r4, #1
 8006ebc:	e7c9      	b.n	8006e52 <quorem+0x94>
 8006ebe:	6812      	ldr	r2, [r2, #0]
 8006ec0:	3b04      	subs	r3, #4
 8006ec2:	2a00      	cmp	r2, #0
 8006ec4:	d1f0      	bne.n	8006ea8 <quorem+0xea>
 8006ec6:	3c01      	subs	r4, #1
 8006ec8:	e7eb      	b.n	8006ea2 <quorem+0xe4>
 8006eca:	2000      	movs	r0, #0
 8006ecc:	e7ee      	b.n	8006eac <quorem+0xee>
	...

08006ed0 <_dtoa_r>:
 8006ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	ed2d 8b04 	vpush	{d8-d9}
 8006ed8:	69c5      	ldr	r5, [r0, #28]
 8006eda:	b093      	sub	sp, #76	; 0x4c
 8006edc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006ee0:	ec57 6b10 	vmov	r6, r7, d0
 8006ee4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ee8:	9107      	str	r1, [sp, #28]
 8006eea:	4604      	mov	r4, r0
 8006eec:	920a      	str	r2, [sp, #40]	; 0x28
 8006eee:	930d      	str	r3, [sp, #52]	; 0x34
 8006ef0:	b975      	cbnz	r5, 8006f10 <_dtoa_r+0x40>
 8006ef2:	2010      	movs	r0, #16
 8006ef4:	f000 fe2a 	bl	8007b4c <malloc>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	61e0      	str	r0, [r4, #28]
 8006efc:	b920      	cbnz	r0, 8006f08 <_dtoa_r+0x38>
 8006efe:	4bae      	ldr	r3, [pc, #696]	; (80071b8 <_dtoa_r+0x2e8>)
 8006f00:	21ef      	movs	r1, #239	; 0xef
 8006f02:	48ae      	ldr	r0, [pc, #696]	; (80071bc <_dtoa_r+0x2ec>)
 8006f04:	f001 fb1e 	bl	8008544 <__assert_func>
 8006f08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f0c:	6005      	str	r5, [r0, #0]
 8006f0e:	60c5      	str	r5, [r0, #12]
 8006f10:	69e3      	ldr	r3, [r4, #28]
 8006f12:	6819      	ldr	r1, [r3, #0]
 8006f14:	b151      	cbz	r1, 8006f2c <_dtoa_r+0x5c>
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	604a      	str	r2, [r1, #4]
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	4093      	lsls	r3, r2
 8006f1e:	608b      	str	r3, [r1, #8]
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 ff07 	bl	8007d34 <_Bfree>
 8006f26:	69e3      	ldr	r3, [r4, #28]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	601a      	str	r2, [r3, #0]
 8006f2c:	1e3b      	subs	r3, r7, #0
 8006f2e:	bfbb      	ittet	lt
 8006f30:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f34:	9303      	strlt	r3, [sp, #12]
 8006f36:	2300      	movge	r3, #0
 8006f38:	2201      	movlt	r2, #1
 8006f3a:	bfac      	ite	ge
 8006f3c:	f8c8 3000 	strge.w	r3, [r8]
 8006f40:	f8c8 2000 	strlt.w	r2, [r8]
 8006f44:	4b9e      	ldr	r3, [pc, #632]	; (80071c0 <_dtoa_r+0x2f0>)
 8006f46:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006f4a:	ea33 0308 	bics.w	r3, r3, r8
 8006f4e:	d11b      	bne.n	8006f88 <_dtoa_r+0xb8>
 8006f50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f52:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006f5c:	4333      	orrs	r3, r6
 8006f5e:	f000 8593 	beq.w	8007a88 <_dtoa_r+0xbb8>
 8006f62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f64:	b963      	cbnz	r3, 8006f80 <_dtoa_r+0xb0>
 8006f66:	4b97      	ldr	r3, [pc, #604]	; (80071c4 <_dtoa_r+0x2f4>)
 8006f68:	e027      	b.n	8006fba <_dtoa_r+0xea>
 8006f6a:	4b97      	ldr	r3, [pc, #604]	; (80071c8 <_dtoa_r+0x2f8>)
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	3308      	adds	r3, #8
 8006f70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f72:	6013      	str	r3, [r2, #0]
 8006f74:	9800      	ldr	r0, [sp, #0]
 8006f76:	b013      	add	sp, #76	; 0x4c
 8006f78:	ecbd 8b04 	vpop	{d8-d9}
 8006f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f80:	4b90      	ldr	r3, [pc, #576]	; (80071c4 <_dtoa_r+0x2f4>)
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	3303      	adds	r3, #3
 8006f86:	e7f3      	b.n	8006f70 <_dtoa_r+0xa0>
 8006f88:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	ec51 0b17 	vmov	r0, r1, d7
 8006f92:	eeb0 8a47 	vmov.f32	s16, s14
 8006f96:	eef0 8a67 	vmov.f32	s17, s15
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	f7f9 fd94 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fa0:	4681      	mov	r9, r0
 8006fa2:	b160      	cbz	r0, 8006fbe <_dtoa_r+0xee>
 8006fa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f000 8568 	beq.w	8007a82 <_dtoa_r+0xbb2>
 8006fb2:	4b86      	ldr	r3, [pc, #536]	; (80071cc <_dtoa_r+0x2fc>)
 8006fb4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	e7da      	b.n	8006f74 <_dtoa_r+0xa4>
 8006fbe:	aa10      	add	r2, sp, #64	; 0x40
 8006fc0:	a911      	add	r1, sp, #68	; 0x44
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	eeb0 0a48 	vmov.f32	s0, s16
 8006fc8:	eef0 0a68 	vmov.f32	s1, s17
 8006fcc:	f001 f994 	bl	80082f8 <__d2b>
 8006fd0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006fd4:	4682      	mov	sl, r0
 8006fd6:	2d00      	cmp	r5, #0
 8006fd8:	d07f      	beq.n	80070da <_dtoa_r+0x20a>
 8006fda:	ee18 3a90 	vmov	r3, s17
 8006fde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fe2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006fe6:	ec51 0b18 	vmov	r0, r1, d8
 8006fea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006fee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ff2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	4b75      	ldr	r3, [pc, #468]	; (80071d0 <_dtoa_r+0x300>)
 8006ffc:	f7f9 f944 	bl	8000288 <__aeabi_dsub>
 8007000:	a367      	add	r3, pc, #412	; (adr r3, 80071a0 <_dtoa_r+0x2d0>)
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	f7f9 faf7 	bl	80005f8 <__aeabi_dmul>
 800700a:	a367      	add	r3, pc, #412	; (adr r3, 80071a8 <_dtoa_r+0x2d8>)
 800700c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007010:	f7f9 f93c 	bl	800028c <__adddf3>
 8007014:	4606      	mov	r6, r0
 8007016:	4628      	mov	r0, r5
 8007018:	460f      	mov	r7, r1
 800701a:	f7f9 fa83 	bl	8000524 <__aeabi_i2d>
 800701e:	a364      	add	r3, pc, #400	; (adr r3, 80071b0 <_dtoa_r+0x2e0>)
 8007020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007024:	f7f9 fae8 	bl	80005f8 <__aeabi_dmul>
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
 800702c:	4630      	mov	r0, r6
 800702e:	4639      	mov	r1, r7
 8007030:	f7f9 f92c 	bl	800028c <__adddf3>
 8007034:	4606      	mov	r6, r0
 8007036:	460f      	mov	r7, r1
 8007038:	f7f9 fd8e 	bl	8000b58 <__aeabi_d2iz>
 800703c:	2200      	movs	r2, #0
 800703e:	4683      	mov	fp, r0
 8007040:	2300      	movs	r3, #0
 8007042:	4630      	mov	r0, r6
 8007044:	4639      	mov	r1, r7
 8007046:	f7f9 fd49 	bl	8000adc <__aeabi_dcmplt>
 800704a:	b148      	cbz	r0, 8007060 <_dtoa_r+0x190>
 800704c:	4658      	mov	r0, fp
 800704e:	f7f9 fa69 	bl	8000524 <__aeabi_i2d>
 8007052:	4632      	mov	r2, r6
 8007054:	463b      	mov	r3, r7
 8007056:	f7f9 fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800705a:	b908      	cbnz	r0, 8007060 <_dtoa_r+0x190>
 800705c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007060:	f1bb 0f16 	cmp.w	fp, #22
 8007064:	d857      	bhi.n	8007116 <_dtoa_r+0x246>
 8007066:	4b5b      	ldr	r3, [pc, #364]	; (80071d4 <_dtoa_r+0x304>)
 8007068:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007070:	ec51 0b18 	vmov	r0, r1, d8
 8007074:	f7f9 fd32 	bl	8000adc <__aeabi_dcmplt>
 8007078:	2800      	cmp	r0, #0
 800707a:	d04e      	beq.n	800711a <_dtoa_r+0x24a>
 800707c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007080:	2300      	movs	r3, #0
 8007082:	930c      	str	r3, [sp, #48]	; 0x30
 8007084:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007086:	1b5b      	subs	r3, r3, r5
 8007088:	1e5a      	subs	r2, r3, #1
 800708a:	bf45      	ittet	mi
 800708c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007090:	9305      	strmi	r3, [sp, #20]
 8007092:	2300      	movpl	r3, #0
 8007094:	2300      	movmi	r3, #0
 8007096:	9206      	str	r2, [sp, #24]
 8007098:	bf54      	ite	pl
 800709a:	9305      	strpl	r3, [sp, #20]
 800709c:	9306      	strmi	r3, [sp, #24]
 800709e:	f1bb 0f00 	cmp.w	fp, #0
 80070a2:	db3c      	blt.n	800711e <_dtoa_r+0x24e>
 80070a4:	9b06      	ldr	r3, [sp, #24]
 80070a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80070aa:	445b      	add	r3, fp
 80070ac:	9306      	str	r3, [sp, #24]
 80070ae:	2300      	movs	r3, #0
 80070b0:	9308      	str	r3, [sp, #32]
 80070b2:	9b07      	ldr	r3, [sp, #28]
 80070b4:	2b09      	cmp	r3, #9
 80070b6:	d868      	bhi.n	800718a <_dtoa_r+0x2ba>
 80070b8:	2b05      	cmp	r3, #5
 80070ba:	bfc4      	itt	gt
 80070bc:	3b04      	subgt	r3, #4
 80070be:	9307      	strgt	r3, [sp, #28]
 80070c0:	9b07      	ldr	r3, [sp, #28]
 80070c2:	f1a3 0302 	sub.w	r3, r3, #2
 80070c6:	bfcc      	ite	gt
 80070c8:	2500      	movgt	r5, #0
 80070ca:	2501      	movle	r5, #1
 80070cc:	2b03      	cmp	r3, #3
 80070ce:	f200 8085 	bhi.w	80071dc <_dtoa_r+0x30c>
 80070d2:	e8df f003 	tbb	[pc, r3]
 80070d6:	3b2e      	.short	0x3b2e
 80070d8:	5839      	.short	0x5839
 80070da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80070de:	441d      	add	r5, r3
 80070e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80070e4:	2b20      	cmp	r3, #32
 80070e6:	bfc1      	itttt	gt
 80070e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80070ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80070f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80070f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80070f8:	bfd6      	itet	le
 80070fa:	f1c3 0320 	rsble	r3, r3, #32
 80070fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8007102:	fa06 f003 	lslle.w	r0, r6, r3
 8007106:	f7f9 f9fd 	bl	8000504 <__aeabi_ui2d>
 800710a:	2201      	movs	r2, #1
 800710c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007110:	3d01      	subs	r5, #1
 8007112:	920e      	str	r2, [sp, #56]	; 0x38
 8007114:	e76f      	b.n	8006ff6 <_dtoa_r+0x126>
 8007116:	2301      	movs	r3, #1
 8007118:	e7b3      	b.n	8007082 <_dtoa_r+0x1b2>
 800711a:	900c      	str	r0, [sp, #48]	; 0x30
 800711c:	e7b2      	b.n	8007084 <_dtoa_r+0x1b4>
 800711e:	9b05      	ldr	r3, [sp, #20]
 8007120:	eba3 030b 	sub.w	r3, r3, fp
 8007124:	9305      	str	r3, [sp, #20]
 8007126:	f1cb 0300 	rsb	r3, fp, #0
 800712a:	9308      	str	r3, [sp, #32]
 800712c:	2300      	movs	r3, #0
 800712e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007130:	e7bf      	b.n	80070b2 <_dtoa_r+0x1e2>
 8007132:	2300      	movs	r3, #0
 8007134:	9309      	str	r3, [sp, #36]	; 0x24
 8007136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007138:	2b00      	cmp	r3, #0
 800713a:	dc52      	bgt.n	80071e2 <_dtoa_r+0x312>
 800713c:	2301      	movs	r3, #1
 800713e:	9301      	str	r3, [sp, #4]
 8007140:	9304      	str	r3, [sp, #16]
 8007142:	461a      	mov	r2, r3
 8007144:	920a      	str	r2, [sp, #40]	; 0x28
 8007146:	e00b      	b.n	8007160 <_dtoa_r+0x290>
 8007148:	2301      	movs	r3, #1
 800714a:	e7f3      	b.n	8007134 <_dtoa_r+0x264>
 800714c:	2300      	movs	r3, #0
 800714e:	9309      	str	r3, [sp, #36]	; 0x24
 8007150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007152:	445b      	add	r3, fp
 8007154:	9301      	str	r3, [sp, #4]
 8007156:	3301      	adds	r3, #1
 8007158:	2b01      	cmp	r3, #1
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	bfb8      	it	lt
 800715e:	2301      	movlt	r3, #1
 8007160:	69e0      	ldr	r0, [r4, #28]
 8007162:	2100      	movs	r1, #0
 8007164:	2204      	movs	r2, #4
 8007166:	f102 0614 	add.w	r6, r2, #20
 800716a:	429e      	cmp	r6, r3
 800716c:	d93d      	bls.n	80071ea <_dtoa_r+0x31a>
 800716e:	6041      	str	r1, [r0, #4]
 8007170:	4620      	mov	r0, r4
 8007172:	f000 fd9f 	bl	8007cb4 <_Balloc>
 8007176:	9000      	str	r0, [sp, #0]
 8007178:	2800      	cmp	r0, #0
 800717a:	d139      	bne.n	80071f0 <_dtoa_r+0x320>
 800717c:	4b16      	ldr	r3, [pc, #88]	; (80071d8 <_dtoa_r+0x308>)
 800717e:	4602      	mov	r2, r0
 8007180:	f240 11af 	movw	r1, #431	; 0x1af
 8007184:	e6bd      	b.n	8006f02 <_dtoa_r+0x32>
 8007186:	2301      	movs	r3, #1
 8007188:	e7e1      	b.n	800714e <_dtoa_r+0x27e>
 800718a:	2501      	movs	r5, #1
 800718c:	2300      	movs	r3, #0
 800718e:	9307      	str	r3, [sp, #28]
 8007190:	9509      	str	r5, [sp, #36]	; 0x24
 8007192:	f04f 33ff 	mov.w	r3, #4294967295
 8007196:	9301      	str	r3, [sp, #4]
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	2200      	movs	r2, #0
 800719c:	2312      	movs	r3, #18
 800719e:	e7d1      	b.n	8007144 <_dtoa_r+0x274>
 80071a0:	636f4361 	.word	0x636f4361
 80071a4:	3fd287a7 	.word	0x3fd287a7
 80071a8:	8b60c8b3 	.word	0x8b60c8b3
 80071ac:	3fc68a28 	.word	0x3fc68a28
 80071b0:	509f79fb 	.word	0x509f79fb
 80071b4:	3fd34413 	.word	0x3fd34413
 80071b8:	08008bf1 	.word	0x08008bf1
 80071bc:	08008c08 	.word	0x08008c08
 80071c0:	7ff00000 	.word	0x7ff00000
 80071c4:	08008bed 	.word	0x08008bed
 80071c8:	08008be4 	.word	0x08008be4
 80071cc:	08008bc1 	.word	0x08008bc1
 80071d0:	3ff80000 	.word	0x3ff80000
 80071d4:	08008cf8 	.word	0x08008cf8
 80071d8:	08008c60 	.word	0x08008c60
 80071dc:	2301      	movs	r3, #1
 80071de:	9309      	str	r3, [sp, #36]	; 0x24
 80071e0:	e7d7      	b.n	8007192 <_dtoa_r+0x2c2>
 80071e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e4:	9301      	str	r3, [sp, #4]
 80071e6:	9304      	str	r3, [sp, #16]
 80071e8:	e7ba      	b.n	8007160 <_dtoa_r+0x290>
 80071ea:	3101      	adds	r1, #1
 80071ec:	0052      	lsls	r2, r2, #1
 80071ee:	e7ba      	b.n	8007166 <_dtoa_r+0x296>
 80071f0:	69e3      	ldr	r3, [r4, #28]
 80071f2:	9a00      	ldr	r2, [sp, #0]
 80071f4:	601a      	str	r2, [r3, #0]
 80071f6:	9b04      	ldr	r3, [sp, #16]
 80071f8:	2b0e      	cmp	r3, #14
 80071fa:	f200 80a8 	bhi.w	800734e <_dtoa_r+0x47e>
 80071fe:	2d00      	cmp	r5, #0
 8007200:	f000 80a5 	beq.w	800734e <_dtoa_r+0x47e>
 8007204:	f1bb 0f00 	cmp.w	fp, #0
 8007208:	dd38      	ble.n	800727c <_dtoa_r+0x3ac>
 800720a:	4bc0      	ldr	r3, [pc, #768]	; (800750c <_dtoa_r+0x63c>)
 800720c:	f00b 020f 	and.w	r2, fp, #15
 8007210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007214:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007218:	e9d3 6700 	ldrd	r6, r7, [r3]
 800721c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007220:	d019      	beq.n	8007256 <_dtoa_r+0x386>
 8007222:	4bbb      	ldr	r3, [pc, #748]	; (8007510 <_dtoa_r+0x640>)
 8007224:	ec51 0b18 	vmov	r0, r1, d8
 8007228:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800722c:	f7f9 fb0e 	bl	800084c <__aeabi_ddiv>
 8007230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007234:	f008 080f 	and.w	r8, r8, #15
 8007238:	2503      	movs	r5, #3
 800723a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007510 <_dtoa_r+0x640>
 800723e:	f1b8 0f00 	cmp.w	r8, #0
 8007242:	d10a      	bne.n	800725a <_dtoa_r+0x38a>
 8007244:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007248:	4632      	mov	r2, r6
 800724a:	463b      	mov	r3, r7
 800724c:	f7f9 fafe 	bl	800084c <__aeabi_ddiv>
 8007250:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007254:	e02b      	b.n	80072ae <_dtoa_r+0x3de>
 8007256:	2502      	movs	r5, #2
 8007258:	e7ef      	b.n	800723a <_dtoa_r+0x36a>
 800725a:	f018 0f01 	tst.w	r8, #1
 800725e:	d008      	beq.n	8007272 <_dtoa_r+0x3a2>
 8007260:	4630      	mov	r0, r6
 8007262:	4639      	mov	r1, r7
 8007264:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007268:	f7f9 f9c6 	bl	80005f8 <__aeabi_dmul>
 800726c:	3501      	adds	r5, #1
 800726e:	4606      	mov	r6, r0
 8007270:	460f      	mov	r7, r1
 8007272:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007276:	f109 0908 	add.w	r9, r9, #8
 800727a:	e7e0      	b.n	800723e <_dtoa_r+0x36e>
 800727c:	f000 809f 	beq.w	80073be <_dtoa_r+0x4ee>
 8007280:	f1cb 0600 	rsb	r6, fp, #0
 8007284:	4ba1      	ldr	r3, [pc, #644]	; (800750c <_dtoa_r+0x63c>)
 8007286:	4fa2      	ldr	r7, [pc, #648]	; (8007510 <_dtoa_r+0x640>)
 8007288:	f006 020f 	and.w	r2, r6, #15
 800728c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	ec51 0b18 	vmov	r0, r1, d8
 8007298:	f7f9 f9ae 	bl	80005f8 <__aeabi_dmul>
 800729c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072a0:	1136      	asrs	r6, r6, #4
 80072a2:	2300      	movs	r3, #0
 80072a4:	2502      	movs	r5, #2
 80072a6:	2e00      	cmp	r6, #0
 80072a8:	d17e      	bne.n	80073a8 <_dtoa_r+0x4d8>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1d0      	bne.n	8007250 <_dtoa_r+0x380>
 80072ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072b0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8084 	beq.w	80073c2 <_dtoa_r+0x4f2>
 80072ba:	4b96      	ldr	r3, [pc, #600]	; (8007514 <_dtoa_r+0x644>)
 80072bc:	2200      	movs	r2, #0
 80072be:	4640      	mov	r0, r8
 80072c0:	4649      	mov	r1, r9
 80072c2:	f7f9 fc0b 	bl	8000adc <__aeabi_dcmplt>
 80072c6:	2800      	cmp	r0, #0
 80072c8:	d07b      	beq.n	80073c2 <_dtoa_r+0x4f2>
 80072ca:	9b04      	ldr	r3, [sp, #16]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d078      	beq.n	80073c2 <_dtoa_r+0x4f2>
 80072d0:	9b01      	ldr	r3, [sp, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	dd39      	ble.n	800734a <_dtoa_r+0x47a>
 80072d6:	4b90      	ldr	r3, [pc, #576]	; (8007518 <_dtoa_r+0x648>)
 80072d8:	2200      	movs	r2, #0
 80072da:	4640      	mov	r0, r8
 80072dc:	4649      	mov	r1, r9
 80072de:	f7f9 f98b 	bl	80005f8 <__aeabi_dmul>
 80072e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072e6:	9e01      	ldr	r6, [sp, #4]
 80072e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80072ec:	3501      	adds	r5, #1
 80072ee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80072f2:	4628      	mov	r0, r5
 80072f4:	f7f9 f916 	bl	8000524 <__aeabi_i2d>
 80072f8:	4642      	mov	r2, r8
 80072fa:	464b      	mov	r3, r9
 80072fc:	f7f9 f97c 	bl	80005f8 <__aeabi_dmul>
 8007300:	4b86      	ldr	r3, [pc, #536]	; (800751c <_dtoa_r+0x64c>)
 8007302:	2200      	movs	r2, #0
 8007304:	f7f8 ffc2 	bl	800028c <__adddf3>
 8007308:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800730c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007310:	9303      	str	r3, [sp, #12]
 8007312:	2e00      	cmp	r6, #0
 8007314:	d158      	bne.n	80073c8 <_dtoa_r+0x4f8>
 8007316:	4b82      	ldr	r3, [pc, #520]	; (8007520 <_dtoa_r+0x650>)
 8007318:	2200      	movs	r2, #0
 800731a:	4640      	mov	r0, r8
 800731c:	4649      	mov	r1, r9
 800731e:	f7f8 ffb3 	bl	8000288 <__aeabi_dsub>
 8007322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007326:	4680      	mov	r8, r0
 8007328:	4689      	mov	r9, r1
 800732a:	f7f9 fbf5 	bl	8000b18 <__aeabi_dcmpgt>
 800732e:	2800      	cmp	r0, #0
 8007330:	f040 8296 	bne.w	8007860 <_dtoa_r+0x990>
 8007334:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007338:	4640      	mov	r0, r8
 800733a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800733e:	4649      	mov	r1, r9
 8007340:	f7f9 fbcc 	bl	8000adc <__aeabi_dcmplt>
 8007344:	2800      	cmp	r0, #0
 8007346:	f040 8289 	bne.w	800785c <_dtoa_r+0x98c>
 800734a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800734e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007350:	2b00      	cmp	r3, #0
 8007352:	f2c0 814e 	blt.w	80075f2 <_dtoa_r+0x722>
 8007356:	f1bb 0f0e 	cmp.w	fp, #14
 800735a:	f300 814a 	bgt.w	80075f2 <_dtoa_r+0x722>
 800735e:	4b6b      	ldr	r3, [pc, #428]	; (800750c <_dtoa_r+0x63c>)
 8007360:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007364:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800736a:	2b00      	cmp	r3, #0
 800736c:	f280 80dc 	bge.w	8007528 <_dtoa_r+0x658>
 8007370:	9b04      	ldr	r3, [sp, #16]
 8007372:	2b00      	cmp	r3, #0
 8007374:	f300 80d8 	bgt.w	8007528 <_dtoa_r+0x658>
 8007378:	f040 826f 	bne.w	800785a <_dtoa_r+0x98a>
 800737c:	4b68      	ldr	r3, [pc, #416]	; (8007520 <_dtoa_r+0x650>)
 800737e:	2200      	movs	r2, #0
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	f7f9 f938 	bl	80005f8 <__aeabi_dmul>
 8007388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800738c:	f7f9 fbba 	bl	8000b04 <__aeabi_dcmpge>
 8007390:	9e04      	ldr	r6, [sp, #16]
 8007392:	4637      	mov	r7, r6
 8007394:	2800      	cmp	r0, #0
 8007396:	f040 8245 	bne.w	8007824 <_dtoa_r+0x954>
 800739a:	9d00      	ldr	r5, [sp, #0]
 800739c:	2331      	movs	r3, #49	; 0x31
 800739e:	f805 3b01 	strb.w	r3, [r5], #1
 80073a2:	f10b 0b01 	add.w	fp, fp, #1
 80073a6:	e241      	b.n	800782c <_dtoa_r+0x95c>
 80073a8:	07f2      	lsls	r2, r6, #31
 80073aa:	d505      	bpl.n	80073b8 <_dtoa_r+0x4e8>
 80073ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073b0:	f7f9 f922 	bl	80005f8 <__aeabi_dmul>
 80073b4:	3501      	adds	r5, #1
 80073b6:	2301      	movs	r3, #1
 80073b8:	1076      	asrs	r6, r6, #1
 80073ba:	3708      	adds	r7, #8
 80073bc:	e773      	b.n	80072a6 <_dtoa_r+0x3d6>
 80073be:	2502      	movs	r5, #2
 80073c0:	e775      	b.n	80072ae <_dtoa_r+0x3de>
 80073c2:	9e04      	ldr	r6, [sp, #16]
 80073c4:	465f      	mov	r7, fp
 80073c6:	e792      	b.n	80072ee <_dtoa_r+0x41e>
 80073c8:	9900      	ldr	r1, [sp, #0]
 80073ca:	4b50      	ldr	r3, [pc, #320]	; (800750c <_dtoa_r+0x63c>)
 80073cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80073d0:	4431      	add	r1, r6
 80073d2:	9102      	str	r1, [sp, #8]
 80073d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073d6:	eeb0 9a47 	vmov.f32	s18, s14
 80073da:	eef0 9a67 	vmov.f32	s19, s15
 80073de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80073e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073e6:	2900      	cmp	r1, #0
 80073e8:	d044      	beq.n	8007474 <_dtoa_r+0x5a4>
 80073ea:	494e      	ldr	r1, [pc, #312]	; (8007524 <_dtoa_r+0x654>)
 80073ec:	2000      	movs	r0, #0
 80073ee:	f7f9 fa2d 	bl	800084c <__aeabi_ddiv>
 80073f2:	ec53 2b19 	vmov	r2, r3, d9
 80073f6:	f7f8 ff47 	bl	8000288 <__aeabi_dsub>
 80073fa:	9d00      	ldr	r5, [sp, #0]
 80073fc:	ec41 0b19 	vmov	d9, r0, r1
 8007400:	4649      	mov	r1, r9
 8007402:	4640      	mov	r0, r8
 8007404:	f7f9 fba8 	bl	8000b58 <__aeabi_d2iz>
 8007408:	4606      	mov	r6, r0
 800740a:	f7f9 f88b 	bl	8000524 <__aeabi_i2d>
 800740e:	4602      	mov	r2, r0
 8007410:	460b      	mov	r3, r1
 8007412:	4640      	mov	r0, r8
 8007414:	4649      	mov	r1, r9
 8007416:	f7f8 ff37 	bl	8000288 <__aeabi_dsub>
 800741a:	3630      	adds	r6, #48	; 0x30
 800741c:	f805 6b01 	strb.w	r6, [r5], #1
 8007420:	ec53 2b19 	vmov	r2, r3, d9
 8007424:	4680      	mov	r8, r0
 8007426:	4689      	mov	r9, r1
 8007428:	f7f9 fb58 	bl	8000adc <__aeabi_dcmplt>
 800742c:	2800      	cmp	r0, #0
 800742e:	d164      	bne.n	80074fa <_dtoa_r+0x62a>
 8007430:	4642      	mov	r2, r8
 8007432:	464b      	mov	r3, r9
 8007434:	4937      	ldr	r1, [pc, #220]	; (8007514 <_dtoa_r+0x644>)
 8007436:	2000      	movs	r0, #0
 8007438:	f7f8 ff26 	bl	8000288 <__aeabi_dsub>
 800743c:	ec53 2b19 	vmov	r2, r3, d9
 8007440:	f7f9 fb4c 	bl	8000adc <__aeabi_dcmplt>
 8007444:	2800      	cmp	r0, #0
 8007446:	f040 80b6 	bne.w	80075b6 <_dtoa_r+0x6e6>
 800744a:	9b02      	ldr	r3, [sp, #8]
 800744c:	429d      	cmp	r5, r3
 800744e:	f43f af7c 	beq.w	800734a <_dtoa_r+0x47a>
 8007452:	4b31      	ldr	r3, [pc, #196]	; (8007518 <_dtoa_r+0x648>)
 8007454:	ec51 0b19 	vmov	r0, r1, d9
 8007458:	2200      	movs	r2, #0
 800745a:	f7f9 f8cd 	bl	80005f8 <__aeabi_dmul>
 800745e:	4b2e      	ldr	r3, [pc, #184]	; (8007518 <_dtoa_r+0x648>)
 8007460:	ec41 0b19 	vmov	d9, r0, r1
 8007464:	2200      	movs	r2, #0
 8007466:	4640      	mov	r0, r8
 8007468:	4649      	mov	r1, r9
 800746a:	f7f9 f8c5 	bl	80005f8 <__aeabi_dmul>
 800746e:	4680      	mov	r8, r0
 8007470:	4689      	mov	r9, r1
 8007472:	e7c5      	b.n	8007400 <_dtoa_r+0x530>
 8007474:	ec51 0b17 	vmov	r0, r1, d7
 8007478:	f7f9 f8be 	bl	80005f8 <__aeabi_dmul>
 800747c:	9b02      	ldr	r3, [sp, #8]
 800747e:	9d00      	ldr	r5, [sp, #0]
 8007480:	930f      	str	r3, [sp, #60]	; 0x3c
 8007482:	ec41 0b19 	vmov	d9, r0, r1
 8007486:	4649      	mov	r1, r9
 8007488:	4640      	mov	r0, r8
 800748a:	f7f9 fb65 	bl	8000b58 <__aeabi_d2iz>
 800748e:	4606      	mov	r6, r0
 8007490:	f7f9 f848 	bl	8000524 <__aeabi_i2d>
 8007494:	3630      	adds	r6, #48	; 0x30
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	4640      	mov	r0, r8
 800749c:	4649      	mov	r1, r9
 800749e:	f7f8 fef3 	bl	8000288 <__aeabi_dsub>
 80074a2:	f805 6b01 	strb.w	r6, [r5], #1
 80074a6:	9b02      	ldr	r3, [sp, #8]
 80074a8:	429d      	cmp	r5, r3
 80074aa:	4680      	mov	r8, r0
 80074ac:	4689      	mov	r9, r1
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	d124      	bne.n	80074fe <_dtoa_r+0x62e>
 80074b4:	4b1b      	ldr	r3, [pc, #108]	; (8007524 <_dtoa_r+0x654>)
 80074b6:	ec51 0b19 	vmov	r0, r1, d9
 80074ba:	f7f8 fee7 	bl	800028c <__adddf3>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4640      	mov	r0, r8
 80074c4:	4649      	mov	r1, r9
 80074c6:	f7f9 fb27 	bl	8000b18 <__aeabi_dcmpgt>
 80074ca:	2800      	cmp	r0, #0
 80074cc:	d173      	bne.n	80075b6 <_dtoa_r+0x6e6>
 80074ce:	ec53 2b19 	vmov	r2, r3, d9
 80074d2:	4914      	ldr	r1, [pc, #80]	; (8007524 <_dtoa_r+0x654>)
 80074d4:	2000      	movs	r0, #0
 80074d6:	f7f8 fed7 	bl	8000288 <__aeabi_dsub>
 80074da:	4602      	mov	r2, r0
 80074dc:	460b      	mov	r3, r1
 80074de:	4640      	mov	r0, r8
 80074e0:	4649      	mov	r1, r9
 80074e2:	f7f9 fafb 	bl	8000adc <__aeabi_dcmplt>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	f43f af2f 	beq.w	800734a <_dtoa_r+0x47a>
 80074ec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80074ee:	1e6b      	subs	r3, r5, #1
 80074f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80074f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80074f6:	2b30      	cmp	r3, #48	; 0x30
 80074f8:	d0f8      	beq.n	80074ec <_dtoa_r+0x61c>
 80074fa:	46bb      	mov	fp, r7
 80074fc:	e04a      	b.n	8007594 <_dtoa_r+0x6c4>
 80074fe:	4b06      	ldr	r3, [pc, #24]	; (8007518 <_dtoa_r+0x648>)
 8007500:	f7f9 f87a 	bl	80005f8 <__aeabi_dmul>
 8007504:	4680      	mov	r8, r0
 8007506:	4689      	mov	r9, r1
 8007508:	e7bd      	b.n	8007486 <_dtoa_r+0x5b6>
 800750a:	bf00      	nop
 800750c:	08008cf8 	.word	0x08008cf8
 8007510:	08008cd0 	.word	0x08008cd0
 8007514:	3ff00000 	.word	0x3ff00000
 8007518:	40240000 	.word	0x40240000
 800751c:	401c0000 	.word	0x401c0000
 8007520:	40140000 	.word	0x40140000
 8007524:	3fe00000 	.word	0x3fe00000
 8007528:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800752c:	9d00      	ldr	r5, [sp, #0]
 800752e:	4642      	mov	r2, r8
 8007530:	464b      	mov	r3, r9
 8007532:	4630      	mov	r0, r6
 8007534:	4639      	mov	r1, r7
 8007536:	f7f9 f989 	bl	800084c <__aeabi_ddiv>
 800753a:	f7f9 fb0d 	bl	8000b58 <__aeabi_d2iz>
 800753e:	9001      	str	r0, [sp, #4]
 8007540:	f7f8 fff0 	bl	8000524 <__aeabi_i2d>
 8007544:	4642      	mov	r2, r8
 8007546:	464b      	mov	r3, r9
 8007548:	f7f9 f856 	bl	80005f8 <__aeabi_dmul>
 800754c:	4602      	mov	r2, r0
 800754e:	460b      	mov	r3, r1
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	f7f8 fe98 	bl	8000288 <__aeabi_dsub>
 8007558:	9e01      	ldr	r6, [sp, #4]
 800755a:	9f04      	ldr	r7, [sp, #16]
 800755c:	3630      	adds	r6, #48	; 0x30
 800755e:	f805 6b01 	strb.w	r6, [r5], #1
 8007562:	9e00      	ldr	r6, [sp, #0]
 8007564:	1bae      	subs	r6, r5, r6
 8007566:	42b7      	cmp	r7, r6
 8007568:	4602      	mov	r2, r0
 800756a:	460b      	mov	r3, r1
 800756c:	d134      	bne.n	80075d8 <_dtoa_r+0x708>
 800756e:	f7f8 fe8d 	bl	800028c <__adddf3>
 8007572:	4642      	mov	r2, r8
 8007574:	464b      	mov	r3, r9
 8007576:	4606      	mov	r6, r0
 8007578:	460f      	mov	r7, r1
 800757a:	f7f9 facd 	bl	8000b18 <__aeabi_dcmpgt>
 800757e:	b9c8      	cbnz	r0, 80075b4 <_dtoa_r+0x6e4>
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	4630      	mov	r0, r6
 8007586:	4639      	mov	r1, r7
 8007588:	f7f9 fa9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800758c:	b110      	cbz	r0, 8007594 <_dtoa_r+0x6c4>
 800758e:	9b01      	ldr	r3, [sp, #4]
 8007590:	07db      	lsls	r3, r3, #31
 8007592:	d40f      	bmi.n	80075b4 <_dtoa_r+0x6e4>
 8007594:	4651      	mov	r1, sl
 8007596:	4620      	mov	r0, r4
 8007598:	f000 fbcc 	bl	8007d34 <_Bfree>
 800759c:	2300      	movs	r3, #0
 800759e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075a0:	702b      	strb	r3, [r5, #0]
 80075a2:	f10b 0301 	add.w	r3, fp, #1
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f43f ace2 	beq.w	8006f74 <_dtoa_r+0xa4>
 80075b0:	601d      	str	r5, [r3, #0]
 80075b2:	e4df      	b.n	8006f74 <_dtoa_r+0xa4>
 80075b4:	465f      	mov	r7, fp
 80075b6:	462b      	mov	r3, r5
 80075b8:	461d      	mov	r5, r3
 80075ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075be:	2a39      	cmp	r2, #57	; 0x39
 80075c0:	d106      	bne.n	80075d0 <_dtoa_r+0x700>
 80075c2:	9a00      	ldr	r2, [sp, #0]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d1f7      	bne.n	80075b8 <_dtoa_r+0x6e8>
 80075c8:	9900      	ldr	r1, [sp, #0]
 80075ca:	2230      	movs	r2, #48	; 0x30
 80075cc:	3701      	adds	r7, #1
 80075ce:	700a      	strb	r2, [r1, #0]
 80075d0:	781a      	ldrb	r2, [r3, #0]
 80075d2:	3201      	adds	r2, #1
 80075d4:	701a      	strb	r2, [r3, #0]
 80075d6:	e790      	b.n	80074fa <_dtoa_r+0x62a>
 80075d8:	4ba3      	ldr	r3, [pc, #652]	; (8007868 <_dtoa_r+0x998>)
 80075da:	2200      	movs	r2, #0
 80075dc:	f7f9 f80c 	bl	80005f8 <__aeabi_dmul>
 80075e0:	2200      	movs	r2, #0
 80075e2:	2300      	movs	r3, #0
 80075e4:	4606      	mov	r6, r0
 80075e6:	460f      	mov	r7, r1
 80075e8:	f7f9 fa6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	d09e      	beq.n	800752e <_dtoa_r+0x65e>
 80075f0:	e7d0      	b.n	8007594 <_dtoa_r+0x6c4>
 80075f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075f4:	2a00      	cmp	r2, #0
 80075f6:	f000 80ca 	beq.w	800778e <_dtoa_r+0x8be>
 80075fa:	9a07      	ldr	r2, [sp, #28]
 80075fc:	2a01      	cmp	r2, #1
 80075fe:	f300 80ad 	bgt.w	800775c <_dtoa_r+0x88c>
 8007602:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007604:	2a00      	cmp	r2, #0
 8007606:	f000 80a5 	beq.w	8007754 <_dtoa_r+0x884>
 800760a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800760e:	9e08      	ldr	r6, [sp, #32]
 8007610:	9d05      	ldr	r5, [sp, #20]
 8007612:	9a05      	ldr	r2, [sp, #20]
 8007614:	441a      	add	r2, r3
 8007616:	9205      	str	r2, [sp, #20]
 8007618:	9a06      	ldr	r2, [sp, #24]
 800761a:	2101      	movs	r1, #1
 800761c:	441a      	add	r2, r3
 800761e:	4620      	mov	r0, r4
 8007620:	9206      	str	r2, [sp, #24]
 8007622:	f000 fc3d 	bl	8007ea0 <__i2b>
 8007626:	4607      	mov	r7, r0
 8007628:	b165      	cbz	r5, 8007644 <_dtoa_r+0x774>
 800762a:	9b06      	ldr	r3, [sp, #24]
 800762c:	2b00      	cmp	r3, #0
 800762e:	dd09      	ble.n	8007644 <_dtoa_r+0x774>
 8007630:	42ab      	cmp	r3, r5
 8007632:	9a05      	ldr	r2, [sp, #20]
 8007634:	bfa8      	it	ge
 8007636:	462b      	movge	r3, r5
 8007638:	1ad2      	subs	r2, r2, r3
 800763a:	9205      	str	r2, [sp, #20]
 800763c:	9a06      	ldr	r2, [sp, #24]
 800763e:	1aed      	subs	r5, r5, r3
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	9306      	str	r3, [sp, #24]
 8007644:	9b08      	ldr	r3, [sp, #32]
 8007646:	b1f3      	cbz	r3, 8007686 <_dtoa_r+0x7b6>
 8007648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 80a3 	beq.w	8007796 <_dtoa_r+0x8c6>
 8007650:	2e00      	cmp	r6, #0
 8007652:	dd10      	ble.n	8007676 <_dtoa_r+0x7a6>
 8007654:	4639      	mov	r1, r7
 8007656:	4632      	mov	r2, r6
 8007658:	4620      	mov	r0, r4
 800765a:	f000 fce1 	bl	8008020 <__pow5mult>
 800765e:	4652      	mov	r2, sl
 8007660:	4601      	mov	r1, r0
 8007662:	4607      	mov	r7, r0
 8007664:	4620      	mov	r0, r4
 8007666:	f000 fc31 	bl	8007ecc <__multiply>
 800766a:	4651      	mov	r1, sl
 800766c:	4680      	mov	r8, r0
 800766e:	4620      	mov	r0, r4
 8007670:	f000 fb60 	bl	8007d34 <_Bfree>
 8007674:	46c2      	mov	sl, r8
 8007676:	9b08      	ldr	r3, [sp, #32]
 8007678:	1b9a      	subs	r2, r3, r6
 800767a:	d004      	beq.n	8007686 <_dtoa_r+0x7b6>
 800767c:	4651      	mov	r1, sl
 800767e:	4620      	mov	r0, r4
 8007680:	f000 fcce 	bl	8008020 <__pow5mult>
 8007684:	4682      	mov	sl, r0
 8007686:	2101      	movs	r1, #1
 8007688:	4620      	mov	r0, r4
 800768a:	f000 fc09 	bl	8007ea0 <__i2b>
 800768e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007690:	2b00      	cmp	r3, #0
 8007692:	4606      	mov	r6, r0
 8007694:	f340 8081 	ble.w	800779a <_dtoa_r+0x8ca>
 8007698:	461a      	mov	r2, r3
 800769a:	4601      	mov	r1, r0
 800769c:	4620      	mov	r0, r4
 800769e:	f000 fcbf 	bl	8008020 <__pow5mult>
 80076a2:	9b07      	ldr	r3, [sp, #28]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	4606      	mov	r6, r0
 80076a8:	dd7a      	ble.n	80077a0 <_dtoa_r+0x8d0>
 80076aa:	f04f 0800 	mov.w	r8, #0
 80076ae:	6933      	ldr	r3, [r6, #16]
 80076b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80076b4:	6918      	ldr	r0, [r3, #16]
 80076b6:	f000 fba5 	bl	8007e04 <__hi0bits>
 80076ba:	f1c0 0020 	rsb	r0, r0, #32
 80076be:	9b06      	ldr	r3, [sp, #24]
 80076c0:	4418      	add	r0, r3
 80076c2:	f010 001f 	ands.w	r0, r0, #31
 80076c6:	f000 8094 	beq.w	80077f2 <_dtoa_r+0x922>
 80076ca:	f1c0 0320 	rsb	r3, r0, #32
 80076ce:	2b04      	cmp	r3, #4
 80076d0:	f340 8085 	ble.w	80077de <_dtoa_r+0x90e>
 80076d4:	9b05      	ldr	r3, [sp, #20]
 80076d6:	f1c0 001c 	rsb	r0, r0, #28
 80076da:	4403      	add	r3, r0
 80076dc:	9305      	str	r3, [sp, #20]
 80076de:	9b06      	ldr	r3, [sp, #24]
 80076e0:	4403      	add	r3, r0
 80076e2:	4405      	add	r5, r0
 80076e4:	9306      	str	r3, [sp, #24]
 80076e6:	9b05      	ldr	r3, [sp, #20]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	dd05      	ble.n	80076f8 <_dtoa_r+0x828>
 80076ec:	4651      	mov	r1, sl
 80076ee:	461a      	mov	r2, r3
 80076f0:	4620      	mov	r0, r4
 80076f2:	f000 fcef 	bl	80080d4 <__lshift>
 80076f6:	4682      	mov	sl, r0
 80076f8:	9b06      	ldr	r3, [sp, #24]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	dd05      	ble.n	800770a <_dtoa_r+0x83a>
 80076fe:	4631      	mov	r1, r6
 8007700:	461a      	mov	r2, r3
 8007702:	4620      	mov	r0, r4
 8007704:	f000 fce6 	bl	80080d4 <__lshift>
 8007708:	4606      	mov	r6, r0
 800770a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800770c:	2b00      	cmp	r3, #0
 800770e:	d072      	beq.n	80077f6 <_dtoa_r+0x926>
 8007710:	4631      	mov	r1, r6
 8007712:	4650      	mov	r0, sl
 8007714:	f000 fd4a 	bl	80081ac <__mcmp>
 8007718:	2800      	cmp	r0, #0
 800771a:	da6c      	bge.n	80077f6 <_dtoa_r+0x926>
 800771c:	2300      	movs	r3, #0
 800771e:	4651      	mov	r1, sl
 8007720:	220a      	movs	r2, #10
 8007722:	4620      	mov	r0, r4
 8007724:	f000 fb28 	bl	8007d78 <__multadd>
 8007728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800772a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800772e:	4682      	mov	sl, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 81b0 	beq.w	8007a96 <_dtoa_r+0xbc6>
 8007736:	2300      	movs	r3, #0
 8007738:	4639      	mov	r1, r7
 800773a:	220a      	movs	r2, #10
 800773c:	4620      	mov	r0, r4
 800773e:	f000 fb1b 	bl	8007d78 <__multadd>
 8007742:	9b01      	ldr	r3, [sp, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	4607      	mov	r7, r0
 8007748:	f300 8096 	bgt.w	8007878 <_dtoa_r+0x9a8>
 800774c:	9b07      	ldr	r3, [sp, #28]
 800774e:	2b02      	cmp	r3, #2
 8007750:	dc59      	bgt.n	8007806 <_dtoa_r+0x936>
 8007752:	e091      	b.n	8007878 <_dtoa_r+0x9a8>
 8007754:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007756:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800775a:	e758      	b.n	800760e <_dtoa_r+0x73e>
 800775c:	9b04      	ldr	r3, [sp, #16]
 800775e:	1e5e      	subs	r6, r3, #1
 8007760:	9b08      	ldr	r3, [sp, #32]
 8007762:	42b3      	cmp	r3, r6
 8007764:	bfbf      	itttt	lt
 8007766:	9b08      	ldrlt	r3, [sp, #32]
 8007768:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800776a:	9608      	strlt	r6, [sp, #32]
 800776c:	1af3      	sublt	r3, r6, r3
 800776e:	bfb4      	ite	lt
 8007770:	18d2      	addlt	r2, r2, r3
 8007772:	1b9e      	subge	r6, r3, r6
 8007774:	9b04      	ldr	r3, [sp, #16]
 8007776:	bfbc      	itt	lt
 8007778:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800777a:	2600      	movlt	r6, #0
 800777c:	2b00      	cmp	r3, #0
 800777e:	bfb7      	itett	lt
 8007780:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007784:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007788:	1a9d      	sublt	r5, r3, r2
 800778a:	2300      	movlt	r3, #0
 800778c:	e741      	b.n	8007612 <_dtoa_r+0x742>
 800778e:	9e08      	ldr	r6, [sp, #32]
 8007790:	9d05      	ldr	r5, [sp, #20]
 8007792:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007794:	e748      	b.n	8007628 <_dtoa_r+0x758>
 8007796:	9a08      	ldr	r2, [sp, #32]
 8007798:	e770      	b.n	800767c <_dtoa_r+0x7ac>
 800779a:	9b07      	ldr	r3, [sp, #28]
 800779c:	2b01      	cmp	r3, #1
 800779e:	dc19      	bgt.n	80077d4 <_dtoa_r+0x904>
 80077a0:	9b02      	ldr	r3, [sp, #8]
 80077a2:	b9bb      	cbnz	r3, 80077d4 <_dtoa_r+0x904>
 80077a4:	9b03      	ldr	r3, [sp, #12]
 80077a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077aa:	b99b      	cbnz	r3, 80077d4 <_dtoa_r+0x904>
 80077ac:	9b03      	ldr	r3, [sp, #12]
 80077ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077b2:	0d1b      	lsrs	r3, r3, #20
 80077b4:	051b      	lsls	r3, r3, #20
 80077b6:	b183      	cbz	r3, 80077da <_dtoa_r+0x90a>
 80077b8:	9b05      	ldr	r3, [sp, #20]
 80077ba:	3301      	adds	r3, #1
 80077bc:	9305      	str	r3, [sp, #20]
 80077be:	9b06      	ldr	r3, [sp, #24]
 80077c0:	3301      	adds	r3, #1
 80077c2:	9306      	str	r3, [sp, #24]
 80077c4:	f04f 0801 	mov.w	r8, #1
 80077c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f47f af6f 	bne.w	80076ae <_dtoa_r+0x7de>
 80077d0:	2001      	movs	r0, #1
 80077d2:	e774      	b.n	80076be <_dtoa_r+0x7ee>
 80077d4:	f04f 0800 	mov.w	r8, #0
 80077d8:	e7f6      	b.n	80077c8 <_dtoa_r+0x8f8>
 80077da:	4698      	mov	r8, r3
 80077dc:	e7f4      	b.n	80077c8 <_dtoa_r+0x8f8>
 80077de:	d082      	beq.n	80076e6 <_dtoa_r+0x816>
 80077e0:	9a05      	ldr	r2, [sp, #20]
 80077e2:	331c      	adds	r3, #28
 80077e4:	441a      	add	r2, r3
 80077e6:	9205      	str	r2, [sp, #20]
 80077e8:	9a06      	ldr	r2, [sp, #24]
 80077ea:	441a      	add	r2, r3
 80077ec:	441d      	add	r5, r3
 80077ee:	9206      	str	r2, [sp, #24]
 80077f0:	e779      	b.n	80076e6 <_dtoa_r+0x816>
 80077f2:	4603      	mov	r3, r0
 80077f4:	e7f4      	b.n	80077e0 <_dtoa_r+0x910>
 80077f6:	9b04      	ldr	r3, [sp, #16]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	dc37      	bgt.n	800786c <_dtoa_r+0x99c>
 80077fc:	9b07      	ldr	r3, [sp, #28]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	dd34      	ble.n	800786c <_dtoa_r+0x99c>
 8007802:	9b04      	ldr	r3, [sp, #16]
 8007804:	9301      	str	r3, [sp, #4]
 8007806:	9b01      	ldr	r3, [sp, #4]
 8007808:	b963      	cbnz	r3, 8007824 <_dtoa_r+0x954>
 800780a:	4631      	mov	r1, r6
 800780c:	2205      	movs	r2, #5
 800780e:	4620      	mov	r0, r4
 8007810:	f000 fab2 	bl	8007d78 <__multadd>
 8007814:	4601      	mov	r1, r0
 8007816:	4606      	mov	r6, r0
 8007818:	4650      	mov	r0, sl
 800781a:	f000 fcc7 	bl	80081ac <__mcmp>
 800781e:	2800      	cmp	r0, #0
 8007820:	f73f adbb 	bgt.w	800739a <_dtoa_r+0x4ca>
 8007824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007826:	9d00      	ldr	r5, [sp, #0]
 8007828:	ea6f 0b03 	mvn.w	fp, r3
 800782c:	f04f 0800 	mov.w	r8, #0
 8007830:	4631      	mov	r1, r6
 8007832:	4620      	mov	r0, r4
 8007834:	f000 fa7e 	bl	8007d34 <_Bfree>
 8007838:	2f00      	cmp	r7, #0
 800783a:	f43f aeab 	beq.w	8007594 <_dtoa_r+0x6c4>
 800783e:	f1b8 0f00 	cmp.w	r8, #0
 8007842:	d005      	beq.n	8007850 <_dtoa_r+0x980>
 8007844:	45b8      	cmp	r8, r7
 8007846:	d003      	beq.n	8007850 <_dtoa_r+0x980>
 8007848:	4641      	mov	r1, r8
 800784a:	4620      	mov	r0, r4
 800784c:	f000 fa72 	bl	8007d34 <_Bfree>
 8007850:	4639      	mov	r1, r7
 8007852:	4620      	mov	r0, r4
 8007854:	f000 fa6e 	bl	8007d34 <_Bfree>
 8007858:	e69c      	b.n	8007594 <_dtoa_r+0x6c4>
 800785a:	2600      	movs	r6, #0
 800785c:	4637      	mov	r7, r6
 800785e:	e7e1      	b.n	8007824 <_dtoa_r+0x954>
 8007860:	46bb      	mov	fp, r7
 8007862:	4637      	mov	r7, r6
 8007864:	e599      	b.n	800739a <_dtoa_r+0x4ca>
 8007866:	bf00      	nop
 8007868:	40240000 	.word	0x40240000
 800786c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 80c8 	beq.w	8007a04 <_dtoa_r+0xb34>
 8007874:	9b04      	ldr	r3, [sp, #16]
 8007876:	9301      	str	r3, [sp, #4]
 8007878:	2d00      	cmp	r5, #0
 800787a:	dd05      	ble.n	8007888 <_dtoa_r+0x9b8>
 800787c:	4639      	mov	r1, r7
 800787e:	462a      	mov	r2, r5
 8007880:	4620      	mov	r0, r4
 8007882:	f000 fc27 	bl	80080d4 <__lshift>
 8007886:	4607      	mov	r7, r0
 8007888:	f1b8 0f00 	cmp.w	r8, #0
 800788c:	d05b      	beq.n	8007946 <_dtoa_r+0xa76>
 800788e:	6879      	ldr	r1, [r7, #4]
 8007890:	4620      	mov	r0, r4
 8007892:	f000 fa0f 	bl	8007cb4 <_Balloc>
 8007896:	4605      	mov	r5, r0
 8007898:	b928      	cbnz	r0, 80078a6 <_dtoa_r+0x9d6>
 800789a:	4b83      	ldr	r3, [pc, #524]	; (8007aa8 <_dtoa_r+0xbd8>)
 800789c:	4602      	mov	r2, r0
 800789e:	f240 21ef 	movw	r1, #751	; 0x2ef
 80078a2:	f7ff bb2e 	b.w	8006f02 <_dtoa_r+0x32>
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	3202      	adds	r2, #2
 80078aa:	0092      	lsls	r2, r2, #2
 80078ac:	f107 010c 	add.w	r1, r7, #12
 80078b0:	300c      	adds	r0, #12
 80078b2:	f000 fe39 	bl	8008528 <memcpy>
 80078b6:	2201      	movs	r2, #1
 80078b8:	4629      	mov	r1, r5
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 fc0a 	bl	80080d4 <__lshift>
 80078c0:	9b00      	ldr	r3, [sp, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078ca:	4413      	add	r3, r2
 80078cc:	9308      	str	r3, [sp, #32]
 80078ce:	9b02      	ldr	r3, [sp, #8]
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	46b8      	mov	r8, r7
 80078d6:	9306      	str	r3, [sp, #24]
 80078d8:	4607      	mov	r7, r0
 80078da:	9b04      	ldr	r3, [sp, #16]
 80078dc:	4631      	mov	r1, r6
 80078de:	3b01      	subs	r3, #1
 80078e0:	4650      	mov	r0, sl
 80078e2:	9301      	str	r3, [sp, #4]
 80078e4:	f7ff fa6b 	bl	8006dbe <quorem>
 80078e8:	4641      	mov	r1, r8
 80078ea:	9002      	str	r0, [sp, #8]
 80078ec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80078f0:	4650      	mov	r0, sl
 80078f2:	f000 fc5b 	bl	80081ac <__mcmp>
 80078f6:	463a      	mov	r2, r7
 80078f8:	9005      	str	r0, [sp, #20]
 80078fa:	4631      	mov	r1, r6
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 fc71 	bl	80081e4 <__mdiff>
 8007902:	68c2      	ldr	r2, [r0, #12]
 8007904:	4605      	mov	r5, r0
 8007906:	bb02      	cbnz	r2, 800794a <_dtoa_r+0xa7a>
 8007908:	4601      	mov	r1, r0
 800790a:	4650      	mov	r0, sl
 800790c:	f000 fc4e 	bl	80081ac <__mcmp>
 8007910:	4602      	mov	r2, r0
 8007912:	4629      	mov	r1, r5
 8007914:	4620      	mov	r0, r4
 8007916:	9209      	str	r2, [sp, #36]	; 0x24
 8007918:	f000 fa0c 	bl	8007d34 <_Bfree>
 800791c:	9b07      	ldr	r3, [sp, #28]
 800791e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007920:	9d04      	ldr	r5, [sp, #16]
 8007922:	ea43 0102 	orr.w	r1, r3, r2
 8007926:	9b06      	ldr	r3, [sp, #24]
 8007928:	4319      	orrs	r1, r3
 800792a:	d110      	bne.n	800794e <_dtoa_r+0xa7e>
 800792c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007930:	d029      	beq.n	8007986 <_dtoa_r+0xab6>
 8007932:	9b05      	ldr	r3, [sp, #20]
 8007934:	2b00      	cmp	r3, #0
 8007936:	dd02      	ble.n	800793e <_dtoa_r+0xa6e>
 8007938:	9b02      	ldr	r3, [sp, #8]
 800793a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800793e:	9b01      	ldr	r3, [sp, #4]
 8007940:	f883 9000 	strb.w	r9, [r3]
 8007944:	e774      	b.n	8007830 <_dtoa_r+0x960>
 8007946:	4638      	mov	r0, r7
 8007948:	e7ba      	b.n	80078c0 <_dtoa_r+0x9f0>
 800794a:	2201      	movs	r2, #1
 800794c:	e7e1      	b.n	8007912 <_dtoa_r+0xa42>
 800794e:	9b05      	ldr	r3, [sp, #20]
 8007950:	2b00      	cmp	r3, #0
 8007952:	db04      	blt.n	800795e <_dtoa_r+0xa8e>
 8007954:	9907      	ldr	r1, [sp, #28]
 8007956:	430b      	orrs	r3, r1
 8007958:	9906      	ldr	r1, [sp, #24]
 800795a:	430b      	orrs	r3, r1
 800795c:	d120      	bne.n	80079a0 <_dtoa_r+0xad0>
 800795e:	2a00      	cmp	r2, #0
 8007960:	dded      	ble.n	800793e <_dtoa_r+0xa6e>
 8007962:	4651      	mov	r1, sl
 8007964:	2201      	movs	r2, #1
 8007966:	4620      	mov	r0, r4
 8007968:	f000 fbb4 	bl	80080d4 <__lshift>
 800796c:	4631      	mov	r1, r6
 800796e:	4682      	mov	sl, r0
 8007970:	f000 fc1c 	bl	80081ac <__mcmp>
 8007974:	2800      	cmp	r0, #0
 8007976:	dc03      	bgt.n	8007980 <_dtoa_r+0xab0>
 8007978:	d1e1      	bne.n	800793e <_dtoa_r+0xa6e>
 800797a:	f019 0f01 	tst.w	r9, #1
 800797e:	d0de      	beq.n	800793e <_dtoa_r+0xa6e>
 8007980:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007984:	d1d8      	bne.n	8007938 <_dtoa_r+0xa68>
 8007986:	9a01      	ldr	r2, [sp, #4]
 8007988:	2339      	movs	r3, #57	; 0x39
 800798a:	7013      	strb	r3, [r2, #0]
 800798c:	462b      	mov	r3, r5
 800798e:	461d      	mov	r5, r3
 8007990:	3b01      	subs	r3, #1
 8007992:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007996:	2a39      	cmp	r2, #57	; 0x39
 8007998:	d06c      	beq.n	8007a74 <_dtoa_r+0xba4>
 800799a:	3201      	adds	r2, #1
 800799c:	701a      	strb	r2, [r3, #0]
 800799e:	e747      	b.n	8007830 <_dtoa_r+0x960>
 80079a0:	2a00      	cmp	r2, #0
 80079a2:	dd07      	ble.n	80079b4 <_dtoa_r+0xae4>
 80079a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80079a8:	d0ed      	beq.n	8007986 <_dtoa_r+0xab6>
 80079aa:	9a01      	ldr	r2, [sp, #4]
 80079ac:	f109 0301 	add.w	r3, r9, #1
 80079b0:	7013      	strb	r3, [r2, #0]
 80079b2:	e73d      	b.n	8007830 <_dtoa_r+0x960>
 80079b4:	9b04      	ldr	r3, [sp, #16]
 80079b6:	9a08      	ldr	r2, [sp, #32]
 80079b8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80079bc:	4293      	cmp	r3, r2
 80079be:	d043      	beq.n	8007a48 <_dtoa_r+0xb78>
 80079c0:	4651      	mov	r1, sl
 80079c2:	2300      	movs	r3, #0
 80079c4:	220a      	movs	r2, #10
 80079c6:	4620      	mov	r0, r4
 80079c8:	f000 f9d6 	bl	8007d78 <__multadd>
 80079cc:	45b8      	cmp	r8, r7
 80079ce:	4682      	mov	sl, r0
 80079d0:	f04f 0300 	mov.w	r3, #0
 80079d4:	f04f 020a 	mov.w	r2, #10
 80079d8:	4641      	mov	r1, r8
 80079da:	4620      	mov	r0, r4
 80079dc:	d107      	bne.n	80079ee <_dtoa_r+0xb1e>
 80079de:	f000 f9cb 	bl	8007d78 <__multadd>
 80079e2:	4680      	mov	r8, r0
 80079e4:	4607      	mov	r7, r0
 80079e6:	9b04      	ldr	r3, [sp, #16]
 80079e8:	3301      	adds	r3, #1
 80079ea:	9304      	str	r3, [sp, #16]
 80079ec:	e775      	b.n	80078da <_dtoa_r+0xa0a>
 80079ee:	f000 f9c3 	bl	8007d78 <__multadd>
 80079f2:	4639      	mov	r1, r7
 80079f4:	4680      	mov	r8, r0
 80079f6:	2300      	movs	r3, #0
 80079f8:	220a      	movs	r2, #10
 80079fa:	4620      	mov	r0, r4
 80079fc:	f000 f9bc 	bl	8007d78 <__multadd>
 8007a00:	4607      	mov	r7, r0
 8007a02:	e7f0      	b.n	80079e6 <_dtoa_r+0xb16>
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	9d00      	ldr	r5, [sp, #0]
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4650      	mov	r0, sl
 8007a0e:	f7ff f9d6 	bl	8006dbe <quorem>
 8007a12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a16:	9b00      	ldr	r3, [sp, #0]
 8007a18:	f805 9b01 	strb.w	r9, [r5], #1
 8007a1c:	1aea      	subs	r2, r5, r3
 8007a1e:	9b01      	ldr	r3, [sp, #4]
 8007a20:	4293      	cmp	r3, r2
 8007a22:	dd07      	ble.n	8007a34 <_dtoa_r+0xb64>
 8007a24:	4651      	mov	r1, sl
 8007a26:	2300      	movs	r3, #0
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f000 f9a4 	bl	8007d78 <__multadd>
 8007a30:	4682      	mov	sl, r0
 8007a32:	e7ea      	b.n	8007a0a <_dtoa_r+0xb3a>
 8007a34:	9b01      	ldr	r3, [sp, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	bfc8      	it	gt
 8007a3a:	461d      	movgt	r5, r3
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	bfd8      	it	le
 8007a40:	2501      	movle	r5, #1
 8007a42:	441d      	add	r5, r3
 8007a44:	f04f 0800 	mov.w	r8, #0
 8007a48:	4651      	mov	r1, sl
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f000 fb41 	bl	80080d4 <__lshift>
 8007a52:	4631      	mov	r1, r6
 8007a54:	4682      	mov	sl, r0
 8007a56:	f000 fba9 	bl	80081ac <__mcmp>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	dc96      	bgt.n	800798c <_dtoa_r+0xabc>
 8007a5e:	d102      	bne.n	8007a66 <_dtoa_r+0xb96>
 8007a60:	f019 0f01 	tst.w	r9, #1
 8007a64:	d192      	bne.n	800798c <_dtoa_r+0xabc>
 8007a66:	462b      	mov	r3, r5
 8007a68:	461d      	mov	r5, r3
 8007a6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a6e:	2a30      	cmp	r2, #48	; 0x30
 8007a70:	d0fa      	beq.n	8007a68 <_dtoa_r+0xb98>
 8007a72:	e6dd      	b.n	8007830 <_dtoa_r+0x960>
 8007a74:	9a00      	ldr	r2, [sp, #0]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d189      	bne.n	800798e <_dtoa_r+0xabe>
 8007a7a:	f10b 0b01 	add.w	fp, fp, #1
 8007a7e:	2331      	movs	r3, #49	; 0x31
 8007a80:	e796      	b.n	80079b0 <_dtoa_r+0xae0>
 8007a82:	4b0a      	ldr	r3, [pc, #40]	; (8007aac <_dtoa_r+0xbdc>)
 8007a84:	f7ff ba99 	b.w	8006fba <_dtoa_r+0xea>
 8007a88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f47f aa6d 	bne.w	8006f6a <_dtoa_r+0x9a>
 8007a90:	4b07      	ldr	r3, [pc, #28]	; (8007ab0 <_dtoa_r+0xbe0>)
 8007a92:	f7ff ba92 	b.w	8006fba <_dtoa_r+0xea>
 8007a96:	9b01      	ldr	r3, [sp, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	dcb5      	bgt.n	8007a08 <_dtoa_r+0xb38>
 8007a9c:	9b07      	ldr	r3, [sp, #28]
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	f73f aeb1 	bgt.w	8007806 <_dtoa_r+0x936>
 8007aa4:	e7b0      	b.n	8007a08 <_dtoa_r+0xb38>
 8007aa6:	bf00      	nop
 8007aa8:	08008c60 	.word	0x08008c60
 8007aac:	08008bc0 	.word	0x08008bc0
 8007ab0:	08008be4 	.word	0x08008be4

08007ab4 <_free_r>:
 8007ab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ab6:	2900      	cmp	r1, #0
 8007ab8:	d044      	beq.n	8007b44 <_free_r+0x90>
 8007aba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007abe:	9001      	str	r0, [sp, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f1a1 0404 	sub.w	r4, r1, #4
 8007ac6:	bfb8      	it	lt
 8007ac8:	18e4      	addlt	r4, r4, r3
 8007aca:	f000 f8e7 	bl	8007c9c <__malloc_lock>
 8007ace:	4a1e      	ldr	r2, [pc, #120]	; (8007b48 <_free_r+0x94>)
 8007ad0:	9801      	ldr	r0, [sp, #4]
 8007ad2:	6813      	ldr	r3, [r2, #0]
 8007ad4:	b933      	cbnz	r3, 8007ae4 <_free_r+0x30>
 8007ad6:	6063      	str	r3, [r4, #4]
 8007ad8:	6014      	str	r4, [r2, #0]
 8007ada:	b003      	add	sp, #12
 8007adc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ae0:	f000 b8e2 	b.w	8007ca8 <__malloc_unlock>
 8007ae4:	42a3      	cmp	r3, r4
 8007ae6:	d908      	bls.n	8007afa <_free_r+0x46>
 8007ae8:	6825      	ldr	r5, [r4, #0]
 8007aea:	1961      	adds	r1, r4, r5
 8007aec:	428b      	cmp	r3, r1
 8007aee:	bf01      	itttt	eq
 8007af0:	6819      	ldreq	r1, [r3, #0]
 8007af2:	685b      	ldreq	r3, [r3, #4]
 8007af4:	1949      	addeq	r1, r1, r5
 8007af6:	6021      	streq	r1, [r4, #0]
 8007af8:	e7ed      	b.n	8007ad6 <_free_r+0x22>
 8007afa:	461a      	mov	r2, r3
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	b10b      	cbz	r3, 8007b04 <_free_r+0x50>
 8007b00:	42a3      	cmp	r3, r4
 8007b02:	d9fa      	bls.n	8007afa <_free_r+0x46>
 8007b04:	6811      	ldr	r1, [r2, #0]
 8007b06:	1855      	adds	r5, r2, r1
 8007b08:	42a5      	cmp	r5, r4
 8007b0a:	d10b      	bne.n	8007b24 <_free_r+0x70>
 8007b0c:	6824      	ldr	r4, [r4, #0]
 8007b0e:	4421      	add	r1, r4
 8007b10:	1854      	adds	r4, r2, r1
 8007b12:	42a3      	cmp	r3, r4
 8007b14:	6011      	str	r1, [r2, #0]
 8007b16:	d1e0      	bne.n	8007ada <_free_r+0x26>
 8007b18:	681c      	ldr	r4, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	6053      	str	r3, [r2, #4]
 8007b1e:	440c      	add	r4, r1
 8007b20:	6014      	str	r4, [r2, #0]
 8007b22:	e7da      	b.n	8007ada <_free_r+0x26>
 8007b24:	d902      	bls.n	8007b2c <_free_r+0x78>
 8007b26:	230c      	movs	r3, #12
 8007b28:	6003      	str	r3, [r0, #0]
 8007b2a:	e7d6      	b.n	8007ada <_free_r+0x26>
 8007b2c:	6825      	ldr	r5, [r4, #0]
 8007b2e:	1961      	adds	r1, r4, r5
 8007b30:	428b      	cmp	r3, r1
 8007b32:	bf04      	itt	eq
 8007b34:	6819      	ldreq	r1, [r3, #0]
 8007b36:	685b      	ldreq	r3, [r3, #4]
 8007b38:	6063      	str	r3, [r4, #4]
 8007b3a:	bf04      	itt	eq
 8007b3c:	1949      	addeq	r1, r1, r5
 8007b3e:	6021      	streq	r1, [r4, #0]
 8007b40:	6054      	str	r4, [r2, #4]
 8007b42:	e7ca      	b.n	8007ada <_free_r+0x26>
 8007b44:	b003      	add	sp, #12
 8007b46:	bd30      	pop	{r4, r5, pc}
 8007b48:	20000488 	.word	0x20000488

08007b4c <malloc>:
 8007b4c:	4b02      	ldr	r3, [pc, #8]	; (8007b58 <malloc+0xc>)
 8007b4e:	4601      	mov	r1, r0
 8007b50:	6818      	ldr	r0, [r3, #0]
 8007b52:	f000 b823 	b.w	8007b9c <_malloc_r>
 8007b56:	bf00      	nop
 8007b58:	20000070 	.word	0x20000070

08007b5c <sbrk_aligned>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	4e0e      	ldr	r6, [pc, #56]	; (8007b98 <sbrk_aligned+0x3c>)
 8007b60:	460c      	mov	r4, r1
 8007b62:	6831      	ldr	r1, [r6, #0]
 8007b64:	4605      	mov	r5, r0
 8007b66:	b911      	cbnz	r1, 8007b6e <sbrk_aligned+0x12>
 8007b68:	f000 fcce 	bl	8008508 <_sbrk_r>
 8007b6c:	6030      	str	r0, [r6, #0]
 8007b6e:	4621      	mov	r1, r4
 8007b70:	4628      	mov	r0, r5
 8007b72:	f000 fcc9 	bl	8008508 <_sbrk_r>
 8007b76:	1c43      	adds	r3, r0, #1
 8007b78:	d00a      	beq.n	8007b90 <sbrk_aligned+0x34>
 8007b7a:	1cc4      	adds	r4, r0, #3
 8007b7c:	f024 0403 	bic.w	r4, r4, #3
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d007      	beq.n	8007b94 <sbrk_aligned+0x38>
 8007b84:	1a21      	subs	r1, r4, r0
 8007b86:	4628      	mov	r0, r5
 8007b88:	f000 fcbe 	bl	8008508 <_sbrk_r>
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	d101      	bne.n	8007b94 <sbrk_aligned+0x38>
 8007b90:	f04f 34ff 	mov.w	r4, #4294967295
 8007b94:	4620      	mov	r0, r4
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	2000048c 	.word	0x2000048c

08007b9c <_malloc_r>:
 8007b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ba0:	1ccd      	adds	r5, r1, #3
 8007ba2:	f025 0503 	bic.w	r5, r5, #3
 8007ba6:	3508      	adds	r5, #8
 8007ba8:	2d0c      	cmp	r5, #12
 8007baa:	bf38      	it	cc
 8007bac:	250c      	movcc	r5, #12
 8007bae:	2d00      	cmp	r5, #0
 8007bb0:	4607      	mov	r7, r0
 8007bb2:	db01      	blt.n	8007bb8 <_malloc_r+0x1c>
 8007bb4:	42a9      	cmp	r1, r5
 8007bb6:	d905      	bls.n	8007bc4 <_malloc_r+0x28>
 8007bb8:	230c      	movs	r3, #12
 8007bba:	603b      	str	r3, [r7, #0]
 8007bbc:	2600      	movs	r6, #0
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bc4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c98 <_malloc_r+0xfc>
 8007bc8:	f000 f868 	bl	8007c9c <__malloc_lock>
 8007bcc:	f8d8 3000 	ldr.w	r3, [r8]
 8007bd0:	461c      	mov	r4, r3
 8007bd2:	bb5c      	cbnz	r4, 8007c2c <_malloc_r+0x90>
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	f7ff ffc0 	bl	8007b5c <sbrk_aligned>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	4604      	mov	r4, r0
 8007be0:	d155      	bne.n	8007c8e <_malloc_r+0xf2>
 8007be2:	f8d8 4000 	ldr.w	r4, [r8]
 8007be6:	4626      	mov	r6, r4
 8007be8:	2e00      	cmp	r6, #0
 8007bea:	d145      	bne.n	8007c78 <_malloc_r+0xdc>
 8007bec:	2c00      	cmp	r4, #0
 8007bee:	d048      	beq.n	8007c82 <_malloc_r+0xe6>
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	4631      	mov	r1, r6
 8007bf4:	4638      	mov	r0, r7
 8007bf6:	eb04 0903 	add.w	r9, r4, r3
 8007bfa:	f000 fc85 	bl	8008508 <_sbrk_r>
 8007bfe:	4581      	cmp	r9, r0
 8007c00:	d13f      	bne.n	8007c82 <_malloc_r+0xe6>
 8007c02:	6821      	ldr	r1, [r4, #0]
 8007c04:	1a6d      	subs	r5, r5, r1
 8007c06:	4629      	mov	r1, r5
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f7ff ffa7 	bl	8007b5c <sbrk_aligned>
 8007c0e:	3001      	adds	r0, #1
 8007c10:	d037      	beq.n	8007c82 <_malloc_r+0xe6>
 8007c12:	6823      	ldr	r3, [r4, #0]
 8007c14:	442b      	add	r3, r5
 8007c16:	6023      	str	r3, [r4, #0]
 8007c18:	f8d8 3000 	ldr.w	r3, [r8]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d038      	beq.n	8007c92 <_malloc_r+0xf6>
 8007c20:	685a      	ldr	r2, [r3, #4]
 8007c22:	42a2      	cmp	r2, r4
 8007c24:	d12b      	bne.n	8007c7e <_malloc_r+0xe2>
 8007c26:	2200      	movs	r2, #0
 8007c28:	605a      	str	r2, [r3, #4]
 8007c2a:	e00f      	b.n	8007c4c <_malloc_r+0xb0>
 8007c2c:	6822      	ldr	r2, [r4, #0]
 8007c2e:	1b52      	subs	r2, r2, r5
 8007c30:	d41f      	bmi.n	8007c72 <_malloc_r+0xd6>
 8007c32:	2a0b      	cmp	r2, #11
 8007c34:	d917      	bls.n	8007c66 <_malloc_r+0xca>
 8007c36:	1961      	adds	r1, r4, r5
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	6025      	str	r5, [r4, #0]
 8007c3c:	bf18      	it	ne
 8007c3e:	6059      	strne	r1, [r3, #4]
 8007c40:	6863      	ldr	r3, [r4, #4]
 8007c42:	bf08      	it	eq
 8007c44:	f8c8 1000 	streq.w	r1, [r8]
 8007c48:	5162      	str	r2, [r4, r5]
 8007c4a:	604b      	str	r3, [r1, #4]
 8007c4c:	4638      	mov	r0, r7
 8007c4e:	f104 060b 	add.w	r6, r4, #11
 8007c52:	f000 f829 	bl	8007ca8 <__malloc_unlock>
 8007c56:	f026 0607 	bic.w	r6, r6, #7
 8007c5a:	1d23      	adds	r3, r4, #4
 8007c5c:	1af2      	subs	r2, r6, r3
 8007c5e:	d0ae      	beq.n	8007bbe <_malloc_r+0x22>
 8007c60:	1b9b      	subs	r3, r3, r6
 8007c62:	50a3      	str	r3, [r4, r2]
 8007c64:	e7ab      	b.n	8007bbe <_malloc_r+0x22>
 8007c66:	42a3      	cmp	r3, r4
 8007c68:	6862      	ldr	r2, [r4, #4]
 8007c6a:	d1dd      	bne.n	8007c28 <_malloc_r+0x8c>
 8007c6c:	f8c8 2000 	str.w	r2, [r8]
 8007c70:	e7ec      	b.n	8007c4c <_malloc_r+0xb0>
 8007c72:	4623      	mov	r3, r4
 8007c74:	6864      	ldr	r4, [r4, #4]
 8007c76:	e7ac      	b.n	8007bd2 <_malloc_r+0x36>
 8007c78:	4634      	mov	r4, r6
 8007c7a:	6876      	ldr	r6, [r6, #4]
 8007c7c:	e7b4      	b.n	8007be8 <_malloc_r+0x4c>
 8007c7e:	4613      	mov	r3, r2
 8007c80:	e7cc      	b.n	8007c1c <_malloc_r+0x80>
 8007c82:	230c      	movs	r3, #12
 8007c84:	603b      	str	r3, [r7, #0]
 8007c86:	4638      	mov	r0, r7
 8007c88:	f000 f80e 	bl	8007ca8 <__malloc_unlock>
 8007c8c:	e797      	b.n	8007bbe <_malloc_r+0x22>
 8007c8e:	6025      	str	r5, [r4, #0]
 8007c90:	e7dc      	b.n	8007c4c <_malloc_r+0xb0>
 8007c92:	605b      	str	r3, [r3, #4]
 8007c94:	deff      	udf	#255	; 0xff
 8007c96:	bf00      	nop
 8007c98:	20000488 	.word	0x20000488

08007c9c <__malloc_lock>:
 8007c9c:	4801      	ldr	r0, [pc, #4]	; (8007ca4 <__malloc_lock+0x8>)
 8007c9e:	f7ff b88c 	b.w	8006dba <__retarget_lock_acquire_recursive>
 8007ca2:	bf00      	nop
 8007ca4:	20000484 	.word	0x20000484

08007ca8 <__malloc_unlock>:
 8007ca8:	4801      	ldr	r0, [pc, #4]	; (8007cb0 <__malloc_unlock+0x8>)
 8007caa:	f7ff b887 	b.w	8006dbc <__retarget_lock_release_recursive>
 8007cae:	bf00      	nop
 8007cb0:	20000484 	.word	0x20000484

08007cb4 <_Balloc>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	69c6      	ldr	r6, [r0, #28]
 8007cb8:	4604      	mov	r4, r0
 8007cba:	460d      	mov	r5, r1
 8007cbc:	b976      	cbnz	r6, 8007cdc <_Balloc+0x28>
 8007cbe:	2010      	movs	r0, #16
 8007cc0:	f7ff ff44 	bl	8007b4c <malloc>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	61e0      	str	r0, [r4, #28]
 8007cc8:	b920      	cbnz	r0, 8007cd4 <_Balloc+0x20>
 8007cca:	4b18      	ldr	r3, [pc, #96]	; (8007d2c <_Balloc+0x78>)
 8007ccc:	4818      	ldr	r0, [pc, #96]	; (8007d30 <_Balloc+0x7c>)
 8007cce:	216b      	movs	r1, #107	; 0x6b
 8007cd0:	f000 fc38 	bl	8008544 <__assert_func>
 8007cd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cd8:	6006      	str	r6, [r0, #0]
 8007cda:	60c6      	str	r6, [r0, #12]
 8007cdc:	69e6      	ldr	r6, [r4, #28]
 8007cde:	68f3      	ldr	r3, [r6, #12]
 8007ce0:	b183      	cbz	r3, 8007d04 <_Balloc+0x50>
 8007ce2:	69e3      	ldr	r3, [r4, #28]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cea:	b9b8      	cbnz	r0, 8007d1c <_Balloc+0x68>
 8007cec:	2101      	movs	r1, #1
 8007cee:	fa01 f605 	lsl.w	r6, r1, r5
 8007cf2:	1d72      	adds	r2, r6, #5
 8007cf4:	0092      	lsls	r2, r2, #2
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f000 fc42 	bl	8008580 <_calloc_r>
 8007cfc:	b160      	cbz	r0, 8007d18 <_Balloc+0x64>
 8007cfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d02:	e00e      	b.n	8007d22 <_Balloc+0x6e>
 8007d04:	2221      	movs	r2, #33	; 0x21
 8007d06:	2104      	movs	r1, #4
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f000 fc39 	bl	8008580 <_calloc_r>
 8007d0e:	69e3      	ldr	r3, [r4, #28]
 8007d10:	60f0      	str	r0, [r6, #12]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1e4      	bne.n	8007ce2 <_Balloc+0x2e>
 8007d18:	2000      	movs	r0, #0
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	6802      	ldr	r2, [r0, #0]
 8007d1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d22:	2300      	movs	r3, #0
 8007d24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d28:	e7f7      	b.n	8007d1a <_Balloc+0x66>
 8007d2a:	bf00      	nop
 8007d2c:	08008bf1 	.word	0x08008bf1
 8007d30:	08008c71 	.word	0x08008c71

08007d34 <_Bfree>:
 8007d34:	b570      	push	{r4, r5, r6, lr}
 8007d36:	69c6      	ldr	r6, [r0, #28]
 8007d38:	4605      	mov	r5, r0
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	b976      	cbnz	r6, 8007d5c <_Bfree+0x28>
 8007d3e:	2010      	movs	r0, #16
 8007d40:	f7ff ff04 	bl	8007b4c <malloc>
 8007d44:	4602      	mov	r2, r0
 8007d46:	61e8      	str	r0, [r5, #28]
 8007d48:	b920      	cbnz	r0, 8007d54 <_Bfree+0x20>
 8007d4a:	4b09      	ldr	r3, [pc, #36]	; (8007d70 <_Bfree+0x3c>)
 8007d4c:	4809      	ldr	r0, [pc, #36]	; (8007d74 <_Bfree+0x40>)
 8007d4e:	218f      	movs	r1, #143	; 0x8f
 8007d50:	f000 fbf8 	bl	8008544 <__assert_func>
 8007d54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d58:	6006      	str	r6, [r0, #0]
 8007d5a:	60c6      	str	r6, [r0, #12]
 8007d5c:	b13c      	cbz	r4, 8007d6e <_Bfree+0x3a>
 8007d5e:	69eb      	ldr	r3, [r5, #28]
 8007d60:	6862      	ldr	r2, [r4, #4]
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d68:	6021      	str	r1, [r4, #0]
 8007d6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}
 8007d70:	08008bf1 	.word	0x08008bf1
 8007d74:	08008c71 	.word	0x08008c71

08007d78 <__multadd>:
 8007d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d7c:	690d      	ldr	r5, [r1, #16]
 8007d7e:	4607      	mov	r7, r0
 8007d80:	460c      	mov	r4, r1
 8007d82:	461e      	mov	r6, r3
 8007d84:	f101 0c14 	add.w	ip, r1, #20
 8007d88:	2000      	movs	r0, #0
 8007d8a:	f8dc 3000 	ldr.w	r3, [ip]
 8007d8e:	b299      	uxth	r1, r3
 8007d90:	fb02 6101 	mla	r1, r2, r1, r6
 8007d94:	0c1e      	lsrs	r6, r3, #16
 8007d96:	0c0b      	lsrs	r3, r1, #16
 8007d98:	fb02 3306 	mla	r3, r2, r6, r3
 8007d9c:	b289      	uxth	r1, r1
 8007d9e:	3001      	adds	r0, #1
 8007da0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007da4:	4285      	cmp	r5, r0
 8007da6:	f84c 1b04 	str.w	r1, [ip], #4
 8007daa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007dae:	dcec      	bgt.n	8007d8a <__multadd+0x12>
 8007db0:	b30e      	cbz	r6, 8007df6 <__multadd+0x7e>
 8007db2:	68a3      	ldr	r3, [r4, #8]
 8007db4:	42ab      	cmp	r3, r5
 8007db6:	dc19      	bgt.n	8007dec <__multadd+0x74>
 8007db8:	6861      	ldr	r1, [r4, #4]
 8007dba:	4638      	mov	r0, r7
 8007dbc:	3101      	adds	r1, #1
 8007dbe:	f7ff ff79 	bl	8007cb4 <_Balloc>
 8007dc2:	4680      	mov	r8, r0
 8007dc4:	b928      	cbnz	r0, 8007dd2 <__multadd+0x5a>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	4b0c      	ldr	r3, [pc, #48]	; (8007dfc <__multadd+0x84>)
 8007dca:	480d      	ldr	r0, [pc, #52]	; (8007e00 <__multadd+0x88>)
 8007dcc:	21ba      	movs	r1, #186	; 0xba
 8007dce:	f000 fbb9 	bl	8008544 <__assert_func>
 8007dd2:	6922      	ldr	r2, [r4, #16]
 8007dd4:	3202      	adds	r2, #2
 8007dd6:	f104 010c 	add.w	r1, r4, #12
 8007dda:	0092      	lsls	r2, r2, #2
 8007ddc:	300c      	adds	r0, #12
 8007dde:	f000 fba3 	bl	8008528 <memcpy>
 8007de2:	4621      	mov	r1, r4
 8007de4:	4638      	mov	r0, r7
 8007de6:	f7ff ffa5 	bl	8007d34 <_Bfree>
 8007dea:	4644      	mov	r4, r8
 8007dec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007df0:	3501      	adds	r5, #1
 8007df2:	615e      	str	r6, [r3, #20]
 8007df4:	6125      	str	r5, [r4, #16]
 8007df6:	4620      	mov	r0, r4
 8007df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dfc:	08008c60 	.word	0x08008c60
 8007e00:	08008c71 	.word	0x08008c71

08007e04 <__hi0bits>:
 8007e04:	0c03      	lsrs	r3, r0, #16
 8007e06:	041b      	lsls	r3, r3, #16
 8007e08:	b9d3      	cbnz	r3, 8007e40 <__hi0bits+0x3c>
 8007e0a:	0400      	lsls	r0, r0, #16
 8007e0c:	2310      	movs	r3, #16
 8007e0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e12:	bf04      	itt	eq
 8007e14:	0200      	lsleq	r0, r0, #8
 8007e16:	3308      	addeq	r3, #8
 8007e18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e1c:	bf04      	itt	eq
 8007e1e:	0100      	lsleq	r0, r0, #4
 8007e20:	3304      	addeq	r3, #4
 8007e22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e26:	bf04      	itt	eq
 8007e28:	0080      	lsleq	r0, r0, #2
 8007e2a:	3302      	addeq	r3, #2
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	db05      	blt.n	8007e3c <__hi0bits+0x38>
 8007e30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e34:	f103 0301 	add.w	r3, r3, #1
 8007e38:	bf08      	it	eq
 8007e3a:	2320      	moveq	r3, #32
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	4770      	bx	lr
 8007e40:	2300      	movs	r3, #0
 8007e42:	e7e4      	b.n	8007e0e <__hi0bits+0xa>

08007e44 <__lo0bits>:
 8007e44:	6803      	ldr	r3, [r0, #0]
 8007e46:	f013 0207 	ands.w	r2, r3, #7
 8007e4a:	d00c      	beq.n	8007e66 <__lo0bits+0x22>
 8007e4c:	07d9      	lsls	r1, r3, #31
 8007e4e:	d422      	bmi.n	8007e96 <__lo0bits+0x52>
 8007e50:	079a      	lsls	r2, r3, #30
 8007e52:	bf49      	itett	mi
 8007e54:	085b      	lsrmi	r3, r3, #1
 8007e56:	089b      	lsrpl	r3, r3, #2
 8007e58:	6003      	strmi	r3, [r0, #0]
 8007e5a:	2201      	movmi	r2, #1
 8007e5c:	bf5c      	itt	pl
 8007e5e:	6003      	strpl	r3, [r0, #0]
 8007e60:	2202      	movpl	r2, #2
 8007e62:	4610      	mov	r0, r2
 8007e64:	4770      	bx	lr
 8007e66:	b299      	uxth	r1, r3
 8007e68:	b909      	cbnz	r1, 8007e6e <__lo0bits+0x2a>
 8007e6a:	0c1b      	lsrs	r3, r3, #16
 8007e6c:	2210      	movs	r2, #16
 8007e6e:	b2d9      	uxtb	r1, r3
 8007e70:	b909      	cbnz	r1, 8007e76 <__lo0bits+0x32>
 8007e72:	3208      	adds	r2, #8
 8007e74:	0a1b      	lsrs	r3, r3, #8
 8007e76:	0719      	lsls	r1, r3, #28
 8007e78:	bf04      	itt	eq
 8007e7a:	091b      	lsreq	r3, r3, #4
 8007e7c:	3204      	addeq	r2, #4
 8007e7e:	0799      	lsls	r1, r3, #30
 8007e80:	bf04      	itt	eq
 8007e82:	089b      	lsreq	r3, r3, #2
 8007e84:	3202      	addeq	r2, #2
 8007e86:	07d9      	lsls	r1, r3, #31
 8007e88:	d403      	bmi.n	8007e92 <__lo0bits+0x4e>
 8007e8a:	085b      	lsrs	r3, r3, #1
 8007e8c:	f102 0201 	add.w	r2, r2, #1
 8007e90:	d003      	beq.n	8007e9a <__lo0bits+0x56>
 8007e92:	6003      	str	r3, [r0, #0]
 8007e94:	e7e5      	b.n	8007e62 <__lo0bits+0x1e>
 8007e96:	2200      	movs	r2, #0
 8007e98:	e7e3      	b.n	8007e62 <__lo0bits+0x1e>
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	e7e1      	b.n	8007e62 <__lo0bits+0x1e>
	...

08007ea0 <__i2b>:
 8007ea0:	b510      	push	{r4, lr}
 8007ea2:	460c      	mov	r4, r1
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	f7ff ff05 	bl	8007cb4 <_Balloc>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	b928      	cbnz	r0, 8007eba <__i2b+0x1a>
 8007eae:	4b05      	ldr	r3, [pc, #20]	; (8007ec4 <__i2b+0x24>)
 8007eb0:	4805      	ldr	r0, [pc, #20]	; (8007ec8 <__i2b+0x28>)
 8007eb2:	f240 1145 	movw	r1, #325	; 0x145
 8007eb6:	f000 fb45 	bl	8008544 <__assert_func>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	6144      	str	r4, [r0, #20]
 8007ebe:	6103      	str	r3, [r0, #16]
 8007ec0:	bd10      	pop	{r4, pc}
 8007ec2:	bf00      	nop
 8007ec4:	08008c60 	.word	0x08008c60
 8007ec8:	08008c71 	.word	0x08008c71

08007ecc <__multiply>:
 8007ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed0:	4691      	mov	r9, r2
 8007ed2:	690a      	ldr	r2, [r1, #16]
 8007ed4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	bfb8      	it	lt
 8007edc:	460b      	movlt	r3, r1
 8007ede:	460c      	mov	r4, r1
 8007ee0:	bfbc      	itt	lt
 8007ee2:	464c      	movlt	r4, r9
 8007ee4:	4699      	movlt	r9, r3
 8007ee6:	6927      	ldr	r7, [r4, #16]
 8007ee8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007eec:	68a3      	ldr	r3, [r4, #8]
 8007eee:	6861      	ldr	r1, [r4, #4]
 8007ef0:	eb07 060a 	add.w	r6, r7, sl
 8007ef4:	42b3      	cmp	r3, r6
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	bfb8      	it	lt
 8007efa:	3101      	addlt	r1, #1
 8007efc:	f7ff feda 	bl	8007cb4 <_Balloc>
 8007f00:	b930      	cbnz	r0, 8007f10 <__multiply+0x44>
 8007f02:	4602      	mov	r2, r0
 8007f04:	4b44      	ldr	r3, [pc, #272]	; (8008018 <__multiply+0x14c>)
 8007f06:	4845      	ldr	r0, [pc, #276]	; (800801c <__multiply+0x150>)
 8007f08:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f0c:	f000 fb1a 	bl	8008544 <__assert_func>
 8007f10:	f100 0514 	add.w	r5, r0, #20
 8007f14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f18:	462b      	mov	r3, r5
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	4543      	cmp	r3, r8
 8007f1e:	d321      	bcc.n	8007f64 <__multiply+0x98>
 8007f20:	f104 0314 	add.w	r3, r4, #20
 8007f24:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f28:	f109 0314 	add.w	r3, r9, #20
 8007f2c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f30:	9202      	str	r2, [sp, #8]
 8007f32:	1b3a      	subs	r2, r7, r4
 8007f34:	3a15      	subs	r2, #21
 8007f36:	f022 0203 	bic.w	r2, r2, #3
 8007f3a:	3204      	adds	r2, #4
 8007f3c:	f104 0115 	add.w	r1, r4, #21
 8007f40:	428f      	cmp	r7, r1
 8007f42:	bf38      	it	cc
 8007f44:	2204      	movcc	r2, #4
 8007f46:	9201      	str	r2, [sp, #4]
 8007f48:	9a02      	ldr	r2, [sp, #8]
 8007f4a:	9303      	str	r3, [sp, #12]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d80c      	bhi.n	8007f6a <__multiply+0x9e>
 8007f50:	2e00      	cmp	r6, #0
 8007f52:	dd03      	ble.n	8007f5c <__multiply+0x90>
 8007f54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d05b      	beq.n	8008014 <__multiply+0x148>
 8007f5c:	6106      	str	r6, [r0, #16]
 8007f5e:	b005      	add	sp, #20
 8007f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f64:	f843 2b04 	str.w	r2, [r3], #4
 8007f68:	e7d8      	b.n	8007f1c <__multiply+0x50>
 8007f6a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f6e:	f1ba 0f00 	cmp.w	sl, #0
 8007f72:	d024      	beq.n	8007fbe <__multiply+0xf2>
 8007f74:	f104 0e14 	add.w	lr, r4, #20
 8007f78:	46a9      	mov	r9, r5
 8007f7a:	f04f 0c00 	mov.w	ip, #0
 8007f7e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007f82:	f8d9 1000 	ldr.w	r1, [r9]
 8007f86:	fa1f fb82 	uxth.w	fp, r2
 8007f8a:	b289      	uxth	r1, r1
 8007f8c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007f90:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007f94:	f8d9 2000 	ldr.w	r2, [r9]
 8007f98:	4461      	add	r1, ip
 8007f9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007f9e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007fa2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fa6:	b289      	uxth	r1, r1
 8007fa8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fac:	4577      	cmp	r7, lr
 8007fae:	f849 1b04 	str.w	r1, [r9], #4
 8007fb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fb6:	d8e2      	bhi.n	8007f7e <__multiply+0xb2>
 8007fb8:	9a01      	ldr	r2, [sp, #4]
 8007fba:	f845 c002 	str.w	ip, [r5, r2]
 8007fbe:	9a03      	ldr	r2, [sp, #12]
 8007fc0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	f1b9 0f00 	cmp.w	r9, #0
 8007fca:	d021      	beq.n	8008010 <__multiply+0x144>
 8007fcc:	6829      	ldr	r1, [r5, #0]
 8007fce:	f104 0c14 	add.w	ip, r4, #20
 8007fd2:	46ae      	mov	lr, r5
 8007fd4:	f04f 0a00 	mov.w	sl, #0
 8007fd8:	f8bc b000 	ldrh.w	fp, [ip]
 8007fdc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007fe0:	fb09 220b 	mla	r2, r9, fp, r2
 8007fe4:	4452      	add	r2, sl
 8007fe6:	b289      	uxth	r1, r1
 8007fe8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fec:	f84e 1b04 	str.w	r1, [lr], #4
 8007ff0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ff4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ff8:	f8be 1000 	ldrh.w	r1, [lr]
 8007ffc:	fb09 110a 	mla	r1, r9, sl, r1
 8008000:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008004:	4567      	cmp	r7, ip
 8008006:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800800a:	d8e5      	bhi.n	8007fd8 <__multiply+0x10c>
 800800c:	9a01      	ldr	r2, [sp, #4]
 800800e:	50a9      	str	r1, [r5, r2]
 8008010:	3504      	adds	r5, #4
 8008012:	e799      	b.n	8007f48 <__multiply+0x7c>
 8008014:	3e01      	subs	r6, #1
 8008016:	e79b      	b.n	8007f50 <__multiply+0x84>
 8008018:	08008c60 	.word	0x08008c60
 800801c:	08008c71 	.word	0x08008c71

08008020 <__pow5mult>:
 8008020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008024:	4615      	mov	r5, r2
 8008026:	f012 0203 	ands.w	r2, r2, #3
 800802a:	4606      	mov	r6, r0
 800802c:	460f      	mov	r7, r1
 800802e:	d007      	beq.n	8008040 <__pow5mult+0x20>
 8008030:	4c25      	ldr	r4, [pc, #148]	; (80080c8 <__pow5mult+0xa8>)
 8008032:	3a01      	subs	r2, #1
 8008034:	2300      	movs	r3, #0
 8008036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800803a:	f7ff fe9d 	bl	8007d78 <__multadd>
 800803e:	4607      	mov	r7, r0
 8008040:	10ad      	asrs	r5, r5, #2
 8008042:	d03d      	beq.n	80080c0 <__pow5mult+0xa0>
 8008044:	69f4      	ldr	r4, [r6, #28]
 8008046:	b97c      	cbnz	r4, 8008068 <__pow5mult+0x48>
 8008048:	2010      	movs	r0, #16
 800804a:	f7ff fd7f 	bl	8007b4c <malloc>
 800804e:	4602      	mov	r2, r0
 8008050:	61f0      	str	r0, [r6, #28]
 8008052:	b928      	cbnz	r0, 8008060 <__pow5mult+0x40>
 8008054:	4b1d      	ldr	r3, [pc, #116]	; (80080cc <__pow5mult+0xac>)
 8008056:	481e      	ldr	r0, [pc, #120]	; (80080d0 <__pow5mult+0xb0>)
 8008058:	f240 11b3 	movw	r1, #435	; 0x1b3
 800805c:	f000 fa72 	bl	8008544 <__assert_func>
 8008060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008064:	6004      	str	r4, [r0, #0]
 8008066:	60c4      	str	r4, [r0, #12]
 8008068:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800806c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008070:	b94c      	cbnz	r4, 8008086 <__pow5mult+0x66>
 8008072:	f240 2171 	movw	r1, #625	; 0x271
 8008076:	4630      	mov	r0, r6
 8008078:	f7ff ff12 	bl	8007ea0 <__i2b>
 800807c:	2300      	movs	r3, #0
 800807e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008082:	4604      	mov	r4, r0
 8008084:	6003      	str	r3, [r0, #0]
 8008086:	f04f 0900 	mov.w	r9, #0
 800808a:	07eb      	lsls	r3, r5, #31
 800808c:	d50a      	bpl.n	80080a4 <__pow5mult+0x84>
 800808e:	4639      	mov	r1, r7
 8008090:	4622      	mov	r2, r4
 8008092:	4630      	mov	r0, r6
 8008094:	f7ff ff1a 	bl	8007ecc <__multiply>
 8008098:	4639      	mov	r1, r7
 800809a:	4680      	mov	r8, r0
 800809c:	4630      	mov	r0, r6
 800809e:	f7ff fe49 	bl	8007d34 <_Bfree>
 80080a2:	4647      	mov	r7, r8
 80080a4:	106d      	asrs	r5, r5, #1
 80080a6:	d00b      	beq.n	80080c0 <__pow5mult+0xa0>
 80080a8:	6820      	ldr	r0, [r4, #0]
 80080aa:	b938      	cbnz	r0, 80080bc <__pow5mult+0x9c>
 80080ac:	4622      	mov	r2, r4
 80080ae:	4621      	mov	r1, r4
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7ff ff0b 	bl	8007ecc <__multiply>
 80080b6:	6020      	str	r0, [r4, #0]
 80080b8:	f8c0 9000 	str.w	r9, [r0]
 80080bc:	4604      	mov	r4, r0
 80080be:	e7e4      	b.n	800808a <__pow5mult+0x6a>
 80080c0:	4638      	mov	r0, r7
 80080c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c6:	bf00      	nop
 80080c8:	08008dc0 	.word	0x08008dc0
 80080cc:	08008bf1 	.word	0x08008bf1
 80080d0:	08008c71 	.word	0x08008c71

080080d4 <__lshift>:
 80080d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d8:	460c      	mov	r4, r1
 80080da:	6849      	ldr	r1, [r1, #4]
 80080dc:	6923      	ldr	r3, [r4, #16]
 80080de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080e2:	68a3      	ldr	r3, [r4, #8]
 80080e4:	4607      	mov	r7, r0
 80080e6:	4691      	mov	r9, r2
 80080e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080ec:	f108 0601 	add.w	r6, r8, #1
 80080f0:	42b3      	cmp	r3, r6
 80080f2:	db0b      	blt.n	800810c <__lshift+0x38>
 80080f4:	4638      	mov	r0, r7
 80080f6:	f7ff fddd 	bl	8007cb4 <_Balloc>
 80080fa:	4605      	mov	r5, r0
 80080fc:	b948      	cbnz	r0, 8008112 <__lshift+0x3e>
 80080fe:	4602      	mov	r2, r0
 8008100:	4b28      	ldr	r3, [pc, #160]	; (80081a4 <__lshift+0xd0>)
 8008102:	4829      	ldr	r0, [pc, #164]	; (80081a8 <__lshift+0xd4>)
 8008104:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008108:	f000 fa1c 	bl	8008544 <__assert_func>
 800810c:	3101      	adds	r1, #1
 800810e:	005b      	lsls	r3, r3, #1
 8008110:	e7ee      	b.n	80080f0 <__lshift+0x1c>
 8008112:	2300      	movs	r3, #0
 8008114:	f100 0114 	add.w	r1, r0, #20
 8008118:	f100 0210 	add.w	r2, r0, #16
 800811c:	4618      	mov	r0, r3
 800811e:	4553      	cmp	r3, sl
 8008120:	db33      	blt.n	800818a <__lshift+0xb6>
 8008122:	6920      	ldr	r0, [r4, #16]
 8008124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008128:	f104 0314 	add.w	r3, r4, #20
 800812c:	f019 091f 	ands.w	r9, r9, #31
 8008130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008134:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008138:	d02b      	beq.n	8008192 <__lshift+0xbe>
 800813a:	f1c9 0e20 	rsb	lr, r9, #32
 800813e:	468a      	mov	sl, r1
 8008140:	2200      	movs	r2, #0
 8008142:	6818      	ldr	r0, [r3, #0]
 8008144:	fa00 f009 	lsl.w	r0, r0, r9
 8008148:	4310      	orrs	r0, r2
 800814a:	f84a 0b04 	str.w	r0, [sl], #4
 800814e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008152:	459c      	cmp	ip, r3
 8008154:	fa22 f20e 	lsr.w	r2, r2, lr
 8008158:	d8f3      	bhi.n	8008142 <__lshift+0x6e>
 800815a:	ebac 0304 	sub.w	r3, ip, r4
 800815e:	3b15      	subs	r3, #21
 8008160:	f023 0303 	bic.w	r3, r3, #3
 8008164:	3304      	adds	r3, #4
 8008166:	f104 0015 	add.w	r0, r4, #21
 800816a:	4584      	cmp	ip, r0
 800816c:	bf38      	it	cc
 800816e:	2304      	movcc	r3, #4
 8008170:	50ca      	str	r2, [r1, r3]
 8008172:	b10a      	cbz	r2, 8008178 <__lshift+0xa4>
 8008174:	f108 0602 	add.w	r6, r8, #2
 8008178:	3e01      	subs	r6, #1
 800817a:	4638      	mov	r0, r7
 800817c:	612e      	str	r6, [r5, #16]
 800817e:	4621      	mov	r1, r4
 8008180:	f7ff fdd8 	bl	8007d34 <_Bfree>
 8008184:	4628      	mov	r0, r5
 8008186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800818a:	f842 0f04 	str.w	r0, [r2, #4]!
 800818e:	3301      	adds	r3, #1
 8008190:	e7c5      	b.n	800811e <__lshift+0x4a>
 8008192:	3904      	subs	r1, #4
 8008194:	f853 2b04 	ldr.w	r2, [r3], #4
 8008198:	f841 2f04 	str.w	r2, [r1, #4]!
 800819c:	459c      	cmp	ip, r3
 800819e:	d8f9      	bhi.n	8008194 <__lshift+0xc0>
 80081a0:	e7ea      	b.n	8008178 <__lshift+0xa4>
 80081a2:	bf00      	nop
 80081a4:	08008c60 	.word	0x08008c60
 80081a8:	08008c71 	.word	0x08008c71

080081ac <__mcmp>:
 80081ac:	b530      	push	{r4, r5, lr}
 80081ae:	6902      	ldr	r2, [r0, #16]
 80081b0:	690c      	ldr	r4, [r1, #16]
 80081b2:	1b12      	subs	r2, r2, r4
 80081b4:	d10e      	bne.n	80081d4 <__mcmp+0x28>
 80081b6:	f100 0314 	add.w	r3, r0, #20
 80081ba:	3114      	adds	r1, #20
 80081bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80081c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80081cc:	42a5      	cmp	r5, r4
 80081ce:	d003      	beq.n	80081d8 <__mcmp+0x2c>
 80081d0:	d305      	bcc.n	80081de <__mcmp+0x32>
 80081d2:	2201      	movs	r2, #1
 80081d4:	4610      	mov	r0, r2
 80081d6:	bd30      	pop	{r4, r5, pc}
 80081d8:	4283      	cmp	r3, r0
 80081da:	d3f3      	bcc.n	80081c4 <__mcmp+0x18>
 80081dc:	e7fa      	b.n	80081d4 <__mcmp+0x28>
 80081de:	f04f 32ff 	mov.w	r2, #4294967295
 80081e2:	e7f7      	b.n	80081d4 <__mcmp+0x28>

080081e4 <__mdiff>:
 80081e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	460c      	mov	r4, r1
 80081ea:	4606      	mov	r6, r0
 80081ec:	4611      	mov	r1, r2
 80081ee:	4620      	mov	r0, r4
 80081f0:	4690      	mov	r8, r2
 80081f2:	f7ff ffdb 	bl	80081ac <__mcmp>
 80081f6:	1e05      	subs	r5, r0, #0
 80081f8:	d110      	bne.n	800821c <__mdiff+0x38>
 80081fa:	4629      	mov	r1, r5
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7ff fd59 	bl	8007cb4 <_Balloc>
 8008202:	b930      	cbnz	r0, 8008212 <__mdiff+0x2e>
 8008204:	4b3a      	ldr	r3, [pc, #232]	; (80082f0 <__mdiff+0x10c>)
 8008206:	4602      	mov	r2, r0
 8008208:	f240 2137 	movw	r1, #567	; 0x237
 800820c:	4839      	ldr	r0, [pc, #228]	; (80082f4 <__mdiff+0x110>)
 800820e:	f000 f999 	bl	8008544 <__assert_func>
 8008212:	2301      	movs	r3, #1
 8008214:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800821c:	bfa4      	itt	ge
 800821e:	4643      	movge	r3, r8
 8008220:	46a0      	movge	r8, r4
 8008222:	4630      	mov	r0, r6
 8008224:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008228:	bfa6      	itte	ge
 800822a:	461c      	movge	r4, r3
 800822c:	2500      	movge	r5, #0
 800822e:	2501      	movlt	r5, #1
 8008230:	f7ff fd40 	bl	8007cb4 <_Balloc>
 8008234:	b920      	cbnz	r0, 8008240 <__mdiff+0x5c>
 8008236:	4b2e      	ldr	r3, [pc, #184]	; (80082f0 <__mdiff+0x10c>)
 8008238:	4602      	mov	r2, r0
 800823a:	f240 2145 	movw	r1, #581	; 0x245
 800823e:	e7e5      	b.n	800820c <__mdiff+0x28>
 8008240:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008244:	6926      	ldr	r6, [r4, #16]
 8008246:	60c5      	str	r5, [r0, #12]
 8008248:	f104 0914 	add.w	r9, r4, #20
 800824c:	f108 0514 	add.w	r5, r8, #20
 8008250:	f100 0e14 	add.w	lr, r0, #20
 8008254:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008258:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800825c:	f108 0210 	add.w	r2, r8, #16
 8008260:	46f2      	mov	sl, lr
 8008262:	2100      	movs	r1, #0
 8008264:	f859 3b04 	ldr.w	r3, [r9], #4
 8008268:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800826c:	fa11 f88b 	uxtah	r8, r1, fp
 8008270:	b299      	uxth	r1, r3
 8008272:	0c1b      	lsrs	r3, r3, #16
 8008274:	eba8 0801 	sub.w	r8, r8, r1
 8008278:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800827c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008280:	fa1f f888 	uxth.w	r8, r8
 8008284:	1419      	asrs	r1, r3, #16
 8008286:	454e      	cmp	r6, r9
 8008288:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800828c:	f84a 3b04 	str.w	r3, [sl], #4
 8008290:	d8e8      	bhi.n	8008264 <__mdiff+0x80>
 8008292:	1b33      	subs	r3, r6, r4
 8008294:	3b15      	subs	r3, #21
 8008296:	f023 0303 	bic.w	r3, r3, #3
 800829a:	3304      	adds	r3, #4
 800829c:	3415      	adds	r4, #21
 800829e:	42a6      	cmp	r6, r4
 80082a0:	bf38      	it	cc
 80082a2:	2304      	movcc	r3, #4
 80082a4:	441d      	add	r5, r3
 80082a6:	4473      	add	r3, lr
 80082a8:	469e      	mov	lr, r3
 80082aa:	462e      	mov	r6, r5
 80082ac:	4566      	cmp	r6, ip
 80082ae:	d30e      	bcc.n	80082ce <__mdiff+0xea>
 80082b0:	f10c 0203 	add.w	r2, ip, #3
 80082b4:	1b52      	subs	r2, r2, r5
 80082b6:	f022 0203 	bic.w	r2, r2, #3
 80082ba:	3d03      	subs	r5, #3
 80082bc:	45ac      	cmp	ip, r5
 80082be:	bf38      	it	cc
 80082c0:	2200      	movcc	r2, #0
 80082c2:	4413      	add	r3, r2
 80082c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80082c8:	b17a      	cbz	r2, 80082ea <__mdiff+0x106>
 80082ca:	6107      	str	r7, [r0, #16]
 80082cc:	e7a4      	b.n	8008218 <__mdiff+0x34>
 80082ce:	f856 8b04 	ldr.w	r8, [r6], #4
 80082d2:	fa11 f288 	uxtah	r2, r1, r8
 80082d6:	1414      	asrs	r4, r2, #16
 80082d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80082dc:	b292      	uxth	r2, r2
 80082de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80082e2:	f84e 2b04 	str.w	r2, [lr], #4
 80082e6:	1421      	asrs	r1, r4, #16
 80082e8:	e7e0      	b.n	80082ac <__mdiff+0xc8>
 80082ea:	3f01      	subs	r7, #1
 80082ec:	e7ea      	b.n	80082c4 <__mdiff+0xe0>
 80082ee:	bf00      	nop
 80082f0:	08008c60 	.word	0x08008c60
 80082f4:	08008c71 	.word	0x08008c71

080082f8 <__d2b>:
 80082f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082fc:	460f      	mov	r7, r1
 80082fe:	2101      	movs	r1, #1
 8008300:	ec59 8b10 	vmov	r8, r9, d0
 8008304:	4616      	mov	r6, r2
 8008306:	f7ff fcd5 	bl	8007cb4 <_Balloc>
 800830a:	4604      	mov	r4, r0
 800830c:	b930      	cbnz	r0, 800831c <__d2b+0x24>
 800830e:	4602      	mov	r2, r0
 8008310:	4b24      	ldr	r3, [pc, #144]	; (80083a4 <__d2b+0xac>)
 8008312:	4825      	ldr	r0, [pc, #148]	; (80083a8 <__d2b+0xb0>)
 8008314:	f240 310f 	movw	r1, #783	; 0x30f
 8008318:	f000 f914 	bl	8008544 <__assert_func>
 800831c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008320:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008324:	bb2d      	cbnz	r5, 8008372 <__d2b+0x7a>
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	f1b8 0300 	subs.w	r3, r8, #0
 800832c:	d026      	beq.n	800837c <__d2b+0x84>
 800832e:	4668      	mov	r0, sp
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	f7ff fd87 	bl	8007e44 <__lo0bits>
 8008336:	e9dd 1200 	ldrd	r1, r2, [sp]
 800833a:	b1e8      	cbz	r0, 8008378 <__d2b+0x80>
 800833c:	f1c0 0320 	rsb	r3, r0, #32
 8008340:	fa02 f303 	lsl.w	r3, r2, r3
 8008344:	430b      	orrs	r3, r1
 8008346:	40c2      	lsrs	r2, r0
 8008348:	6163      	str	r3, [r4, #20]
 800834a:	9201      	str	r2, [sp, #4]
 800834c:	9b01      	ldr	r3, [sp, #4]
 800834e:	61a3      	str	r3, [r4, #24]
 8008350:	2b00      	cmp	r3, #0
 8008352:	bf14      	ite	ne
 8008354:	2202      	movne	r2, #2
 8008356:	2201      	moveq	r2, #1
 8008358:	6122      	str	r2, [r4, #16]
 800835a:	b1bd      	cbz	r5, 800838c <__d2b+0x94>
 800835c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008360:	4405      	add	r5, r0
 8008362:	603d      	str	r5, [r7, #0]
 8008364:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008368:	6030      	str	r0, [r6, #0]
 800836a:	4620      	mov	r0, r4
 800836c:	b003      	add	sp, #12
 800836e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008372:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008376:	e7d6      	b.n	8008326 <__d2b+0x2e>
 8008378:	6161      	str	r1, [r4, #20]
 800837a:	e7e7      	b.n	800834c <__d2b+0x54>
 800837c:	a801      	add	r0, sp, #4
 800837e:	f7ff fd61 	bl	8007e44 <__lo0bits>
 8008382:	9b01      	ldr	r3, [sp, #4]
 8008384:	6163      	str	r3, [r4, #20]
 8008386:	3020      	adds	r0, #32
 8008388:	2201      	movs	r2, #1
 800838a:	e7e5      	b.n	8008358 <__d2b+0x60>
 800838c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008390:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008394:	6038      	str	r0, [r7, #0]
 8008396:	6918      	ldr	r0, [r3, #16]
 8008398:	f7ff fd34 	bl	8007e04 <__hi0bits>
 800839c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083a0:	e7e2      	b.n	8008368 <__d2b+0x70>
 80083a2:	bf00      	nop
 80083a4:	08008c60 	.word	0x08008c60
 80083a8:	08008c71 	.word	0x08008c71

080083ac <__sflush_r>:
 80083ac:	898a      	ldrh	r2, [r1, #12]
 80083ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b2:	4605      	mov	r5, r0
 80083b4:	0710      	lsls	r0, r2, #28
 80083b6:	460c      	mov	r4, r1
 80083b8:	d458      	bmi.n	800846c <__sflush_r+0xc0>
 80083ba:	684b      	ldr	r3, [r1, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	dc05      	bgt.n	80083cc <__sflush_r+0x20>
 80083c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	dc02      	bgt.n	80083cc <__sflush_r+0x20>
 80083c6:	2000      	movs	r0, #0
 80083c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083ce:	2e00      	cmp	r6, #0
 80083d0:	d0f9      	beq.n	80083c6 <__sflush_r+0x1a>
 80083d2:	2300      	movs	r3, #0
 80083d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80083d8:	682f      	ldr	r7, [r5, #0]
 80083da:	6a21      	ldr	r1, [r4, #32]
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	d032      	beq.n	8008446 <__sflush_r+0x9a>
 80083e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80083e2:	89a3      	ldrh	r3, [r4, #12]
 80083e4:	075a      	lsls	r2, r3, #29
 80083e6:	d505      	bpl.n	80083f4 <__sflush_r+0x48>
 80083e8:	6863      	ldr	r3, [r4, #4]
 80083ea:	1ac0      	subs	r0, r0, r3
 80083ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083ee:	b10b      	cbz	r3, 80083f4 <__sflush_r+0x48>
 80083f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083f2:	1ac0      	subs	r0, r0, r3
 80083f4:	2300      	movs	r3, #0
 80083f6:	4602      	mov	r2, r0
 80083f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083fa:	6a21      	ldr	r1, [r4, #32]
 80083fc:	4628      	mov	r0, r5
 80083fe:	47b0      	blx	r6
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	89a3      	ldrh	r3, [r4, #12]
 8008404:	d106      	bne.n	8008414 <__sflush_r+0x68>
 8008406:	6829      	ldr	r1, [r5, #0]
 8008408:	291d      	cmp	r1, #29
 800840a:	d82b      	bhi.n	8008464 <__sflush_r+0xb8>
 800840c:	4a29      	ldr	r2, [pc, #164]	; (80084b4 <__sflush_r+0x108>)
 800840e:	410a      	asrs	r2, r1
 8008410:	07d6      	lsls	r6, r2, #31
 8008412:	d427      	bmi.n	8008464 <__sflush_r+0xb8>
 8008414:	2200      	movs	r2, #0
 8008416:	6062      	str	r2, [r4, #4]
 8008418:	04d9      	lsls	r1, r3, #19
 800841a:	6922      	ldr	r2, [r4, #16]
 800841c:	6022      	str	r2, [r4, #0]
 800841e:	d504      	bpl.n	800842a <__sflush_r+0x7e>
 8008420:	1c42      	adds	r2, r0, #1
 8008422:	d101      	bne.n	8008428 <__sflush_r+0x7c>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b903      	cbnz	r3, 800842a <__sflush_r+0x7e>
 8008428:	6560      	str	r0, [r4, #84]	; 0x54
 800842a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800842c:	602f      	str	r7, [r5, #0]
 800842e:	2900      	cmp	r1, #0
 8008430:	d0c9      	beq.n	80083c6 <__sflush_r+0x1a>
 8008432:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008436:	4299      	cmp	r1, r3
 8008438:	d002      	beq.n	8008440 <__sflush_r+0x94>
 800843a:	4628      	mov	r0, r5
 800843c:	f7ff fb3a 	bl	8007ab4 <_free_r>
 8008440:	2000      	movs	r0, #0
 8008442:	6360      	str	r0, [r4, #52]	; 0x34
 8008444:	e7c0      	b.n	80083c8 <__sflush_r+0x1c>
 8008446:	2301      	movs	r3, #1
 8008448:	4628      	mov	r0, r5
 800844a:	47b0      	blx	r6
 800844c:	1c41      	adds	r1, r0, #1
 800844e:	d1c8      	bne.n	80083e2 <__sflush_r+0x36>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0c5      	beq.n	80083e2 <__sflush_r+0x36>
 8008456:	2b1d      	cmp	r3, #29
 8008458:	d001      	beq.n	800845e <__sflush_r+0xb2>
 800845a:	2b16      	cmp	r3, #22
 800845c:	d101      	bne.n	8008462 <__sflush_r+0xb6>
 800845e:	602f      	str	r7, [r5, #0]
 8008460:	e7b1      	b.n	80083c6 <__sflush_r+0x1a>
 8008462:	89a3      	ldrh	r3, [r4, #12]
 8008464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008468:	81a3      	strh	r3, [r4, #12]
 800846a:	e7ad      	b.n	80083c8 <__sflush_r+0x1c>
 800846c:	690f      	ldr	r7, [r1, #16]
 800846e:	2f00      	cmp	r7, #0
 8008470:	d0a9      	beq.n	80083c6 <__sflush_r+0x1a>
 8008472:	0793      	lsls	r3, r2, #30
 8008474:	680e      	ldr	r6, [r1, #0]
 8008476:	bf08      	it	eq
 8008478:	694b      	ldreq	r3, [r1, #20]
 800847a:	600f      	str	r7, [r1, #0]
 800847c:	bf18      	it	ne
 800847e:	2300      	movne	r3, #0
 8008480:	eba6 0807 	sub.w	r8, r6, r7
 8008484:	608b      	str	r3, [r1, #8]
 8008486:	f1b8 0f00 	cmp.w	r8, #0
 800848a:	dd9c      	ble.n	80083c6 <__sflush_r+0x1a>
 800848c:	6a21      	ldr	r1, [r4, #32]
 800848e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008490:	4643      	mov	r3, r8
 8008492:	463a      	mov	r2, r7
 8008494:	4628      	mov	r0, r5
 8008496:	47b0      	blx	r6
 8008498:	2800      	cmp	r0, #0
 800849a:	dc06      	bgt.n	80084aa <__sflush_r+0xfe>
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084a2:	81a3      	strh	r3, [r4, #12]
 80084a4:	f04f 30ff 	mov.w	r0, #4294967295
 80084a8:	e78e      	b.n	80083c8 <__sflush_r+0x1c>
 80084aa:	4407      	add	r7, r0
 80084ac:	eba8 0800 	sub.w	r8, r8, r0
 80084b0:	e7e9      	b.n	8008486 <__sflush_r+0xda>
 80084b2:	bf00      	nop
 80084b4:	dfbffffe 	.word	0xdfbffffe

080084b8 <_fflush_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	690b      	ldr	r3, [r1, #16]
 80084bc:	4605      	mov	r5, r0
 80084be:	460c      	mov	r4, r1
 80084c0:	b913      	cbnz	r3, 80084c8 <_fflush_r+0x10>
 80084c2:	2500      	movs	r5, #0
 80084c4:	4628      	mov	r0, r5
 80084c6:	bd38      	pop	{r3, r4, r5, pc}
 80084c8:	b118      	cbz	r0, 80084d2 <_fflush_r+0x1a>
 80084ca:	6a03      	ldr	r3, [r0, #32]
 80084cc:	b90b      	cbnz	r3, 80084d2 <_fflush_r+0x1a>
 80084ce:	f7fe fb7d 	bl	8006bcc <__sinit>
 80084d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d0f3      	beq.n	80084c2 <_fflush_r+0xa>
 80084da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80084dc:	07d0      	lsls	r0, r2, #31
 80084de:	d404      	bmi.n	80084ea <_fflush_r+0x32>
 80084e0:	0599      	lsls	r1, r3, #22
 80084e2:	d402      	bmi.n	80084ea <_fflush_r+0x32>
 80084e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084e6:	f7fe fc68 	bl	8006dba <__retarget_lock_acquire_recursive>
 80084ea:	4628      	mov	r0, r5
 80084ec:	4621      	mov	r1, r4
 80084ee:	f7ff ff5d 	bl	80083ac <__sflush_r>
 80084f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084f4:	07da      	lsls	r2, r3, #31
 80084f6:	4605      	mov	r5, r0
 80084f8:	d4e4      	bmi.n	80084c4 <_fflush_r+0xc>
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	059b      	lsls	r3, r3, #22
 80084fe:	d4e1      	bmi.n	80084c4 <_fflush_r+0xc>
 8008500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008502:	f7fe fc5b 	bl	8006dbc <__retarget_lock_release_recursive>
 8008506:	e7dd      	b.n	80084c4 <_fflush_r+0xc>

08008508 <_sbrk_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d06      	ldr	r5, [pc, #24]	; (8008524 <_sbrk_r+0x1c>)
 800850c:	2300      	movs	r3, #0
 800850e:	4604      	mov	r4, r0
 8008510:	4608      	mov	r0, r1
 8008512:	602b      	str	r3, [r5, #0]
 8008514:	f7f8 ff6c 	bl	80013f0 <_sbrk>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	d102      	bne.n	8008522 <_sbrk_r+0x1a>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	b103      	cbz	r3, 8008522 <_sbrk_r+0x1a>
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bd38      	pop	{r3, r4, r5, pc}
 8008524:	20000480 	.word	0x20000480

08008528 <memcpy>:
 8008528:	440a      	add	r2, r1
 800852a:	4291      	cmp	r1, r2
 800852c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008530:	d100      	bne.n	8008534 <memcpy+0xc>
 8008532:	4770      	bx	lr
 8008534:	b510      	push	{r4, lr}
 8008536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800853a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800853e:	4291      	cmp	r1, r2
 8008540:	d1f9      	bne.n	8008536 <memcpy+0xe>
 8008542:	bd10      	pop	{r4, pc}

08008544 <__assert_func>:
 8008544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008546:	4614      	mov	r4, r2
 8008548:	461a      	mov	r2, r3
 800854a:	4b09      	ldr	r3, [pc, #36]	; (8008570 <__assert_func+0x2c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4605      	mov	r5, r0
 8008550:	68d8      	ldr	r0, [r3, #12]
 8008552:	b14c      	cbz	r4, 8008568 <__assert_func+0x24>
 8008554:	4b07      	ldr	r3, [pc, #28]	; (8008574 <__assert_func+0x30>)
 8008556:	9100      	str	r1, [sp, #0]
 8008558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800855c:	4906      	ldr	r1, [pc, #24]	; (8008578 <__assert_func+0x34>)
 800855e:	462b      	mov	r3, r5
 8008560:	f000 f844 	bl	80085ec <fiprintf>
 8008564:	f000 f854 	bl	8008610 <abort>
 8008568:	4b04      	ldr	r3, [pc, #16]	; (800857c <__assert_func+0x38>)
 800856a:	461c      	mov	r4, r3
 800856c:	e7f3      	b.n	8008556 <__assert_func+0x12>
 800856e:	bf00      	nop
 8008570:	20000070 	.word	0x20000070
 8008574:	08008dd6 	.word	0x08008dd6
 8008578:	08008de3 	.word	0x08008de3
 800857c:	08008e11 	.word	0x08008e11

08008580 <_calloc_r>:
 8008580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008582:	fba1 2402 	umull	r2, r4, r1, r2
 8008586:	b94c      	cbnz	r4, 800859c <_calloc_r+0x1c>
 8008588:	4611      	mov	r1, r2
 800858a:	9201      	str	r2, [sp, #4]
 800858c:	f7ff fb06 	bl	8007b9c <_malloc_r>
 8008590:	9a01      	ldr	r2, [sp, #4]
 8008592:	4605      	mov	r5, r0
 8008594:	b930      	cbnz	r0, 80085a4 <_calloc_r+0x24>
 8008596:	4628      	mov	r0, r5
 8008598:	b003      	add	sp, #12
 800859a:	bd30      	pop	{r4, r5, pc}
 800859c:	220c      	movs	r2, #12
 800859e:	6002      	str	r2, [r0, #0]
 80085a0:	2500      	movs	r5, #0
 80085a2:	e7f8      	b.n	8008596 <_calloc_r+0x16>
 80085a4:	4621      	mov	r1, r4
 80085a6:	f7fe fb8a 	bl	8006cbe <memset>
 80085aa:	e7f4      	b.n	8008596 <_calloc_r+0x16>

080085ac <__ascii_mbtowc>:
 80085ac:	b082      	sub	sp, #8
 80085ae:	b901      	cbnz	r1, 80085b2 <__ascii_mbtowc+0x6>
 80085b0:	a901      	add	r1, sp, #4
 80085b2:	b142      	cbz	r2, 80085c6 <__ascii_mbtowc+0x1a>
 80085b4:	b14b      	cbz	r3, 80085ca <__ascii_mbtowc+0x1e>
 80085b6:	7813      	ldrb	r3, [r2, #0]
 80085b8:	600b      	str	r3, [r1, #0]
 80085ba:	7812      	ldrb	r2, [r2, #0]
 80085bc:	1e10      	subs	r0, r2, #0
 80085be:	bf18      	it	ne
 80085c0:	2001      	movne	r0, #1
 80085c2:	b002      	add	sp, #8
 80085c4:	4770      	bx	lr
 80085c6:	4610      	mov	r0, r2
 80085c8:	e7fb      	b.n	80085c2 <__ascii_mbtowc+0x16>
 80085ca:	f06f 0001 	mvn.w	r0, #1
 80085ce:	e7f8      	b.n	80085c2 <__ascii_mbtowc+0x16>

080085d0 <__ascii_wctomb>:
 80085d0:	b149      	cbz	r1, 80085e6 <__ascii_wctomb+0x16>
 80085d2:	2aff      	cmp	r2, #255	; 0xff
 80085d4:	bf85      	ittet	hi
 80085d6:	238a      	movhi	r3, #138	; 0x8a
 80085d8:	6003      	strhi	r3, [r0, #0]
 80085da:	700a      	strbls	r2, [r1, #0]
 80085dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80085e0:	bf98      	it	ls
 80085e2:	2001      	movls	r0, #1
 80085e4:	4770      	bx	lr
 80085e6:	4608      	mov	r0, r1
 80085e8:	4770      	bx	lr
	...

080085ec <fiprintf>:
 80085ec:	b40e      	push	{r1, r2, r3}
 80085ee:	b503      	push	{r0, r1, lr}
 80085f0:	4601      	mov	r1, r0
 80085f2:	ab03      	add	r3, sp, #12
 80085f4:	4805      	ldr	r0, [pc, #20]	; (800860c <fiprintf+0x20>)
 80085f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085fa:	6800      	ldr	r0, [r0, #0]
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	f000 f837 	bl	8008670 <_vfiprintf_r>
 8008602:	b002      	add	sp, #8
 8008604:	f85d eb04 	ldr.w	lr, [sp], #4
 8008608:	b003      	add	sp, #12
 800860a:	4770      	bx	lr
 800860c:	20000070 	.word	0x20000070

08008610 <abort>:
 8008610:	b508      	push	{r3, lr}
 8008612:	2006      	movs	r0, #6
 8008614:	f000 fa04 	bl	8008a20 <raise>
 8008618:	2001      	movs	r0, #1
 800861a:	f7f8 fe71 	bl	8001300 <_exit>

0800861e <__sfputc_r>:
 800861e:	6893      	ldr	r3, [r2, #8]
 8008620:	3b01      	subs	r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	b410      	push	{r4}
 8008626:	6093      	str	r3, [r2, #8]
 8008628:	da08      	bge.n	800863c <__sfputc_r+0x1e>
 800862a:	6994      	ldr	r4, [r2, #24]
 800862c:	42a3      	cmp	r3, r4
 800862e:	db01      	blt.n	8008634 <__sfputc_r+0x16>
 8008630:	290a      	cmp	r1, #10
 8008632:	d103      	bne.n	800863c <__sfputc_r+0x1e>
 8008634:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008638:	f000 b934 	b.w	80088a4 <__swbuf_r>
 800863c:	6813      	ldr	r3, [r2, #0]
 800863e:	1c58      	adds	r0, r3, #1
 8008640:	6010      	str	r0, [r2, #0]
 8008642:	7019      	strb	r1, [r3, #0]
 8008644:	4608      	mov	r0, r1
 8008646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800864a:	4770      	bx	lr

0800864c <__sfputs_r>:
 800864c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864e:	4606      	mov	r6, r0
 8008650:	460f      	mov	r7, r1
 8008652:	4614      	mov	r4, r2
 8008654:	18d5      	adds	r5, r2, r3
 8008656:	42ac      	cmp	r4, r5
 8008658:	d101      	bne.n	800865e <__sfputs_r+0x12>
 800865a:	2000      	movs	r0, #0
 800865c:	e007      	b.n	800866e <__sfputs_r+0x22>
 800865e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008662:	463a      	mov	r2, r7
 8008664:	4630      	mov	r0, r6
 8008666:	f7ff ffda 	bl	800861e <__sfputc_r>
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	d1f3      	bne.n	8008656 <__sfputs_r+0xa>
 800866e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008670 <_vfiprintf_r>:
 8008670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008674:	460d      	mov	r5, r1
 8008676:	b09d      	sub	sp, #116	; 0x74
 8008678:	4614      	mov	r4, r2
 800867a:	4698      	mov	r8, r3
 800867c:	4606      	mov	r6, r0
 800867e:	b118      	cbz	r0, 8008688 <_vfiprintf_r+0x18>
 8008680:	6a03      	ldr	r3, [r0, #32]
 8008682:	b90b      	cbnz	r3, 8008688 <_vfiprintf_r+0x18>
 8008684:	f7fe faa2 	bl	8006bcc <__sinit>
 8008688:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800868a:	07d9      	lsls	r1, r3, #31
 800868c:	d405      	bmi.n	800869a <_vfiprintf_r+0x2a>
 800868e:	89ab      	ldrh	r3, [r5, #12]
 8008690:	059a      	lsls	r2, r3, #22
 8008692:	d402      	bmi.n	800869a <_vfiprintf_r+0x2a>
 8008694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008696:	f7fe fb90 	bl	8006dba <__retarget_lock_acquire_recursive>
 800869a:	89ab      	ldrh	r3, [r5, #12]
 800869c:	071b      	lsls	r3, r3, #28
 800869e:	d501      	bpl.n	80086a4 <_vfiprintf_r+0x34>
 80086a0:	692b      	ldr	r3, [r5, #16]
 80086a2:	b99b      	cbnz	r3, 80086cc <_vfiprintf_r+0x5c>
 80086a4:	4629      	mov	r1, r5
 80086a6:	4630      	mov	r0, r6
 80086a8:	f000 f93a 	bl	8008920 <__swsetup_r>
 80086ac:	b170      	cbz	r0, 80086cc <_vfiprintf_r+0x5c>
 80086ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086b0:	07dc      	lsls	r4, r3, #31
 80086b2:	d504      	bpl.n	80086be <_vfiprintf_r+0x4e>
 80086b4:	f04f 30ff 	mov.w	r0, #4294967295
 80086b8:	b01d      	add	sp, #116	; 0x74
 80086ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086be:	89ab      	ldrh	r3, [r5, #12]
 80086c0:	0598      	lsls	r0, r3, #22
 80086c2:	d4f7      	bmi.n	80086b4 <_vfiprintf_r+0x44>
 80086c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086c6:	f7fe fb79 	bl	8006dbc <__retarget_lock_release_recursive>
 80086ca:	e7f3      	b.n	80086b4 <_vfiprintf_r+0x44>
 80086cc:	2300      	movs	r3, #0
 80086ce:	9309      	str	r3, [sp, #36]	; 0x24
 80086d0:	2320      	movs	r3, #32
 80086d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80086da:	2330      	movs	r3, #48	; 0x30
 80086dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008890 <_vfiprintf_r+0x220>
 80086e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086e4:	f04f 0901 	mov.w	r9, #1
 80086e8:	4623      	mov	r3, r4
 80086ea:	469a      	mov	sl, r3
 80086ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086f0:	b10a      	cbz	r2, 80086f6 <_vfiprintf_r+0x86>
 80086f2:	2a25      	cmp	r2, #37	; 0x25
 80086f4:	d1f9      	bne.n	80086ea <_vfiprintf_r+0x7a>
 80086f6:	ebba 0b04 	subs.w	fp, sl, r4
 80086fa:	d00b      	beq.n	8008714 <_vfiprintf_r+0xa4>
 80086fc:	465b      	mov	r3, fp
 80086fe:	4622      	mov	r2, r4
 8008700:	4629      	mov	r1, r5
 8008702:	4630      	mov	r0, r6
 8008704:	f7ff ffa2 	bl	800864c <__sfputs_r>
 8008708:	3001      	adds	r0, #1
 800870a:	f000 80a9 	beq.w	8008860 <_vfiprintf_r+0x1f0>
 800870e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008710:	445a      	add	r2, fp
 8008712:	9209      	str	r2, [sp, #36]	; 0x24
 8008714:	f89a 3000 	ldrb.w	r3, [sl]
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 80a1 	beq.w	8008860 <_vfiprintf_r+0x1f0>
 800871e:	2300      	movs	r3, #0
 8008720:	f04f 32ff 	mov.w	r2, #4294967295
 8008724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008728:	f10a 0a01 	add.w	sl, sl, #1
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	9307      	str	r3, [sp, #28]
 8008730:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008734:	931a      	str	r3, [sp, #104]	; 0x68
 8008736:	4654      	mov	r4, sl
 8008738:	2205      	movs	r2, #5
 800873a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800873e:	4854      	ldr	r0, [pc, #336]	; (8008890 <_vfiprintf_r+0x220>)
 8008740:	f7f7 fd46 	bl	80001d0 <memchr>
 8008744:	9a04      	ldr	r2, [sp, #16]
 8008746:	b9d8      	cbnz	r0, 8008780 <_vfiprintf_r+0x110>
 8008748:	06d1      	lsls	r1, r2, #27
 800874a:	bf44      	itt	mi
 800874c:	2320      	movmi	r3, #32
 800874e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008752:	0713      	lsls	r3, r2, #28
 8008754:	bf44      	itt	mi
 8008756:	232b      	movmi	r3, #43	; 0x2b
 8008758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800875c:	f89a 3000 	ldrb.w	r3, [sl]
 8008760:	2b2a      	cmp	r3, #42	; 0x2a
 8008762:	d015      	beq.n	8008790 <_vfiprintf_r+0x120>
 8008764:	9a07      	ldr	r2, [sp, #28]
 8008766:	4654      	mov	r4, sl
 8008768:	2000      	movs	r0, #0
 800876a:	f04f 0c0a 	mov.w	ip, #10
 800876e:	4621      	mov	r1, r4
 8008770:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008774:	3b30      	subs	r3, #48	; 0x30
 8008776:	2b09      	cmp	r3, #9
 8008778:	d94d      	bls.n	8008816 <_vfiprintf_r+0x1a6>
 800877a:	b1b0      	cbz	r0, 80087aa <_vfiprintf_r+0x13a>
 800877c:	9207      	str	r2, [sp, #28]
 800877e:	e014      	b.n	80087aa <_vfiprintf_r+0x13a>
 8008780:	eba0 0308 	sub.w	r3, r0, r8
 8008784:	fa09 f303 	lsl.w	r3, r9, r3
 8008788:	4313      	orrs	r3, r2
 800878a:	9304      	str	r3, [sp, #16]
 800878c:	46a2      	mov	sl, r4
 800878e:	e7d2      	b.n	8008736 <_vfiprintf_r+0xc6>
 8008790:	9b03      	ldr	r3, [sp, #12]
 8008792:	1d19      	adds	r1, r3, #4
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	9103      	str	r1, [sp, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	bfbb      	ittet	lt
 800879c:	425b      	neglt	r3, r3
 800879e:	f042 0202 	orrlt.w	r2, r2, #2
 80087a2:	9307      	strge	r3, [sp, #28]
 80087a4:	9307      	strlt	r3, [sp, #28]
 80087a6:	bfb8      	it	lt
 80087a8:	9204      	strlt	r2, [sp, #16]
 80087aa:	7823      	ldrb	r3, [r4, #0]
 80087ac:	2b2e      	cmp	r3, #46	; 0x2e
 80087ae:	d10c      	bne.n	80087ca <_vfiprintf_r+0x15a>
 80087b0:	7863      	ldrb	r3, [r4, #1]
 80087b2:	2b2a      	cmp	r3, #42	; 0x2a
 80087b4:	d134      	bne.n	8008820 <_vfiprintf_r+0x1b0>
 80087b6:	9b03      	ldr	r3, [sp, #12]
 80087b8:	1d1a      	adds	r2, r3, #4
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	9203      	str	r2, [sp, #12]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	bfb8      	it	lt
 80087c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80087c6:	3402      	adds	r4, #2
 80087c8:	9305      	str	r3, [sp, #20]
 80087ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80088a0 <_vfiprintf_r+0x230>
 80087ce:	7821      	ldrb	r1, [r4, #0]
 80087d0:	2203      	movs	r2, #3
 80087d2:	4650      	mov	r0, sl
 80087d4:	f7f7 fcfc 	bl	80001d0 <memchr>
 80087d8:	b138      	cbz	r0, 80087ea <_vfiprintf_r+0x17a>
 80087da:	9b04      	ldr	r3, [sp, #16]
 80087dc:	eba0 000a 	sub.w	r0, r0, sl
 80087e0:	2240      	movs	r2, #64	; 0x40
 80087e2:	4082      	lsls	r2, r0
 80087e4:	4313      	orrs	r3, r2
 80087e6:	3401      	adds	r4, #1
 80087e8:	9304      	str	r3, [sp, #16]
 80087ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ee:	4829      	ldr	r0, [pc, #164]	; (8008894 <_vfiprintf_r+0x224>)
 80087f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087f4:	2206      	movs	r2, #6
 80087f6:	f7f7 fceb 	bl	80001d0 <memchr>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	d03f      	beq.n	800887e <_vfiprintf_r+0x20e>
 80087fe:	4b26      	ldr	r3, [pc, #152]	; (8008898 <_vfiprintf_r+0x228>)
 8008800:	bb1b      	cbnz	r3, 800884a <_vfiprintf_r+0x1da>
 8008802:	9b03      	ldr	r3, [sp, #12]
 8008804:	3307      	adds	r3, #7
 8008806:	f023 0307 	bic.w	r3, r3, #7
 800880a:	3308      	adds	r3, #8
 800880c:	9303      	str	r3, [sp, #12]
 800880e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008810:	443b      	add	r3, r7
 8008812:	9309      	str	r3, [sp, #36]	; 0x24
 8008814:	e768      	b.n	80086e8 <_vfiprintf_r+0x78>
 8008816:	fb0c 3202 	mla	r2, ip, r2, r3
 800881a:	460c      	mov	r4, r1
 800881c:	2001      	movs	r0, #1
 800881e:	e7a6      	b.n	800876e <_vfiprintf_r+0xfe>
 8008820:	2300      	movs	r3, #0
 8008822:	3401      	adds	r4, #1
 8008824:	9305      	str	r3, [sp, #20]
 8008826:	4619      	mov	r1, r3
 8008828:	f04f 0c0a 	mov.w	ip, #10
 800882c:	4620      	mov	r0, r4
 800882e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008832:	3a30      	subs	r2, #48	; 0x30
 8008834:	2a09      	cmp	r2, #9
 8008836:	d903      	bls.n	8008840 <_vfiprintf_r+0x1d0>
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0c6      	beq.n	80087ca <_vfiprintf_r+0x15a>
 800883c:	9105      	str	r1, [sp, #20]
 800883e:	e7c4      	b.n	80087ca <_vfiprintf_r+0x15a>
 8008840:	fb0c 2101 	mla	r1, ip, r1, r2
 8008844:	4604      	mov	r4, r0
 8008846:	2301      	movs	r3, #1
 8008848:	e7f0      	b.n	800882c <_vfiprintf_r+0x1bc>
 800884a:	ab03      	add	r3, sp, #12
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	462a      	mov	r2, r5
 8008850:	4b12      	ldr	r3, [pc, #72]	; (800889c <_vfiprintf_r+0x22c>)
 8008852:	a904      	add	r1, sp, #16
 8008854:	4630      	mov	r0, r6
 8008856:	f7fd fd67 	bl	8006328 <_printf_float>
 800885a:	4607      	mov	r7, r0
 800885c:	1c78      	adds	r0, r7, #1
 800885e:	d1d6      	bne.n	800880e <_vfiprintf_r+0x19e>
 8008860:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008862:	07d9      	lsls	r1, r3, #31
 8008864:	d405      	bmi.n	8008872 <_vfiprintf_r+0x202>
 8008866:	89ab      	ldrh	r3, [r5, #12]
 8008868:	059a      	lsls	r2, r3, #22
 800886a:	d402      	bmi.n	8008872 <_vfiprintf_r+0x202>
 800886c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800886e:	f7fe faa5 	bl	8006dbc <__retarget_lock_release_recursive>
 8008872:	89ab      	ldrh	r3, [r5, #12]
 8008874:	065b      	lsls	r3, r3, #25
 8008876:	f53f af1d 	bmi.w	80086b4 <_vfiprintf_r+0x44>
 800887a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800887c:	e71c      	b.n	80086b8 <_vfiprintf_r+0x48>
 800887e:	ab03      	add	r3, sp, #12
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	462a      	mov	r2, r5
 8008884:	4b05      	ldr	r3, [pc, #20]	; (800889c <_vfiprintf_r+0x22c>)
 8008886:	a904      	add	r1, sp, #16
 8008888:	4630      	mov	r0, r6
 800888a:	f7fd fff1 	bl	8006870 <_printf_i>
 800888e:	e7e4      	b.n	800885a <_vfiprintf_r+0x1ea>
 8008890:	08008f13 	.word	0x08008f13
 8008894:	08008f1d 	.word	0x08008f1d
 8008898:	08006329 	.word	0x08006329
 800889c:	0800864d 	.word	0x0800864d
 80088a0:	08008f19 	.word	0x08008f19

080088a4 <__swbuf_r>:
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a6:	460e      	mov	r6, r1
 80088a8:	4614      	mov	r4, r2
 80088aa:	4605      	mov	r5, r0
 80088ac:	b118      	cbz	r0, 80088b6 <__swbuf_r+0x12>
 80088ae:	6a03      	ldr	r3, [r0, #32]
 80088b0:	b90b      	cbnz	r3, 80088b6 <__swbuf_r+0x12>
 80088b2:	f7fe f98b 	bl	8006bcc <__sinit>
 80088b6:	69a3      	ldr	r3, [r4, #24]
 80088b8:	60a3      	str	r3, [r4, #8]
 80088ba:	89a3      	ldrh	r3, [r4, #12]
 80088bc:	071a      	lsls	r2, r3, #28
 80088be:	d525      	bpl.n	800890c <__swbuf_r+0x68>
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	b31b      	cbz	r3, 800890c <__swbuf_r+0x68>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	6922      	ldr	r2, [r4, #16]
 80088c8:	1a98      	subs	r0, r3, r2
 80088ca:	6963      	ldr	r3, [r4, #20]
 80088cc:	b2f6      	uxtb	r6, r6
 80088ce:	4283      	cmp	r3, r0
 80088d0:	4637      	mov	r7, r6
 80088d2:	dc04      	bgt.n	80088de <__swbuf_r+0x3a>
 80088d4:	4621      	mov	r1, r4
 80088d6:	4628      	mov	r0, r5
 80088d8:	f7ff fdee 	bl	80084b8 <_fflush_r>
 80088dc:	b9e0      	cbnz	r0, 8008918 <__swbuf_r+0x74>
 80088de:	68a3      	ldr	r3, [r4, #8]
 80088e0:	3b01      	subs	r3, #1
 80088e2:	60a3      	str	r3, [r4, #8]
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	1c5a      	adds	r2, r3, #1
 80088e8:	6022      	str	r2, [r4, #0]
 80088ea:	701e      	strb	r6, [r3, #0]
 80088ec:	6962      	ldr	r2, [r4, #20]
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d004      	beq.n	80088fe <__swbuf_r+0x5a>
 80088f4:	89a3      	ldrh	r3, [r4, #12]
 80088f6:	07db      	lsls	r3, r3, #31
 80088f8:	d506      	bpl.n	8008908 <__swbuf_r+0x64>
 80088fa:	2e0a      	cmp	r6, #10
 80088fc:	d104      	bne.n	8008908 <__swbuf_r+0x64>
 80088fe:	4621      	mov	r1, r4
 8008900:	4628      	mov	r0, r5
 8008902:	f7ff fdd9 	bl	80084b8 <_fflush_r>
 8008906:	b938      	cbnz	r0, 8008918 <__swbuf_r+0x74>
 8008908:	4638      	mov	r0, r7
 800890a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800890c:	4621      	mov	r1, r4
 800890e:	4628      	mov	r0, r5
 8008910:	f000 f806 	bl	8008920 <__swsetup_r>
 8008914:	2800      	cmp	r0, #0
 8008916:	d0d5      	beq.n	80088c4 <__swbuf_r+0x20>
 8008918:	f04f 37ff 	mov.w	r7, #4294967295
 800891c:	e7f4      	b.n	8008908 <__swbuf_r+0x64>
	...

08008920 <__swsetup_r>:
 8008920:	b538      	push	{r3, r4, r5, lr}
 8008922:	4b2a      	ldr	r3, [pc, #168]	; (80089cc <__swsetup_r+0xac>)
 8008924:	4605      	mov	r5, r0
 8008926:	6818      	ldr	r0, [r3, #0]
 8008928:	460c      	mov	r4, r1
 800892a:	b118      	cbz	r0, 8008934 <__swsetup_r+0x14>
 800892c:	6a03      	ldr	r3, [r0, #32]
 800892e:	b90b      	cbnz	r3, 8008934 <__swsetup_r+0x14>
 8008930:	f7fe f94c 	bl	8006bcc <__sinit>
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800893a:	0718      	lsls	r0, r3, #28
 800893c:	d422      	bmi.n	8008984 <__swsetup_r+0x64>
 800893e:	06d9      	lsls	r1, r3, #27
 8008940:	d407      	bmi.n	8008952 <__swsetup_r+0x32>
 8008942:	2309      	movs	r3, #9
 8008944:	602b      	str	r3, [r5, #0]
 8008946:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	f04f 30ff 	mov.w	r0, #4294967295
 8008950:	e034      	b.n	80089bc <__swsetup_r+0x9c>
 8008952:	0758      	lsls	r0, r3, #29
 8008954:	d512      	bpl.n	800897c <__swsetup_r+0x5c>
 8008956:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008958:	b141      	cbz	r1, 800896c <__swsetup_r+0x4c>
 800895a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800895e:	4299      	cmp	r1, r3
 8008960:	d002      	beq.n	8008968 <__swsetup_r+0x48>
 8008962:	4628      	mov	r0, r5
 8008964:	f7ff f8a6 	bl	8007ab4 <_free_r>
 8008968:	2300      	movs	r3, #0
 800896a:	6363      	str	r3, [r4, #52]	; 0x34
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	2300      	movs	r3, #0
 8008976:	6063      	str	r3, [r4, #4]
 8008978:	6923      	ldr	r3, [r4, #16]
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	89a3      	ldrh	r3, [r4, #12]
 800897e:	f043 0308 	orr.w	r3, r3, #8
 8008982:	81a3      	strh	r3, [r4, #12]
 8008984:	6923      	ldr	r3, [r4, #16]
 8008986:	b94b      	cbnz	r3, 800899c <__swsetup_r+0x7c>
 8008988:	89a3      	ldrh	r3, [r4, #12]
 800898a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800898e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008992:	d003      	beq.n	800899c <__swsetup_r+0x7c>
 8008994:	4621      	mov	r1, r4
 8008996:	4628      	mov	r0, r5
 8008998:	f000 f884 	bl	8008aa4 <__smakebuf_r>
 800899c:	89a0      	ldrh	r0, [r4, #12]
 800899e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089a2:	f010 0301 	ands.w	r3, r0, #1
 80089a6:	d00a      	beq.n	80089be <__swsetup_r+0x9e>
 80089a8:	2300      	movs	r3, #0
 80089aa:	60a3      	str	r3, [r4, #8]
 80089ac:	6963      	ldr	r3, [r4, #20]
 80089ae:	425b      	negs	r3, r3
 80089b0:	61a3      	str	r3, [r4, #24]
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	b943      	cbnz	r3, 80089c8 <__swsetup_r+0xa8>
 80089b6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089ba:	d1c4      	bne.n	8008946 <__swsetup_r+0x26>
 80089bc:	bd38      	pop	{r3, r4, r5, pc}
 80089be:	0781      	lsls	r1, r0, #30
 80089c0:	bf58      	it	pl
 80089c2:	6963      	ldrpl	r3, [r4, #20]
 80089c4:	60a3      	str	r3, [r4, #8]
 80089c6:	e7f4      	b.n	80089b2 <__swsetup_r+0x92>
 80089c8:	2000      	movs	r0, #0
 80089ca:	e7f7      	b.n	80089bc <__swsetup_r+0x9c>
 80089cc:	20000070 	.word	0x20000070

080089d0 <_raise_r>:
 80089d0:	291f      	cmp	r1, #31
 80089d2:	b538      	push	{r3, r4, r5, lr}
 80089d4:	4604      	mov	r4, r0
 80089d6:	460d      	mov	r5, r1
 80089d8:	d904      	bls.n	80089e4 <_raise_r+0x14>
 80089da:	2316      	movs	r3, #22
 80089dc:	6003      	str	r3, [r0, #0]
 80089de:	f04f 30ff 	mov.w	r0, #4294967295
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
 80089e4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80089e6:	b112      	cbz	r2, 80089ee <_raise_r+0x1e>
 80089e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089ec:	b94b      	cbnz	r3, 8008a02 <_raise_r+0x32>
 80089ee:	4620      	mov	r0, r4
 80089f0:	f000 f830 	bl	8008a54 <_getpid_r>
 80089f4:	462a      	mov	r2, r5
 80089f6:	4601      	mov	r1, r0
 80089f8:	4620      	mov	r0, r4
 80089fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089fe:	f000 b817 	b.w	8008a30 <_kill_r>
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d00a      	beq.n	8008a1c <_raise_r+0x4c>
 8008a06:	1c59      	adds	r1, r3, #1
 8008a08:	d103      	bne.n	8008a12 <_raise_r+0x42>
 8008a0a:	2316      	movs	r3, #22
 8008a0c:	6003      	str	r3, [r0, #0]
 8008a0e:	2001      	movs	r0, #1
 8008a10:	e7e7      	b.n	80089e2 <_raise_r+0x12>
 8008a12:	2400      	movs	r4, #0
 8008a14:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a18:	4628      	mov	r0, r5
 8008a1a:	4798      	blx	r3
 8008a1c:	2000      	movs	r0, #0
 8008a1e:	e7e0      	b.n	80089e2 <_raise_r+0x12>

08008a20 <raise>:
 8008a20:	4b02      	ldr	r3, [pc, #8]	; (8008a2c <raise+0xc>)
 8008a22:	4601      	mov	r1, r0
 8008a24:	6818      	ldr	r0, [r3, #0]
 8008a26:	f7ff bfd3 	b.w	80089d0 <_raise_r>
 8008a2a:	bf00      	nop
 8008a2c:	20000070 	.word	0x20000070

08008a30 <_kill_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4d07      	ldr	r5, [pc, #28]	; (8008a50 <_kill_r+0x20>)
 8008a34:	2300      	movs	r3, #0
 8008a36:	4604      	mov	r4, r0
 8008a38:	4608      	mov	r0, r1
 8008a3a:	4611      	mov	r1, r2
 8008a3c:	602b      	str	r3, [r5, #0]
 8008a3e:	f7f8 fc4f 	bl	80012e0 <_kill>
 8008a42:	1c43      	adds	r3, r0, #1
 8008a44:	d102      	bne.n	8008a4c <_kill_r+0x1c>
 8008a46:	682b      	ldr	r3, [r5, #0]
 8008a48:	b103      	cbz	r3, 8008a4c <_kill_r+0x1c>
 8008a4a:	6023      	str	r3, [r4, #0]
 8008a4c:	bd38      	pop	{r3, r4, r5, pc}
 8008a4e:	bf00      	nop
 8008a50:	20000480 	.word	0x20000480

08008a54 <_getpid_r>:
 8008a54:	f7f8 bc3c 	b.w	80012d0 <_getpid>

08008a58 <__swhatbuf_r>:
 8008a58:	b570      	push	{r4, r5, r6, lr}
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a60:	2900      	cmp	r1, #0
 8008a62:	b096      	sub	sp, #88	; 0x58
 8008a64:	4615      	mov	r5, r2
 8008a66:	461e      	mov	r6, r3
 8008a68:	da0d      	bge.n	8008a86 <__swhatbuf_r+0x2e>
 8008a6a:	89a3      	ldrh	r3, [r4, #12]
 8008a6c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a70:	f04f 0100 	mov.w	r1, #0
 8008a74:	bf0c      	ite	eq
 8008a76:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a7a:	2340      	movne	r3, #64	; 0x40
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	6031      	str	r1, [r6, #0]
 8008a80:	602b      	str	r3, [r5, #0]
 8008a82:	b016      	add	sp, #88	; 0x58
 8008a84:	bd70      	pop	{r4, r5, r6, pc}
 8008a86:	466a      	mov	r2, sp
 8008a88:	f000 f848 	bl	8008b1c <_fstat_r>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	dbec      	blt.n	8008a6a <__swhatbuf_r+0x12>
 8008a90:	9901      	ldr	r1, [sp, #4]
 8008a92:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a96:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a9a:	4259      	negs	r1, r3
 8008a9c:	4159      	adcs	r1, r3
 8008a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008aa2:	e7eb      	b.n	8008a7c <__swhatbuf_r+0x24>

08008aa4 <__smakebuf_r>:
 8008aa4:	898b      	ldrh	r3, [r1, #12]
 8008aa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008aa8:	079d      	lsls	r5, r3, #30
 8008aaa:	4606      	mov	r6, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	d507      	bpl.n	8008ac0 <__smakebuf_r+0x1c>
 8008ab0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ab4:	6023      	str	r3, [r4, #0]
 8008ab6:	6123      	str	r3, [r4, #16]
 8008ab8:	2301      	movs	r3, #1
 8008aba:	6163      	str	r3, [r4, #20]
 8008abc:	b002      	add	sp, #8
 8008abe:	bd70      	pop	{r4, r5, r6, pc}
 8008ac0:	ab01      	add	r3, sp, #4
 8008ac2:	466a      	mov	r2, sp
 8008ac4:	f7ff ffc8 	bl	8008a58 <__swhatbuf_r>
 8008ac8:	9900      	ldr	r1, [sp, #0]
 8008aca:	4605      	mov	r5, r0
 8008acc:	4630      	mov	r0, r6
 8008ace:	f7ff f865 	bl	8007b9c <_malloc_r>
 8008ad2:	b948      	cbnz	r0, 8008ae8 <__smakebuf_r+0x44>
 8008ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad8:	059a      	lsls	r2, r3, #22
 8008ada:	d4ef      	bmi.n	8008abc <__smakebuf_r+0x18>
 8008adc:	f023 0303 	bic.w	r3, r3, #3
 8008ae0:	f043 0302 	orr.w	r3, r3, #2
 8008ae4:	81a3      	strh	r3, [r4, #12]
 8008ae6:	e7e3      	b.n	8008ab0 <__smakebuf_r+0xc>
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	6020      	str	r0, [r4, #0]
 8008aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af0:	81a3      	strh	r3, [r4, #12]
 8008af2:	9b00      	ldr	r3, [sp, #0]
 8008af4:	6163      	str	r3, [r4, #20]
 8008af6:	9b01      	ldr	r3, [sp, #4]
 8008af8:	6120      	str	r0, [r4, #16]
 8008afa:	b15b      	cbz	r3, 8008b14 <__smakebuf_r+0x70>
 8008afc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 f81d 	bl	8008b40 <_isatty_r>
 8008b06:	b128      	cbz	r0, 8008b14 <__smakebuf_r+0x70>
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	f043 0301 	orr.w	r3, r3, #1
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	89a3      	ldrh	r3, [r4, #12]
 8008b16:	431d      	orrs	r5, r3
 8008b18:	81a5      	strh	r5, [r4, #12]
 8008b1a:	e7cf      	b.n	8008abc <__smakebuf_r+0x18>

08008b1c <_fstat_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	4d07      	ldr	r5, [pc, #28]	; (8008b3c <_fstat_r+0x20>)
 8008b20:	2300      	movs	r3, #0
 8008b22:	4604      	mov	r4, r0
 8008b24:	4608      	mov	r0, r1
 8008b26:	4611      	mov	r1, r2
 8008b28:	602b      	str	r3, [r5, #0]
 8008b2a:	f7f8 fc38 	bl	800139e <_fstat>
 8008b2e:	1c43      	adds	r3, r0, #1
 8008b30:	d102      	bne.n	8008b38 <_fstat_r+0x1c>
 8008b32:	682b      	ldr	r3, [r5, #0]
 8008b34:	b103      	cbz	r3, 8008b38 <_fstat_r+0x1c>
 8008b36:	6023      	str	r3, [r4, #0]
 8008b38:	bd38      	pop	{r3, r4, r5, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20000480 	.word	0x20000480

08008b40 <_isatty_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4d06      	ldr	r5, [pc, #24]	; (8008b5c <_isatty_r+0x1c>)
 8008b44:	2300      	movs	r3, #0
 8008b46:	4604      	mov	r4, r0
 8008b48:	4608      	mov	r0, r1
 8008b4a:	602b      	str	r3, [r5, #0]
 8008b4c:	f7f8 fc37 	bl	80013be <_isatty>
 8008b50:	1c43      	adds	r3, r0, #1
 8008b52:	d102      	bne.n	8008b5a <_isatty_r+0x1a>
 8008b54:	682b      	ldr	r3, [r5, #0]
 8008b56:	b103      	cbz	r3, 8008b5a <_isatty_r+0x1a>
 8008b58:	6023      	str	r3, [r4, #0]
 8008b5a:	bd38      	pop	{r3, r4, r5, pc}
 8008b5c:	20000480 	.word	0x20000480

08008b60 <_init>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	bf00      	nop
 8008b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b66:	bc08      	pop	{r3}
 8008b68:	469e      	mov	lr, r3
 8008b6a:	4770      	bx	lr

08008b6c <_fini>:
 8008b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6e:	bf00      	nop
 8008b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b72:	bc08      	pop	{r3}
 8008b74:	469e      	mov	lr, r3
 8008b76:	4770      	bx	lr
