Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 23 09:04:21 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/lab-fir/fir/lab03_Timing_Summary.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (126)
6. checking no_output_delay (165)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.stt_data_c_reg[0]/Q (HIGH)

genblk1.stt_data_n_reg[0]/G
genblk1.stt_data_n_reg[1]/G
genblk1.stt_data_n_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.stt_data_c_reg[1]/Q (HIGH)

genblk1.stt_data_n_reg[0]/G
genblk1.stt_data_n_reg[1]/G
genblk1.stt_data_n_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.stt_data_c_reg[2]/Q (HIGH)

genblk1.stt_data_n_reg[0]/G
genblk1.stt_data_n_reg[1]/G
genblk1.stt_data_n_reg[2]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

genblk1.stt_data_n_reg[0]/D
genblk1.stt_data_n_reg[1]/D
genblk1.stt_data_n_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (126)
--------------------------------
 There are 126 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (165)
---------------------------------
 There are 165 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[10]
tap_A[11]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.261        0.000                      0                  169        0.143        0.000                      0                  169        4.500        0.000                       0                  1124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            5.261        0.000                      0                  169        0.143        0.000                      0                  169        4.500        0.000                       0                  1124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[93][3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.145ns (24.875%)  route 3.458ns (75.125%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[93][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[93][3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[93][3]
                                                                      r  genblk1.rdata_r[19]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[19]_i_20/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[19]_i_20_n_0
                                                                      r  genblk1.rdata_r[19]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.244 f  genblk1.rdata_r[19]_i_7/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[19]_i_7_n_0
                                                                      f  genblk1.rdata_r[19]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 r  genblk1.rdata_r[19]_i_3/O
                         net (fo=1, unplaced)         0.665     6.935    genblk1.rdata_r[19]_i_3_n_0
                                                                      r  genblk1.rdata_r[19]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     7.059 r  genblk1.rdata_r[19]_i_1/O
                         net (fo=1, unplaced)         0.000     7.059    genblk1.rdata_r[19]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[19]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.652ns (58.986%)  route 1.844ns (41.014%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.808     3.742    genblk1.stt_data_c[1]
                                                                      r  tap_A_OBUF[4]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.061 r  tap_A_OBUF[4]_inst_i_6/O
                         net (fo=9, unplaced)         0.490     4.551    tap_A_OBUF[4]_inst_i_6_n_0
                                                                      r  genblk1.result[0]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.675 r  genblk1.result[0]_i_3/O
                         net (fo=64, unplaced)        0.537     5.212    genblk1.result[0]_i_3_n_0
                                                                      r  genblk1.result[0]_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     5.328 r  genblk1.result[0]_i_7/O
                         net (fo=1, unplaced)         0.000     5.328    genblk1.result[0]_i_7_n_0
                                                                      r  genblk1.result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     5.904 r  genblk1.result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.913    genblk1.result_reg[0]_i_2_n_0
                                                                      r  genblk1.result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.030 r  genblk1.result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.030    genblk1.result_reg[4]_i_1_n_0
                                                                      r  genblk1.result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.147 r  genblk1.result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.147    genblk1.result_reg[8]_i_1_n_0
                                                                      r  genblk1.result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.264 r  genblk1.result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.264    genblk1.result_reg[12]_i_1_n_0
                                                                      r  genblk1.result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.381 r  genblk1.result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.381    genblk1.result_reg[16]_i_1_n_0
                                                                      r  genblk1.result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.498 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.498    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.615 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.615    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.952 r  genblk1.result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.952    genblk1.result_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    genblk1.result_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 2.646ns (58.931%)  route 1.844ns (41.069%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.808     3.742    genblk1.stt_data_c[1]
                                                                      r  tap_A_OBUF[4]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.061 r  tap_A_OBUF[4]_inst_i_6/O
                         net (fo=9, unplaced)         0.490     4.551    tap_A_OBUF[4]_inst_i_6_n_0
                                                                      r  genblk1.result[0]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.675 r  genblk1.result[0]_i_3/O
                         net (fo=64, unplaced)        0.537     5.212    genblk1.result[0]_i_3_n_0
                                                                      r  genblk1.result[0]_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     5.328 r  genblk1.result[0]_i_7/O
                         net (fo=1, unplaced)         0.000     5.328    genblk1.result[0]_i_7_n_0
                                                                      r  genblk1.result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     5.904 r  genblk1.result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.913    genblk1.result_reg[0]_i_2_n_0
                                                                      r  genblk1.result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.030 r  genblk1.result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.030    genblk1.result_reg[4]_i_1_n_0
                                                                      r  genblk1.result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.147 r  genblk1.result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.147    genblk1.result_reg[8]_i_1_n_0
                                                                      r  genblk1.result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.264 r  genblk1.result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.264    genblk1.result_reg[12]_i_1_n_0
                                                                      r  genblk1.result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.381 r  genblk1.result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.381    genblk1.result_reg[16]_i_1_n_0
                                                                      r  genblk1.result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.498 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.498    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.615 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.615    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.946 r  genblk1.result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     6.946    genblk1.result_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    genblk1.result_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[117][1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[117][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[117][1]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[117][1]
                                                                      r  genblk1.rdata_r[17]_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[17]_i_31/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[17]_i_31_n_0
                                                                      r  genblk1.rdata_r[17]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.244 r  genblk1.rdata_r[17]_i_14/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[17]_i_14_n_0
                                                                      r  genblk1.rdata_r[17]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 f  genblk1.rdata_r[17]_i_6/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[17]_i_6_n_0
                                                                      f  genblk1.rdata_r[17]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[17]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[17]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[17]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[17]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[117][4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[117][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[117][4]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[117][4]
                                                                      r  genblk1.rdata_r[20]_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[20]_i_31/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[20]_i_31_n_0
                                                                      r  genblk1.rdata_r[20]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.244 r  genblk1.rdata_r[20]_i_14/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[20]_i_14_n_0
                                                                      r  genblk1.rdata_r[20]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 f  genblk1.rdata_r[20]_i_6/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[20]_i_6_n_0
                                                                      f  genblk1.rdata_r[20]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[20]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[20]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[20]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[20]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[117][5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[117][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[117][5]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[117][5]
                                                                      r  genblk1.rdata_r[21]_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[21]_i_31/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[21]_i_31_n_0
                                                                      r  genblk1.rdata_r[21]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.244 r  genblk1.rdata_r[21]_i_14/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[21]_i_14_n_0
                                                                      r  genblk1.rdata_r[21]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 f  genblk1.rdata_r[21]_i_6/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[21]_i_6_n_0
                                                                      f  genblk1.rdata_r[21]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[21]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[21]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[21]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[117][6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[117][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[117][6]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[117][6]
                                                                      r  genblk1.rdata_r[22]_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[22]_i_31/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[22]_i_31_n_0
                                                                      r  genblk1.rdata_r[22]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.244 r  genblk1.rdata_r[22]_i_14/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[22]_i_14_n_0
                                                                      r  genblk1.rdata_r[22]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 f  genblk1.rdata_r[22]_i_6/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[22]_i_6_n_0
                                                                      f  genblk1.rdata_r[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[22]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[22]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[117][7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[117][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[117][7]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[117][7]
                                                                      r  genblk1.rdata_r[23]_i_33/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[23]_i_33/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[23]_i_33_n_0
                                                                      r  genblk1.rdata_r[23]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.244 r  genblk1.rdata_r[23]_i_14/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[23]_i_14_n_0
                                                                      r  genblk1.rdata_r[23]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 f  genblk1.rdata_r[23]_i_6/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[23]_i_6_n_0
                                                                      f  genblk1.rdata_r[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[23]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[46][0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[46][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[46][0]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[46][0]
                                                                      r  genblk1.rdata_r[24]_i_28/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[24]_i_28/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[24]_i_28_n_0
                                                                      r  genblk1.rdata_r[24]_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.244 f  genblk1.rdata_r[24]_i_10/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[24]_i_10_n_0
                                                                      f  genblk1.rdata_r[24]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 r  genblk1.rdata_r[24]_i_4/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[24]_i_4_n_0
                                                                      r  genblk1.rdata_r[24]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[24]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[24]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 genblk1.coef_lite_reg[46][1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rdata_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.145ns (26.100%)  route 3.242ns (73.900%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[46][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.coef_lite_reg[46][1]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.coef_lite_reg_n_0_[46][1]
                                                                      r  genblk1.rdata_r[25]_i_30/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  genblk1.rdata_r[25]_i_30/O
                         net (fo=1, unplaced)         0.902     5.120    genblk1.rdata_r[25]_i_30_n_0
                                                                      r  genblk1.rdata_r[25]_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.244 f  genblk1.rdata_r[25]_i_10/O
                         net (fo=1, unplaced)         0.902     6.146    genblk1.rdata_r[25]_i_10_n_0
                                                                      f  genblk1.rdata_r[25]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.270 r  genblk1.rdata_r[25]_i_4/O
                         net (fo=1, unplaced)         0.449     6.719    genblk1.rdata_r[25]_i_4_n_0
                                                                      r  genblk1.rdata_r[25]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  genblk1.rdata_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000     6.843    genblk1.rdata_r[25]_i_1_n_0
                         FDCE                                         r  genblk1.rdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    genblk1.rdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 genblk1.rvalid_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rvalid_r_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    rvalid_OBUF
                                                                      r  genblk1.rvalid_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  genblk1.rvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    genblk1.rvalid_r_i_1_n_0
                         FDCE                                         r  genblk1.rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rvalid_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.rvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 genblk1.awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.awready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.awready_r_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    awready_OBUF
                                                                      f  genblk1.awready_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.065 r  genblk1.awready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    genblk1.awready_r_i_1_n_0
                         FDCE                                         r  genblk1.awready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.awready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.len_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.len_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.len_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.len_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.len[1]
                                                                      r  genblk1.len[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  genblk1.len[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_1_in[1]
                         FDCE                                         r  genblk1.len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.len_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.len_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.len_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.len_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.len_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.len[0]
                                                                      f  genblk1.len[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  genblk1.len[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_1_in[0]
                         FDCE                                         r  genblk1.len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.len_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.len_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.ctr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.ctr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ctr_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.ctr[3]
                                                                      r  genblk1.ctr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.071 r  genblk1.ctr[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.071    genblk1.ctr[3]_i_2_n_0
                         FDCE                                         r  genblk1.ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ctr_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.974    genblk1.ctr[1]
                                                                      r  genblk1.ctr[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.072 r  genblk1.ctr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    genblk1.ctr[1]_i_1_n_0
                         FDCE                                         r  genblk1.ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.ctr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.ctr_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.974    genblk1.ctr[1]
                                                                      r  genblk1.ctr[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  genblk1.ctr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    genblk1.ctr[2]_i_1_n_0
                         FDCE                                         r  genblk1.ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 genblk1.ctr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.ctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.ctr_reg[0]/Q
                         net (fo=13, unplaced)        0.152     0.977    genblk1.ctr[0]
                                                                      f  genblk1.ctr[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.075 r  genblk1.ctr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    genblk1.ctr[0]_i_1_n_0
                         FDCE                                         r  genblk1.ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 genblk1.stt_data_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.ctr_lite_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.245ns (60.593%)  route 0.159ns (39.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.stt_data_c_reg[0]/Q
                         net (fo=27, unplaced)        0.159     0.984    genblk1.stt_data_c[0]
                                                                      f  genblk1.ctr_lite[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 r  genblk1.ctr_lite[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.082    genblk1.ctr_lite[0]_i_1_n_0
                         FDCE                                         r  genblk1.ctr_lite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ctr_lite_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 genblk1.wready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.wready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.245ns (60.217%)  route 0.162ns (39.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.wready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.wready_r_reg/Q
                         net (fo=35, unplaced)        0.162     0.986    wready_OBUF
                                                                      f  genblk1.wready_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.084 r  genblk1.wready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    genblk1.wready_r_i_1_n_0
                         FDCE                                         r  genblk1.wready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.wready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.wready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.arready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.awready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                genblk1.coef_lite_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.arready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.awready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.awready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.arready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.awready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.awready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                genblk1.coef_lite_reg[0][2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.004ns (53.570%)  route 3.470ns (46.430%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      f  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      f  tap_EN_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.937     2.858    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.982 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.934     3.916    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.040 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.840    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.475 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.475    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 4.094ns (56.938%)  route 3.096ns (43.062%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=186, unplaced)       0.564     2.459    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     2.575 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.035    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     3.632    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.756 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.556    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.191 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.191    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 4.094ns (56.938%)  route 3.096ns (43.062%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=186, unplaced)       0.564     2.459    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     2.575 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.035    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     3.632    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.756 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.556    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.191 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.191    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 4.086ns (56.890%)  route 3.096ns (43.110%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=186, unplaced)       0.564     2.459    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     2.575 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.035    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     3.632    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.116     3.748 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.548    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.183 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.183    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.094ns (57.176%)  route 3.066ns (42.824%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=186, unplaced)       0.564     2.459    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     2.575 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.035    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=4, unplaced)         0.443     3.602    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.726 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.526    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.161 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.161    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 3.970ns (60.212%)  route 2.623ns (39.788%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=186, unplaced)       0.564     2.459    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     2.575 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.035    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.159 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.959    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.594 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     6.594    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.880ns (60.471%)  route 2.536ns (39.529%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      f  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      f  tap_EN_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.937     2.858    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.982 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     3.782    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.417 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.417    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.880ns (60.471%)  route 2.536ns (39.529%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      f  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      f  tap_EN_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.937     2.858    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.982 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     3.782    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.417 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.417    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.880ns (60.471%)  route 2.536ns (39.529%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      f  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      f  tap_EN_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.937     2.858    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.982 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     3.782    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.417 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.417    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.880ns (60.471%)  route 2.536ns (39.529%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      f  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      f  tap_EN_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=7, unplaced)         0.937     2.858    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.982 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     3.782    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.417 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.417    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            genblk1.stt_data_n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  sm_tready_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    sm_tready_IBUF
                                                                      f  genblk1.stt_data_n_reg[1]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.044     0.582 r  genblk1.stt_data_n_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    genblk1.stt_data_n_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            genblk1.stt_data_n_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tlast_IBUF
                                                                      r  genblk1.stt_data_n_reg[2]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  genblk1.stt_data_n_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.stt_data_n_reg[2]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            genblk1.stt_data_n_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.290ns (35.559%)  route 0.526ns (64.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      f  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  ss_tlast_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tlast_IBUF
                                                                      f  genblk1.stt_data_n_reg[0]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  genblk1.stt_data_n_reg[0]_i_3/O
                         net (fo=1, unplaced)         0.189     0.772    genblk1.stt_data_n_reg[0]_i_3_n_0
                                                                      r  genblk1.stt_data_n_reg[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.817 r  genblk1.stt_data_n_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.817    genblk1.stt_data_n_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[19]
                            (input port)
  Destination:            data_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[19] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[19]
                                                                      r  ss_tdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[19]
                                                                      r  data_Di_OBUF[19]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[19]
                                                                      r  data_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[19]
                                                                      r  data_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[1]
                            (input port)
  Destination:            data_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[1]
                                                                      r  ss_tdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[1]
                                                                      r  data_Di_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[1]
                                                                      r  data_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[1]
                                                                      r  data_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[21]
                            (input port)
  Destination:            data_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[21] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[21]
                                                                      r  ss_tdata_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[21]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[21]
                                                                      r  data_Di_OBUF[21]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    data_Di_OBUF[21]
                                                                      r  data_Di_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  data_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.069    data_Di[21]
                                                                      r  data_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 3.655ns (53.332%)  route 3.199ns (46.668%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.934     5.752    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.876 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.676    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.311 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.311    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 3.655ns (53.457%)  route 3.183ns (46.543%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.ctr_lite_reg[2]/Q
                         net (fo=17, unplaced)        1.021     3.955    genblk1.ctr_lite[2]
                                                                      r  tap_A_OBUF[6]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.250 r  tap_A_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.699    tap_A_OBUF[6]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.823 r  tap_A_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.913     5.736    tap_A_OBUF[6]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.860 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.660    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.295 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.295    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 3.671ns (54.944%)  route 3.011ns (45.056%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.808     3.742    genblk1.stt_data_c[1]
                                                                      f  tap_A_OBUF[4]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.061 f  tap_A_OBUF[4]_inst_i_6/O
                         net (fo=9, unplaced)         0.490     4.551    tap_A_OBUF[4]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.667 r  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=2, unplaced)         0.913     5.580    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.704 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.504    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.139 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.139    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.679ns (55.188%)  route 2.988ns (44.812%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.808     3.742    genblk1.stt_data_c[1]
                                                                      r  tap_A_OBUF[4]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.061 r  tap_A_OBUF[4]_inst_i_6/O
                         net (fo=9, unplaced)         0.460     4.521    tap_A_OBUF[4]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.645 r  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.565    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.689 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.489    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.124 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.124    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.705ns (59.668%)  route 2.505ns (40.332%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.808     3.742    genblk1.stt_data_c[1]
                                                                      r  tap_A_OBUF[4]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.061 r  tap_A_OBUF[4]_inst_i_6/O
                         net (fo=9, unplaced)         0.460     4.521    tap_A_OBUF[4]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.645 r  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     5.082    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.150     5.232 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.032    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.667 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.667    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.531ns (60.928%)  route 2.265ns (39.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     5.618    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.253 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.253    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.531ns (60.928%)  route 2.265ns (39.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     5.618    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.253 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.253    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.531ns (60.928%)  route 2.265ns (39.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     5.618    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.253 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.253    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.531ns (60.928%)  route 2.265ns (39.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     5.618    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.253 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.253    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ctr_lite_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.531ns (60.928%)  route 2.265ns (39.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ctr_lite_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.ctr_lite_reg[1]/Q
                         net (fo=19, unplaced)        0.800     3.734    genblk1.ctr_lite[1]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.029 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.694    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=6, unplaced)         0.800     5.618    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.253 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.253    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.stt_data_n_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.245ns (51.978%)  route 0.226ns (48.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.226     1.051    genblk1.stt_data_c[1]
                                                                      r  genblk1.stt_data_n_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.149 r  genblk1.stt_data_n_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.149    genblk1.stt_data_n_reg[2]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.stt_data_n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.246ns (52.079%)  route 0.226ns (47.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.stt_data_c_reg[0]/Q
                         net (fo=27, unplaced)        0.226     1.051    genblk1.stt_data_c[0]
                                                                      r  genblk1.stt_data_n_reg[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.150 r  genblk1.stt_data_n_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.150    genblk1.stt_data_n_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.stt_data_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.stt_data_n_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.245ns (44.226%)  route 0.309ns (55.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.stt_data_c_reg[1]/Q
                         net (fo=27, unplaced)        0.309     1.134    genblk1.stt_data_c[1]
                                                                      r  genblk1.stt_data_n_reg[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.232 r  genblk1.stt_data_n_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.232    genblk1.stt_data_n_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.stt_data_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.arready_r_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.awready_r_reg/Q
                         net (fo=5, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rdata_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rdata_r_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rdata_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rdata_r_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rdata_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rdata_r_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rdata_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rdata_r_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rdata_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rdata_r_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay          3288 Endpoints
Min Delay          3288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.991ns  (logic 8.699ns (79.143%)  route 2.292ns (20.857%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_reg[20]_i_10_n_0
                                                                      r  genblk1.result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.result_reg[24]_i_10_n_4
                                                                      r  genblk1.result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  genblk1.result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    genblk1.result[24]_i_2_n_0
                                                                      r  genblk1.result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.991 r  genblk1.result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.991    genblk1.result_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.985ns  (logic 8.693ns (79.131%)  route 2.292ns (20.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_reg[20]_i_10_n_0
                                                                      r  genblk1.result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.result_reg[24]_i_10_n_4
                                                                      r  genblk1.result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  genblk1.result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    genblk1.result[24]_i_2_n_0
                                                                      r  genblk1.result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.985 r  genblk1.result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.985    genblk1.result_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 8.618ns (78.988%)  route 2.292ns (21.012%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_reg[20]_i_10_n_0
                                                                      r  genblk1.result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.result_reg[24]_i_10_n_4
                                                                      r  genblk1.result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  genblk1.result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    genblk1.result[24]_i_2_n_0
                                                                      r  genblk1.result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.910 r  genblk1.result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.910    genblk1.result_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.886ns  (logic 8.594ns (78.942%)  route 2.292ns (21.058%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_reg[20]_i_10_n_0
                                                                      r  genblk1.result_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.result_reg[24]_i_10_n_4
                                                                      r  genblk1.result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  genblk1.result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    genblk1.result[24]_i_2_n_0
                                                                      r  genblk1.result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  genblk1.result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    genblk1.result_reg[24]_i_1_n_0
                                                                      r  genblk1.result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.886 r  genblk1.result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.886    genblk1.result_reg[28]_i_1_n_7
                         FDCE                                         r  genblk1.result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 8.582ns (78.918%)  route 2.292ns (21.082%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.result_reg[20]_i_10_n_4
                                                                      r  genblk1.result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  genblk1.result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    genblk1.result[20]_i_2_n_0
                                                                      r  genblk1.result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.874 r  genblk1.result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.874    genblk1.result_reg[24]_i_1_n_6
                         FDCE                                         r  genblk1.result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.868ns  (logic 8.576ns (78.907%)  route 2.292ns (21.093%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.result_reg[20]_i_10_n_4
                                                                      r  genblk1.result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  genblk1.result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    genblk1.result[20]_i_2_n_0
                                                                      r  genblk1.result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.868 r  genblk1.result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.868    genblk1.result_reg[24]_i_1_n_4
                         FDCE                                         r  genblk1.result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 8.501ns (78.760%)  route 2.292ns (21.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.result_reg[20]_i_10_n_4
                                                                      r  genblk1.result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  genblk1.result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    genblk1.result[20]_i_2_n_0
                                                                      r  genblk1.result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.793 r  genblk1.result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.793    genblk1.result_reg[24]_i_1_n_5
                         FDCE                                         r  genblk1.result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 8.477ns (78.713%)  route 2.292ns (21.287%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_reg[16]_i_10_n_0
                                                                      r  genblk1.result_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.result_reg[20]_i_10_n_4
                                                                      r  genblk1.result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  genblk1.result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    genblk1.result[20]_i_2_n_0
                                                                      r  genblk1.result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  genblk1.result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    genblk1.result_reg[20]_i_1_n_0
                                                                      r  genblk1.result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.769 r  genblk1.result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.769    genblk1.result_reg[24]_i_1_n_7
                         FDCE                                         r  genblk1.result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.477ns  (logic 8.391ns (80.086%)  route 2.086ns (19.914%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432     9.379    genblk1.result_reg[16]_i_10_n_4
                                                                      r  genblk1.result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     9.711 r  genblk1.result[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.711    genblk1.result[16]_i_2_n_0
                                                                      r  genblk1.result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.140 r  genblk1.result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.140    genblk1.result_reg[16]_i_1_n_0
                                                                      r  genblk1.result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.477 r  genblk1.result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.477    genblk1.result_reg[20]_i_1_n_6
                         FDCE                                         r  genblk1.result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.471ns  (logic 8.385ns (80.074%)  route 2.086ns (19.926%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result1__0_n_106
                                                                      r  genblk1.result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result1__1_n_105
                                                                      r  genblk1.result[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result[16]_i_13_n_0
                                                                      r  genblk1.result_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.result_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.432     9.379    genblk1.result_reg[16]_i_10_n_4
                                                                      r  genblk1.result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     9.711 r  genblk1.result[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.711    genblk1.result[16]_i_2_n_0
                                                                      r  genblk1.result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.140 r  genblk1.result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.140    genblk1.result_reg[16]_i_1_n_0
                                                                      r  genblk1.result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.471 r  genblk1.result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.471    genblk1.result_reg[20]_i_1_n_4
                         FDCE                                         r  genblk1.result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.stt_data_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.168%)  route 0.170ns (48.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.stt_data_n_reg[0]/Q
                         net (fo=30, unplaced)        0.170     0.348    genblk1.stt_data_n[0]
                         FDCE                                         r  genblk1.stt_data_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[0]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.stt_data_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.168%)  route 0.170ns (48.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.170     0.348    genblk1.stt_data_n[1]
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[1]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.stt_data_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.168%)  route 0.170ns (48.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.stt_data_n_reg[2]/Q
                         net (fo=30, unplaced)        0.170     0.348    genblk1.stt_data_n[2]
                         FDCE                                         r  genblk1.stt_data_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stt_data_c_reg[2]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.966%)  route 0.206ns (48.034%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  genblk1.coef_lite[0][0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.coef_lite[0][0]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][0]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.966%)  route 0.206ns (48.034%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[2]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[2]
                                                                      f  genblk1.coef_lite[0][1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  genblk1.coef_lite[0][1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.coef_lite[0][1]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][1]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.966%)  route 0.206ns (48.034%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][4]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  genblk1.coef_lite[0][4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.coef_lite[0][4]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][4]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.223ns (51.966%)  route 0.206ns (48.034%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][6]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  genblk1.coef_lite[0][6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.coef_lite[0][6]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][6]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.224ns (52.078%)  route 0.206ns (47.922%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][3]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.430 r  genblk1.coef_lite[0][3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    genblk1.coef_lite[0][3]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][3]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.224ns (52.078%)  route 0.206ns (47.922%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][5]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.430 r  genblk1.coef_lite[0][5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    genblk1.coef_lite[0][5]_i_1_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][5]/C

Slack:                    inf
  Source:                 genblk1.stt_data_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.coef_lite_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.224ns (52.078%)  route 0.206ns (47.922%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.stt_data_n_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.stt_data_n_reg[1]/Q
                         net (fo=30, unplaced)        0.206     0.384    genblk1.stt_data_n[1]
                                                                      f  genblk1.coef_lite[0][7]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.430 r  genblk1.coef_lite[0][7]_i_2/O
                         net (fo=1, unplaced)         0.000     0.430    genblk1.coef_lite[0][7]_i_2_n_0
                         FDCE                                         r  genblk1.coef_lite_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1123, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.coef_lite_reg[0][7]/C





