// Seed: 3957858745
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = id_2;
  assign id_0 = 1'h0;
  type_6 id_3 (
      .id_0('h0),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_0),
      .id_4(1)
  );
endmodule
