# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/sim/bd_44e3_psr_aclk_0.vhd" \
"../../../../soc.ip_user_files/bd/system/ip/system_rst_clk_wiz_100M_0/sim/system_rst_clk_wiz_100M_0.vhd" \
"../../../../soc.ip_user_files/bd/system/ip/system_dds_compiler_0_0/sim/system_dds_compiler_0_0.vhd" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
