# type: ignore
# pylint: skip-file
#  -*- coding: utf-8 -*
#
# This file is part of the SKA Low MCCS project
#
#
# Distributed under the terms of the BSD 3-clause new license.
# See LICENSE for more info.
#
# This file provides min/max or expected values for TPM monitoring points
tpm_monitoring_points:
  temperatures:
    board:
      min: 10
      max: 65
    FPGA0:
      min: 10
      max: 95
    FPGA1:
      min: 10
      max: 95
  voltages:
    VREF_2V5: 
      min: 2.37
      max: 2.63
    MGT_AVCC: 
      min: 0.85
      max: 0.95
    MGT_AVTT: 
      min: 1.14
      max: 1.26
    SW_AVDD1: 
      min: 1.04
      max: 1.16
    SW_AVDD2: 
      min: 2.18
      max: 2.42
    AVDD3: 
      min: 2.37
      max: 2.6
    MAN_1V2: 
      min: 1.14
      max: 1.26
    DDR0_VREF: 
      min: 0.57
      max: 0.63
    DDR1_VREF: 
      min: 0.57
      max: 0.63
    VM_DRVDD: 
      min: 1.71
      max: 1.89
    VIN: 
      min: 11.4
      max: 12.6
    MON_3V3: 
      min: 3.13
      max: 3.46
    MON_1V8: 
      min: 1.71
      max: 1.89
    MON_5V0: 
      min: 4.69
      max: 5.19
    VM_ADA0:
      min: 0
      max: 0
    VM_ADA1:
      min: 0
      max: 0
    VM_AGP0: 
      min: 0.84
      max: 0.99
    VM_AGP1: 
      min: 0.84
      max: 0.99
    VM_AGP2: 
      min: 0.84
      max: 0.99
    VM_AGP3: 
      min: 0.84
      max: 0.99
    VM_CLK0B: 
      min: 3.04
      max: 3.56
    VM_DDR0_VTT: 
      min: 0.55
      max: 0.65
    VM_FE0: 
      min: 3.22
      max: 3.78
    VM_MGT0_AUX: 
      min: 1.66
      max: 1.94
    VM_PLL: 
      min: 3.04
      max: 3.56
    VM_AGP4: 
      min: 0.84
      max: 0.99
    VM_AGP5: 
      min: 0.84
      max: 0.99
    VM_AGP6: 
      min: 0.84
      max: 0.99
    VM_AGP7: 
      min: 0.84
      max: 0.99
    VM_CLK1B: 
      min: 3.04
      max: 3.56
    VM_DDR1_VDD: 
      min: 1.1
      max: 1.3
    VM_DDR1_VTT: 
      min: 0.55
      max: 0.65
    VM_DVDD: 
      min: 1.01
      max: 1.19
    VM_FE1: 
      min: 3.22
      max: 3.78
    VM_MGT1_AUX: 
      min: 1.66
      max: 1.94
    VM_SW_AMP: 
      min: 3.22
      max: 3.78
  currents:
    FE0_mVA:
      min: 1.93
      max: 2.27
    FE1_mVA:
      min: 2.02
      max: 2.38
  alarms:
    I2C_access_alm: 0
    temperature_alm: 0
    voltage_alm: 0
    SEM_wd: 0
    MCU_wd: 0
  adcs:
    pll_status:
      ADC0: !!python/tuple [True, True]
      ADC1: !!python/tuple [True, True]
      ADC2: !!python/tuple [True, True]
      ADC3: !!python/tuple [True, True]
      ADC4: !!python/tuple [True, True]
      ADC5: !!python/tuple [True, True]
      ADC6: !!python/tuple [True, True]
      ADC7: !!python/tuple [True, True]
      ADC8: !!python/tuple [True, True]
      ADC9: !!python/tuple [True, True]
      ADC10: !!python/tuple [True, True]
      ADC11: !!python/tuple [True, True]
      ADC12: !!python/tuple [True, True]
      ADC13: !!python/tuple [True, True]
      ADC14: !!python/tuple [True, True]
      ADC15: !!python/tuple [True, True]
    sysref_timing_requirements:
      ADC0: True
      ADC1: True
      ADC2: True
      ADC3: True
      ADC4: True
      ADC5: True
      ADC6: True
      ADC7: True
      ADC8: True
      ADC9: True
      ADC10: True
      ADC11: True
      ADC12: True
      ADC13: True
      ADC14: True
      ADC15: True
    sysref_counter:
      ADC0: True
      ADC1: True
      ADC2: True
      ADC3: True
      ADC4: True
      ADC5: True
      ADC6: True
      ADC7: True
      ADC8: True
      ADC9: True
      ADC10: True
      ADC11: True
      ADC12: True
      ADC13: True
      ADC14: True
      ADC15: True 
  timing:
    clocks:
      FPGA0: 
        JESD: True
        DDR: True
        UDP: True
      FPGA1:
        JESD: True
        DDR: True
        UDP: True
    clock_managers:
      FPGA0:
        C2C_MMCM: !!python/tuple [True, 0]
        JESD_MMCM: !!python/tuple [True, 0]
        DSP_MMCM: !!python/tuple [True, 0]
      FPGA1:
        C2C_MMCM: !!python/tuple [True, 0]
        JESD_MMCM: !!python/tuple [True, 0]
        DSP_MMCM: !!python/tuple [True, 0]
    pps:
      status: True
    pll: !!python/tuple [True, 0]
  io:
    jesd_interface:
      link_status: True
      lane_error_count:
        FPGA0:
          Core0:
            lane0: 0
            lane1: 0
            lane2: 0
            lane3: 0
            lane4: 0
            lane5: 0
            lane6: 0
            lane7: 0
          Core1:
            lane0: 0
            lane1: 0
            lane2: 0
            lane3: 0
            lane4: 0
            lane5: 0
            lane6: 0
            lane7: 0
        FPGA1:
          Core0:
            lane0: 0
            lane1: 0
            lane2: 0
            lane3: 0
            lane4: 0
            lane5: 0
            lane6: 0
            lane7: 0
          Core1:
            lane0: 0
            lane1: 0
            lane2: 0
            lane3: 0
            lane4: 0
            lane5: 0
            lane6: 0
            lane7: 0
      lane_status: True
      resync_count:
        FPGA0: 0
        FPGA1: 0
      qpll_status:
        FPGA0: !!python/tuple [True, 0]
        FPGA1: !!python/tuple [True, 0]
    ddr_interface:
      initialisation: True
      reset_counter:
        FPGA0: 0
        FPGA1: 0
    f2f_interface:
      pll_status: !!python/tuple [True, 0]
      soft_error: 0
      hard_error: 0
    udp_interface:
      arp: True
      status: True
      crc_error_count:
        FPGA0: 0
        FPGA1: 0
      bip_error_count:
        FPGA0:
          lane0: 0
          lane1: 0
          lane2: 0
          lane3: 0
        FPGA1:
          lane0: 0
          lane1: 0
          lane2: 0
          lane3: 0
      linkup_loss_count:
        FPGA0: 0
        FPGA1: 0
  dsp:
    tile_beamf: True
    station_beamf:
      status: True
      ddr_parity_error_count:
        FPGA0: 0
        FPGA1: 0