{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753132215074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753132215107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 23:10:14 2025 " "Processing started: Mon Jul 21 23:10:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753132215107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132215107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132215107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753132223409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_generator-tb_clock_generator_RTL " "Found design unit 1: tb_clock_generator-tb_clock_generator_RTL" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132262129 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_generator " "Found entity 1: tb_clock_generator" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132262129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132262129 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" AXI_buffer_tb.vhd(105) " "VHDL syntax error at AXI_buffer_tb.vhd(105) near text \"when\";  expecting \";\"" {  } { { "../VHDL/lib_buffer/AXI_buffer_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer_tb.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132262180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132262185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_buffer-AXI_buffer_RTL " "Found design unit 1: AXI_buffer-AXI_buffer_RTL" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132262213 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_buffer " "Found entity 1: AXI_buffer" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132262213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132262213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753132262481 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 21 23:11:02 2025 " "Processing ended: Mon Jul 21 23:11:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753132262481 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753132262481 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753132262481 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132262481 ""}
