<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim_0425_0A" simType="ModelSim">
    <Source worklib="work" path="sim_0425_0A/ram_w32_depth64.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim_0425_0A/statistics_cycle.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim_0425_0A/tb.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="tb"/>
</BaliSimProject>
