Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 10 23:39:02 2020
| Host         : LAPTOP-7F5JLFQ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_1_timing_summary_routed.rpt -pb datapath_1_timing_summary_routed.pb -rpx datapath_1_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath_1
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (134)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (134)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[16] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[18] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[19] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[20] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[21] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[22] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[24] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[25] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[26] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[27] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[28] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[30] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.786        0.000                      0                   96        0.263        0.000                      0                   96        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           34.786        0.000                      0                   96        0.263        0.000                      0                   96       23.750        0.000                       0                   130  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.786ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 3.024ns (19.918%)  route 12.158ns (80.082%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 47.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.010     5.644    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.768 r  u_reg_files_1/u_data_ram_i_78/O
                         net (fo=1, routed)           0.740     6.508    u_reg_files_1/u_data_ram_i_78_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  u_reg_files_1/u_data_ram_i_48/O
                         net (fo=1, routed)           0.573     7.205    u_ALU_1/u_data_ram_7
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.329 r  u_ALU_1/u_data_ram_i_3/O
                         net (fo=6, routed)           1.362     8.691    u_ALU_1/u_data_ram_i_47[7]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.815 r  u_ALU_1/pc[2]_i_6/O
                         net (fo=2, routed)           1.241    10.055    u_reg_files_1/pc_reg[2]_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    10.179 r  u_reg_files_1/pc_plus_4_reg[31]_i_6/O
                         net (fo=2, routed)           0.902    11.081    u_ALU_1/pc_reg[31]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.205 r  u_ALU_1/pc_plus_4_reg[31]_i_3/O
                         net (fo=30, routed)          1.607    12.812    u_ALU_1/pc_plus_4_reg[31]_i_3_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.936 r  u_ALU_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    12.936    u_pc_1/D[7]
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.752    47.293    u_pc_1/clk_out1
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[9]/C
                         clock pessimism              0.501    47.794    
                         clock uncertainty           -0.103    47.691    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.031    47.722    u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 34.786    

Slack (MET) :             34.826ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.024ns (19.911%)  route 12.164ns (80.089%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 47.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.010     5.644    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.768 r  u_reg_files_1/u_data_ram_i_78/O
                         net (fo=1, routed)           0.740     6.508    u_reg_files_1/u_data_ram_i_78_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  u_reg_files_1/u_data_ram_i_48/O
                         net (fo=1, routed)           0.573     7.205    u_ALU_1/u_data_ram_7
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.329 r  u_ALU_1/u_data_ram_i_3/O
                         net (fo=6, routed)           1.362     8.691    u_ALU_1/u_data_ram_i_47[7]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.815 r  u_ALU_1/pc[2]_i_6/O
                         net (fo=2, routed)           1.241    10.055    u_reg_files_1/pc_reg[2]_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    10.179 r  u_reg_files_1/pc_plus_4_reg[31]_i_6/O
                         net (fo=2, routed)           0.902    11.081    u_ALU_1/pc_reg[31]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.205 r  u_ALU_1/pc_plus_4_reg[31]_i_3/O
                         net (fo=30, routed)          1.613    12.818    u_ALU_1/pc_plus_4_reg[31]_i_3_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.942 r  u_ALU_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    12.942    u_pc_1/D[3]
    SLICE_X6Y23          FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.752    47.293    u_pc_1/clk_out1
    SLICE_X6Y23          FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism              0.501    47.794    
                         clock uncertainty           -0.103    47.691    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)        0.077    47.768    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         47.768    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                 34.826    

Slack (MET) :             34.864ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.106ns  (logic 3.024ns (20.018%)  route 12.082ns (79.982%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 47.297 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 f  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 r  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 r  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 f  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.186     5.820    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.944 f  u_reg_files_1/u_data_ram_i_98/O
                         net (fo=1, routed)           0.570     6.514    u_reg_files_1/u_data_ram_i_98_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.638 f  u_reg_files_1/u_data_ram_i_58/O
                         net (fo=1, routed)           0.613     7.251    u_ALU_1/u_data_ram_13
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.375 f  u_ALU_1/u_data_ram_i_8/O
                         net (fo=5, routed)           1.152     8.527    u_ALU_1/u_data_ram_i_47[2]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.651 r  u_ALU_1/pc[31]_i_9/O
                         net (fo=1, routed)           1.087     9.738    u_reg_files_1/pc[31]_i_4_1
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.862 r  u_reg_files_1/pc[31]_i_6/O
                         net (fo=29, routed)          2.147    12.009    u_pc_1/zero_in
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.124    12.133 r  u_pc_1/pc[30]_i_2/O
                         net (fo=1, routed)           0.603    12.736    u_ALU_1/pc_reg[30]
    SLICE_X4Y30          LUT6 (Prop_lut6_I3_O)        0.124    12.860 r  u_ALU_1/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    12.860    u_pc_1/D[28]
    SLICE_X4Y30          FDRE                                         r  u_pc_1/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.756    47.297    u_pc_1/clk_out1
    SLICE_X4Y30          FDRE                                         r  u_pc_1/pc_reg[30]/C
                         clock pessimism              0.501    47.798    
                         clock uncertainty           -0.103    47.695    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    47.724    u_pc_1/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         47.724    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                 34.864    

Slack (MET) :             34.922ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 3.024ns (20.101%)  route 12.020ns (79.899%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 47.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          1.974     5.608    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.732 r  u_reg_files_1/u_data_ram_i_102/O
                         net (fo=2, routed)           0.461     6.193    u_reg_files_1/u_data_ram_i_102_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.317 r  u_reg_files_1/u_data_ram_i_60/O
                         net (fo=1, routed)           0.670     6.987    u_ALU_1/u_data_ram_17
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.111 r  u_ALU_1/u_data_ram_i_9/O
                         net (fo=4, routed)           1.651     8.762    u_ALU_1/u_data_ram_i_47[1]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.886 r  u_ALU_1/pc_plus_4_reg[31]_i_14/O
                         net (fo=2, routed)           0.814     9.700    u_ALU_1/u_data_ram_i_6_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  u_ALU_1/pc_plus_4_reg[31]_i_5/O
                         net (fo=3, routed)           0.971    10.795    u_ALU_1/pc_plus_4_reg[31]_i_14_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124    10.919 r  u_ALU_1/pc[31]_i_3/O
                         net (fo=31, routed)          1.756    12.674    u_ALU_1/pc[31]_i_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    12.798 r  u_ALU_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    12.798    u_pc_1/D[4]
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.752    47.293    u_pc_1/clk_out1
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism              0.501    47.794    
                         clock uncertainty           -0.103    47.691    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.029    47.720    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         47.720    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 34.922    

Slack (MET) :             34.922ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 3.024ns (20.098%)  route 12.022ns (79.902%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 47.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          1.974     5.608    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.732 r  u_reg_files_1/u_data_ram_i_102/O
                         net (fo=2, routed)           0.461     6.193    u_reg_files_1/u_data_ram_i_102_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.317 r  u_reg_files_1/u_data_ram_i_60/O
                         net (fo=1, routed)           0.670     6.987    u_ALU_1/u_data_ram_17
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.111 r  u_ALU_1/u_data_ram_i_9/O
                         net (fo=4, routed)           1.651     8.762    u_ALU_1/u_data_ram_i_47[1]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.886 r  u_ALU_1/pc_plus_4_reg[31]_i_14/O
                         net (fo=2, routed)           0.814     9.700    u_ALU_1/u_data_ram_i_6_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  u_ALU_1/pc_plus_4_reg[31]_i_5/O
                         net (fo=3, routed)           0.971    10.795    u_ALU_1/pc_plus_4_reg[31]_i_14_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124    10.919 r  u_ALU_1/pc[31]_i_3/O
                         net (fo=31, routed)          1.758    12.676    u_ALU_1/pc[31]_i_5
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    12.800 r  u_ALU_1/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    12.800    u_pc_1/D[5]
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.752    47.293    u_pc_1/clk_out1
    SLICE_X7Y23          FDRE                                         r  u_pc_1/pc_reg[7]/C
                         clock pessimism              0.501    47.794    
                         clock uncertainty           -0.103    47.691    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.031    47.722    u_pc_1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 34.922    

Slack (MET) :             34.969ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.049ns  (logic 3.024ns (20.094%)  route 12.025ns (79.906%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 47.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          1.974     5.608    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.732 r  u_reg_files_1/u_data_ram_i_102/O
                         net (fo=2, routed)           0.461     6.193    u_reg_files_1/u_data_ram_i_102_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.317 r  u_reg_files_1/u_data_ram_i_60/O
                         net (fo=1, routed)           0.670     6.987    u_ALU_1/u_data_ram_17
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.111 r  u_ALU_1/u_data_ram_i_9/O
                         net (fo=4, routed)           1.651     8.762    u_ALU_1/u_data_ram_i_47[1]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124     8.886 r  u_ALU_1/pc_plus_4_reg[31]_i_14/O
                         net (fo=2, routed)           0.814     9.700    u_ALU_1/u_data_ram_i_6_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  u_ALU_1/pc_plus_4_reg[31]_i_5/O
                         net (fo=3, routed)           0.971    10.795    u_ALU_1/pc_plus_4_reg[31]_i_14_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124    10.919 r  u_ALU_1/pc[31]_i_3/O
                         net (fo=31, routed)          1.761    12.679    u_ALU_1/pc[31]_i_5
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124    12.803 r  u_ALU_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    12.803    u_pc_1/D[6]
    SLICE_X6Y23          FDRE                                         r  u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.752    47.293    u_pc_1/clk_out1
    SLICE_X6Y23          FDRE                                         r  u_pc_1/pc_reg[8]/C
                         clock pessimism              0.501    47.794    
                         clock uncertainty           -0.103    47.691    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)        0.081    47.772    u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         47.772    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 34.969    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.014ns  (logic 3.024ns (20.141%)  route 11.990ns (79.859%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 47.291 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 f  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 f  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 r  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.010     5.644    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.768 r  u_reg_files_1/u_data_ram_i_78/O
                         net (fo=1, routed)           0.740     6.508    u_reg_files_1/u_data_ram_i_78_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  u_reg_files_1/u_data_ram_i_48/O
                         net (fo=1, routed)           0.573     7.205    u_ALU_1/u_data_ram_7
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.329 r  u_ALU_1/u_data_ram_i_3/O
                         net (fo=6, routed)           1.362     8.691    u_ALU_1/u_data_ram_i_47[7]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.815 r  u_ALU_1/pc[2]_i_6/O
                         net (fo=2, routed)           1.241    10.055    u_reg_files_1/pc_reg[2]_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    10.179 r  u_reg_files_1/pc_plus_4_reg[31]_i_6/O
                         net (fo=2, routed)           0.902    11.081    u_ALU_1/pc_reg[31]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.205 r  u_ALU_1/pc_plus_4_reg[31]_i_3/O
                         net (fo=30, routed)          1.439    12.644    u_ALU_1/pc_plus_4_reg[31]_i_3_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.768 r  u_ALU_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000    12.768    u_pc_1/D[10]
    SLICE_X6Y24          FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.750    47.291    u_pc_1/clk_out1
    SLICE_X6Y24          FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism              0.501    47.792    
                         clock uncertainty           -0.103    47.689    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.079    47.768    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         47.768    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.907ns  (logic 3.024ns (20.286%)  route 11.883ns (79.714%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 47.296 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 f  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 r  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 r  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 f  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.186     5.820    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.944 f  u_reg_files_1/u_data_ram_i_98/O
                         net (fo=1, routed)           0.570     6.514    u_reg_files_1/u_data_ram_i_98_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.638 f  u_reg_files_1/u_data_ram_i_58/O
                         net (fo=1, routed)           0.613     7.251    u_ALU_1/u_data_ram_13
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.375 f  u_ALU_1/u_data_ram_i_8/O
                         net (fo=5, routed)           1.152     8.527    u_ALU_1/u_data_ram_i_47[2]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.651 r  u_ALU_1/pc[31]_i_9/O
                         net (fo=1, routed)           1.087     9.738    u_reg_files_1/pc[31]_i_4_1
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.862 r  u_reg_files_1/pc[31]_i_6/O
                         net (fo=29, routed)          1.604    11.466    u_pc_1/zero_in
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.590 r  u_pc_1/pc[22]_i_2/O
                         net (fo=1, routed)           0.947    12.537    u_ALU_1/pc_reg[22]
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.124    12.661 r  u_ALU_1/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    12.661    u_pc_1/D[20]
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.755    47.296    u_pc_1/clk_out1
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[22]/C
                         clock pessimism              0.501    47.797    
                         clock uncertainty           -0.103    47.694    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    47.723    u_pc_1/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         47.723    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.946ns  (logic 3.024ns (20.233%)  route 11.922ns (79.767%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 47.296 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 f  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 r  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 r  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 f  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.186     5.820    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.944 f  u_reg_files_1/u_data_ram_i_98/O
                         net (fo=1, routed)           0.570     6.514    u_reg_files_1/u_data_ram_i_98_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.638 f  u_reg_files_1/u_data_ram_i_58/O
                         net (fo=1, routed)           0.613     7.251    u_ALU_1/u_data_ram_13
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.375 f  u_ALU_1/u_data_ram_i_8/O
                         net (fo=5, routed)           1.152     8.527    u_ALU_1/u_data_ram_i_47[2]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.651 r  u_ALU_1/pc[31]_i_9/O
                         net (fo=1, routed)           1.087     9.738    u_reg_files_1/pc[31]_i_4_1
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.862 r  u_reg_files_1/pc[31]_i_6/O
                         net (fo=29, routed)          1.790    11.653    u_pc_1/zero_in
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  u_pc_1/pc[28]_i_2/O
                         net (fo=1, routed)           0.800    12.576    u_ALU_1/pc_reg[28]
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.124    12.700 r  u_ALU_1/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    12.700    u_pc_1/D[26]
    SLICE_X6Y28          FDRE                                         r  u_pc_1/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.755    47.296    u_pc_1/clk_out1
    SLICE_X6Y28          FDRE                                         r  u_pc_1/pc_reg[28]/C
                         clock pessimism              0.501    47.797    
                         clock uncertainty           -0.103    47.694    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.079    47.773    u_pc_1/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.088ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 3.024ns (20.317%)  route 11.860ns (79.683%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 47.297 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -6.161 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.046 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.800    -2.246    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y26         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.902 f  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/O
                         net (fo=10, routed)          1.518     0.616    u_reg_files_1/A0_0[12]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.356     0.972 r  u_reg_files_1/u_data_ram_i_183/O
                         net (fo=2, routed)           0.990     1.962    u_reg_files_1/u_data_ram_i_183_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.294 r  u_reg_files_1/u_data_ram_i_141/O
                         net (fo=11, routed)          1.216     3.510    u_reg_files_1/u_data_ram_i_141_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.634 f  u_reg_files_1/u_data_ram_i_116/O
                         net (fo=28, routed)          2.186     5.820    u_reg_files_1/u_data_ram_i_116_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.944 f  u_reg_files_1/u_data_ram_i_98/O
                         net (fo=1, routed)           0.570     6.514    u_reg_files_1/u_data_ram_i_98_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.638 f  u_reg_files_1/u_data_ram_i_58/O
                         net (fo=1, routed)           0.613     7.251    u_ALU_1/u_data_ram_13
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.375 f  u_ALU_1/u_data_ram_i_8/O
                         net (fo=5, routed)           1.152     8.527    u_ALU_1/u_data_ram_i_47[2]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.651 r  u_ALU_1/pc[31]_i_9/O
                         net (fo=1, routed)           1.087     9.738    u_reg_files_1/pc[31]_i_4_1
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.862 r  u_reg_files_1/pc[31]_i_6/O
                         net (fo=29, routed)          1.930    11.793    u_pc_1/zero_in
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.917 r  u_pc_1/pc[31]_i_4/O
                         net (fo=1, routed)           0.597    12.514    u_ALU_1/pc_reg[31]_2
    SLICE_X4Y30          LUT6 (Prop_lut6_I3_O)        0.124    12.638 r  u_ALU_1/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    12.638    u_pc_1/D[29]
    SLICE_X4Y30          FDRE                                         r  u_pc_1/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y11                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    43.527 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    45.450    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.541 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.756    47.297    u_pc_1/clk_out1
    SLICE_X4Y30          FDRE                                         r  u_pc_1/pc_reg[31]/C
                         clock pessimism              0.501    47.798    
                         clock uncertainty           -0.103    47.695    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    47.726    u_pc_1/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         47.726    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                 35.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X7Y22          FDRE                                         r  u_pc_1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  u_pc_1/pc_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.433    u_pc_1/pcOld[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.388 r  u_pc_1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    u_pc_1/pcSelect[1]
    SLICE_X7Y22          FDRE                                         r  u_pc_1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.931    -1.166    u_pc_1/clk_out1
    SLICE_X7Y22          FDRE                                         r  u_pc_1/pc_reg[1]/C
                         clock pessimism              0.423    -0.743    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.091    -0.652    u_pc_1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.629    -0.771    u_pc_1/clk_out1
    SLICE_X8Y22          FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.432    u_pc_1/pcOld[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.387 r  u_pc_1/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    u_pc_1/pcSelect[0]
    SLICE_X8Y22          FDRE                                         r  u_pc_1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.901    -1.196    u_pc_1/clk_out1
    SLICE_X8Y22          FDRE                                         r  u_pc_1/pc_reg[0]/C
                         clock pessimism              0.425    -0.771    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120    -0.651    u_pc_1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.592%)  route 0.293ns (58.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.629    -0.771    u_pc_1/clk_out1
    SLICE_X8Y22          FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.453    u_pc_1/pcOld[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.408 r  u_pc_1/result_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.139    -0.268    u_reg_files_1/register_reg_r2_0_31_0_5/DIA0
    SLICE_X10Y22         RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.901    -1.196    u_reg_files_1/register_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.590    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.498%)  route 0.348ns (62.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.629    -0.771    u_pc_1/clk_out1
    SLICE_X8Y22          FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.453    u_pc_1/pcOld[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.408 r  u_pc_1/result_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.194    -0.213    u_reg_files_1/register_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y23         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.899    -1.198    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y23         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.459    -0.739    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.592    u_reg_files_1/register_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.427ns (50.633%)  route 0.416ns (49.367%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.654    -0.746    u_pc_1/clk_out1
    SLICE_X6Y24          FDRE                                         r  u_pc_1/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.582 r  u_pc_1/pc_reg[12]/Q
                         net (fo=2, routed)           0.113    -0.468    u_pc_1/pcOld[12]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.360 r  u_pc_1/pcSelect0_carry__0_i_1/O[3]
                         net (fo=3, routed)           0.189    -0.172    u_pc_1/pcSelect0_carry__0_i_1_n_4
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.110    -0.062 r  u_pc_1/pc[12]_i_2/O
                         net (fo=1, routed)           0.114     0.053    u_ALU_1/pc_reg[12]
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.098 r  u_ALU_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     0.098    u_pc_1/D[10]
    SLICE_X6Y24          FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.928    -1.169    u_pc_1/clk_out1
    SLICE_X6Y24          FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism              0.423    -0.746    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121    -0.625    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.395ns (44.790%)  route 0.487ns (55.210%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  u_pc_1/pc_reg[27]/Q
                         net (fo=2, routed)           0.102    -0.499    u_pc_1/pcOld[27]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.355 r  u_pc_1/result_OBUF[28]_inst_i_2/O[3]
                         net (fo=1, routed)           0.244    -0.111    u_pc_1/ALUorMemData0[28]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.110    -0.001 r  u_pc_1/result_OBUF[28]_inst_i_1/O
                         net (fo=3, routed)           0.140     0.139    u_reg_files_1/register_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.905    -1.192    u_reg_files_1/register_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.459    -0.733    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.589    u_reg_files_1/register_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.405ns (48.918%)  route 0.423ns (51.082%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  u_pc_1/pc_reg[27]/Q
                         net (fo=2, routed)           0.167    -0.435    u_pc_1/pcOld[27]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.324 r  u_pc_1/pc_plus_4_reg[28]_i_1/O[2]
                         net (fo=3, routed)           0.117    -0.207    u_pc_1/pc_plus_4_reg[28]_i_1_n_5
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.108    -0.099 r  u_pc_1/pc[27]_i_2/O
                         net (fo=1, routed)           0.139     0.040    u_ALU_1/pc_reg[27]
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.085 r  u_ALU_1/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     0.085    u_pc_1/D[25]
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.932    -1.165    u_pc_1/clk_out1
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[27]/C
                         clock pessimism              0.422    -0.743    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092    -0.651    u_pc_1/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.405ns (48.622%)  route 0.428ns (51.378%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X5Y22          FDRE                                         r  u_pc_1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  u_pc_1/pc_reg[3]/Q
                         net (fo=3, routed)           0.222    -0.380    u_pc_1/Q[1]
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.269 r  u_pc_1/pcSelect0_carry_i_2/O[2]
                         net (fo=3, routed)           0.155    -0.114    u_pc_1/pcSelect0_carry_i_2_n_5
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.108    -0.006 r  u_pc_1/pc[3]_i_2/O
                         net (fo=1, routed)           0.051     0.045    u_ALU_1/pc_reg[3]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.090 r  u_ALU_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.090    u_pc_1/D[1]
    SLICE_X5Y22          FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.931    -1.166    u_pc_1/clk_out1
    SLICE_X5Y22          FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism              0.423    -0.743    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091    -0.652    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.426ns (49.245%)  route 0.439ns (50.755%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X6Y28          FDRE                                         r  u_pc_1/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.579 r  u_pc_1/pc_reg[26]/Q
                         net (fo=2, routed)           0.112    -0.466    u_pc_1/pcOld[26]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.356 r  u_pc_1/pc_plus_4_reg[28]_i_1/O[1]
                         net (fo=3, routed)           0.127    -0.229    u_pc_1/pc_plus_4_reg[28]_i_1_n_6
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.107    -0.122 r  u_pc_1/pc[26]_i_2/O
                         net (fo=1, routed)           0.199     0.077    u_ALU_1/pc_reg[26]
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.122 r  u_ALU_1/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     0.122    u_pc_1/D[24]
    SLICE_X6Y28          FDRE                                         r  u_pc_1/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.932    -1.165    u_pc_1/clk_out1
    SLICE_X6Y28          FDRE                                         r  u_pc_1/pc_reg[26]/C
                         clock pessimism              0.422    -0.743    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121    -0.622    u_pc_1/pc_reg[26]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.360ns (40.739%)  route 0.524ns (59.261%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -2.074 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.426    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.400 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.657    -0.743    u_pc_1/clk_out1
    SLICE_X7Y28          FDRE                                         r  u_pc_1/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  u_pc_1/pc_reg[27]/Q
                         net (fo=2, routed)           0.102    -0.499    u_pc_1/pcOld[27]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.388 r  u_pc_1/result_OBUF[28]_inst_i_2/O[2]
                         net (fo=1, routed)           0.281    -0.107    u_pc_1/ALUorMemData0[27]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.108     0.001 r  u_pc_1/result_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           0.140     0.141    u_reg_files_1/register_reg_r1_0_31_24_29/DIB1
    SLICE_X10Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.826 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.126    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.097 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.905    -1.192    u_reg_files_1/register_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.459    -0.733    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.609    u_reg_files_1/register_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.750    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y22      u_pc_1/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y24      u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y24      u_pc_1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y24      u_pc_1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y25      u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y25      u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y25      u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y25      u_pc_1/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y31     u_reg_files_1/register_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y28     u_reg_files_1/register_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y28     u_reg_files_1/register_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y24     u_reg_files_1/register_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y24     u_reg_files_1/register_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y24     u_reg_files_1/register_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y24     u_reg_files_1/register_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y25     u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



