// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runge_kutta_45_ode_fpga (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_offset,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_offset,
        c_address0,
        c_ce0,
        c_q0,
        mu_V_read
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [84:0] out_r_d0;
input  [2:0] out_offset;
output  [14:0] in_r_address0;
output   in_r_ce0;
input  [84:0] in_r_q0;
input  [11:0] in_offset;
output  [2:0] c_address0;
output   c_ce0;
input  [84:0] c_q0;
input  [84:0] mu_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[84:0] out_r_d0;
reg[14:0] in_r_address0;
reg in_r_ce0;
reg[2:0] c_address0;
reg c_ce0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] empty_fu_262_p2;
reg   [14:0] empty_reg_687;
wire   [5:0] empty_74_fu_288_p2;
reg   [5:0] empty_74_reg_693;
reg   [1:0] loop_index29_t_load_reg_699;
wire    ap_CS_fsm_state2;
wire   [1:0] empty_76_fu_322_p2;
reg   [1:0] empty_76_reg_711;
reg   [1:0] loop_index26_t_load_reg_741;
wire    ap_CS_fsm_state4;
wire   [1:0] empty_77_fu_365_p2;
reg   [1:0] empty_77_reg_748;
wire   [0:0] exitcond105_fu_359_p2;
reg   [1:0] loop_index23_t_load_reg_783;
wire    ap_CS_fsm_state6;
wire   [1:0] empty_79_fu_429_p2;
reg   [1:0] empty_79_reg_790;
wire   [0:0] exitcond94_fu_423_p2;
reg   [1:0] loop_index20_t_load_reg_825;
wire    ap_CS_fsm_state8;
wire   [1:0] empty_80_fu_472_p2;
reg   [1:0] empty_80_reg_832;
wire   [0:0] exitcond83_fu_466_p2;
reg   [1:0] i_9_reg_885;
wire    ap_CS_fsm_state10;
wire   [1:0] i_10_fu_523_p2;
reg   [1:0] i_10_reg_892;
wire   [0:0] icmp_ln63_fu_517_p2;
wire    grp_vel_der_fu_210_ap_start;
wire    grp_vel_der_fu_210_ap_done;
wire    grp_vel_der_fu_210_ap_idle;
wire    grp_vel_der_fu_210_ap_ready;
wire   [84:0] grp_vel_der_fu_210_ap_return;
wire    grp_ode_fpga_Pipeline_1_fu_222_ap_start;
wire    grp_ode_fpga_Pipeline_1_fu_222_ap_done;
wire    grp_ode_fpga_Pipeline_1_fu_222_ap_idle;
wire    grp_ode_fpga_Pipeline_1_fu_222_ap_ready;
wire   [5:0] grp_ode_fpga_Pipeline_1_fu_222_out_r_address0;
wire    grp_ode_fpga_Pipeline_1_fu_222_out_r_ce0;
wire    grp_ode_fpga_Pipeline_1_fu_222_out_r_we0;
wire   [84:0] grp_ode_fpga_Pipeline_1_fu_222_out_r_d0;
wire    grp_ode_fpga_Pipeline_2_fu_232_ap_start;
wire    grp_ode_fpga_Pipeline_2_fu_232_ap_done;
wire    grp_ode_fpga_Pipeline_2_fu_232_ap_idle;
wire    grp_ode_fpga_Pipeline_2_fu_232_ap_ready;
wire   [5:0] grp_ode_fpga_Pipeline_2_fu_232_out_r_address0;
wire    grp_ode_fpga_Pipeline_2_fu_232_out_r_ce0;
wire    grp_ode_fpga_Pipeline_2_fu_232_out_r_we0;
wire   [84:0] grp_ode_fpga_Pipeline_2_fu_232_out_r_d0;
reg    grp_vel_der_fu_210_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire   [63:0] p_cast_fu_311_p1;
wire   [63:0] p_cast7_fu_386_p1;
wire   [63:0] loop_index23_t_cast_fu_418_p1;
wire   [63:0] sum2_cast_fu_484_p1;
reg   [1:0] loop_index29_t_fu_58;
wire    ap_CS_fsm_state3;
reg   [84:0] r_in_V_2_fu_62;
reg   [84:0] r_in_V_2_1_fu_66;
reg   [84:0] r_in_V_2_2_fu_70;
reg   [1:0] loop_index26_t_fu_74;
wire    ap_CS_fsm_state5;
wire   [0:0] exitcond116_fu_316_p2;
reg   [84:0] v_in_V_2_fu_78;
reg   [84:0] v_in_V_2_1_fu_82;
reg   [84:0] v_in_V_2_2_fu_86;
reg   [1:0] loop_index23_t_fu_90;
wire    ap_CS_fsm_state7;
reg   [84:0] cr_V_2_fu_94;
reg   [84:0] cr_V_2_1_fu_98;
reg   [84:0] cr_V_2_2_fu_102;
reg   [1:0] loop_index20_t_fu_106;
wire    ap_CS_fsm_state9;
reg   [84:0] cv_V_2_fu_110;
reg   [84:0] cv_V_2_1_fu_114;
reg   [84:0] cv_V_2_2_fu_118;
reg   [1:0] i_fu_122;
reg   [84:0] dr_dt_V_2_fu_126;
wire   [84:0] dr_dt_V_0_fu_605_p2;
reg   [84:0] dr_dt_V_2_1_fu_130;
reg   [84:0] dr_dt_V_2_2_fu_134;
reg   [84:0] dv_dt_V_2_fu_138;
reg   [84:0] dv_dt_V_2_1_fu_142;
reg   [84:0] dv_dt_V_2_2_fu_146;
wire   [12:0] tmp_14_fu_250_p3;
wire   [14:0] tmp_s_fu_242_p3;
wire   [14:0] tmp_53_cast_fu_258_p1;
wire   [3:0] tmp_16_fu_276_p3;
wire   [5:0] tmp_15_fu_268_p3;
wire   [5:0] tmp_55_cast_fu_284_p1;
wire   [14:0] loop_index29_t_cast5_fu_302_p1;
wire   [14:0] empty_75_fu_306_p2;
wire   [2:0] loop_index26_cast_fu_355_p1;
wire   [2:0] add_ptr_sum_fu_371_p2;
wire   [14:0] add_ptr_sum_cast6_fu_377_p1;
wire   [14:0] empty_78_fu_381_p2;
wire   [2:0] loop_index20_cast_fu_462_p1;
wire   [2:0] sum2_fu_478_p2;
wire   [84:0] tmp_5_fu_594_p5;
wire   [84:0] tmp_fu_583_p5;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_vel_der_fu_210_ap_start_reg = 1'b0;
#0 grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg = 1'b0;
#0 grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg = 1'b0;
end

runge_kutta_45_vel_der grp_vel_der_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_vel_der_fu_210_ap_start),
    .ap_done(grp_vel_der_fu_210_ap_done),
    .ap_idle(grp_vel_der_fu_210_ap_idle),
    .ap_ready(grp_vel_der_fu_210_ap_ready),
    .p_read(r_in_V_2_fu_62),
    .p_read1(r_in_V_2_1_fu_66),
    .p_read2(r_in_V_2_2_fu_70),
    .i_read(i_fu_122),
    .mu_V_read(mu_V_read),
    .p_read3(cr_V_2_fu_94),
    .p_read4(cr_V_2_1_fu_98),
    .p_read5(cr_V_2_2_fu_102),
    .ap_return(grp_vel_der_fu_210_ap_return)
);

runge_kutta_45_ode_fpga_Pipeline_1 grp_ode_fpga_Pipeline_1_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ode_fpga_Pipeline_1_fu_222_ap_start),
    .ap_done(grp_ode_fpga_Pipeline_1_fu_222_ap_done),
    .ap_idle(grp_ode_fpga_Pipeline_1_fu_222_ap_idle),
    .ap_ready(grp_ode_fpga_Pipeline_1_fu_222_ap_ready),
    .empty(empty_74_reg_693),
    .out_r_address0(grp_ode_fpga_Pipeline_1_fu_222_out_r_address0),
    .out_r_ce0(grp_ode_fpga_Pipeline_1_fu_222_out_r_ce0),
    .out_r_we0(grp_ode_fpga_Pipeline_1_fu_222_out_r_we0),
    .out_r_d0(grp_ode_fpga_Pipeline_1_fu_222_out_r_d0),
    .dr_dt_V_0_04(dr_dt_V_2_fu_126),
    .dr_dt_V_1_05(dr_dt_V_2_1_fu_130),
    .dr_dt_V_2_06(dr_dt_V_2_2_fu_134)
);

runge_kutta_45_ode_fpga_Pipeline_2 grp_ode_fpga_Pipeline_2_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ode_fpga_Pipeline_2_fu_232_ap_start),
    .ap_done(grp_ode_fpga_Pipeline_2_fu_232_ap_done),
    .ap_idle(grp_ode_fpga_Pipeline_2_fu_232_ap_idle),
    .ap_ready(grp_ode_fpga_Pipeline_2_fu_232_ap_ready),
    .dv_dt_V_0_07(dv_dt_V_2_fu_138),
    .dv_dt_V_1_08(dv_dt_V_2_1_fu_142),
    .dv_dt_V_2_09(dv_dt_V_2_2_fu_146),
    .empty(empty_74_reg_693),
    .out_r_address0(grp_ode_fpga_Pipeline_2_fu_232_out_r_address0),
    .out_r_ce0(grp_ode_fpga_Pipeline_2_fu_232_out_r_ce0),
    .out_r_we0(grp_ode_fpga_Pipeline_2_fu_232_out_r_we0),
    .out_r_d0(grp_ode_fpga_Pipeline_2_fu_232_out_r_d0)
);

runge_kutta_45_mux_32_85_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 85 ),
    .din1_WIDTH( 85 ),
    .din2_WIDTH( 85 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 85 ))
mux_32_85_1_1_U65(
    .din0(v_in_V_2_fu_78),
    .din1(v_in_V_2_1_fu_82),
    .din2(v_in_V_2_2_fu_86),
    .din3(i_fu_122),
    .dout(tmp_fu_583_p5)
);

runge_kutta_45_mux_32_85_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 85 ),
    .din1_WIDTH( 85 ),
    .din2_WIDTH( 85 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 85 ))
mux_32_85_1_1_U66(
    .din0(cv_V_2_fu_110),
    .din1(cv_V_2_1_fu_114),
    .din2(cv_V_2_2_fu_118),
    .din3(i_fu_122),
    .dout(tmp_5_fu_594_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln63_fu_517_p2 == 1'd1))) begin
            grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_ode_fpga_Pipeline_1_fu_222_ap_ready == 1'b1)) begin
            grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_ode_fpga_Pipeline_2_fu_232_ap_ready == 1'b1)) begin
            grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_vel_der_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln63_fu_517_p2 == 1'd0))) begin
            grp_vel_der_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_vel_der_fu_210_ap_ready == 1'b1)) begin
            grp_vel_der_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (exitcond83_fu_466_p2 == 1'd1))) begin
        i_fu_122 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (grp_vel_der_fu_210_ap_done == 1'b1))) begin
        i_fu_122 <= i_10_reg_892;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond94_fu_423_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        loop_index20_t_fu_106 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        loop_index20_t_fu_106 <= empty_80_reg_832;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond105_fu_359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        loop_index23_t_fu_90 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        loop_index23_t_fu_90 <= empty_79_reg_790;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond116_fu_316_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        loop_index26_t_fu_74 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        loop_index26_t_fu_74 <= empty_77_reg_748;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        loop_index29_t_fu_58 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        loop_index29_t_fu_58 <= empty_76_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index23_t_load_reg_783 == 2'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        cr_V_2_1_fu_98 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(loop_index23_t_load_reg_783 == 2'd1) & ~(loop_index23_t_load_reg_783 == 2'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cr_V_2_2_fu_102 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index23_t_load_reg_783 == 2'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cr_V_2_fu_94 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (loop_index20_t_load_reg_825 == 2'd1))) begin
        cv_V_2_1_fu_114 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(loop_index20_t_load_reg_825 == 2'd1) & ~(loop_index20_t_load_reg_825 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cv_V_2_2_fu_118 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (loop_index20_t_load_reg_825 == 2'd0))) begin
        cv_V_2_fu_110 <= c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_vel_der_fu_210_ap_done == 1'b1) & (i_9_reg_885 == 2'd1))) begin
        dr_dt_V_2_1_fu_130 <= dr_dt_V_0_fu_605_p2;
        dv_dt_V_2_1_fu_142 <= grp_vel_der_fu_210_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_9_reg_885 == 2'd1) & ~(i_9_reg_885 == 2'd0) & (1'b1 == ap_CS_fsm_state11) & (grp_vel_der_fu_210_ap_done == 1'b1))) begin
        dr_dt_V_2_2_fu_134 <= dr_dt_V_0_fu_605_p2;
        dv_dt_V_2_2_fu_146 <= grp_vel_der_fu_210_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_vel_der_fu_210_ap_done == 1'b1) & (i_9_reg_885 == 2'd0))) begin
        dr_dt_V_2_fu_126 <= dr_dt_V_0_fu_605_p2;
        dv_dt_V_2_fu_138 <= grp_vel_der_fu_210_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_74_reg_693[5 : 1] <= empty_74_fu_288_p2[5 : 1];
        empty_reg_687[14 : 1] <= empty_fu_262_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_76_reg_711 <= empty_76_fu_322_p2;
        loop_index29_t_load_reg_699 <= loop_index29_t_fu_58;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_77_reg_748 <= empty_77_fu_365_p2;
        loop_index26_t_load_reg_741 <= loop_index26_t_fu_74;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_79_reg_790 <= empty_79_fu_429_p2;
        loop_index23_t_load_reg_783 <= loop_index23_t_fu_90;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_80_reg_832 <= empty_80_fu_472_p2;
        loop_index20_t_load_reg_825 <= loop_index20_t_fu_106;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_10_reg_892 <= i_10_fu_523_p2;
        i_9_reg_885 <= i_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index29_t_load_reg_699 == 2'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_in_V_2_1_fu_66 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(loop_index29_t_load_reg_699 == 2'd1) & ~(loop_index29_t_load_reg_699 == 2'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        r_in_V_2_2_fu_70 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index29_t_load_reg_699 == 2'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        r_in_V_2_fu_62 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index26_t_load_reg_741 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        v_in_V_2_1_fu_82 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(loop_index26_t_load_reg_741 == 2'd1) & ~(loop_index26_t_load_reg_741 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        v_in_V_2_2_fu_86 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((loop_index26_t_load_reg_741 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        v_in_V_2_fu_78 <= in_r_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_vel_der_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ode_fpga_Pipeline_1_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_ode_fpga_Pipeline_2_fu_232_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state14) & (grp_ode_fpga_Pipeline_2_fu_232_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_ode_fpga_Pipeline_2_fu_232_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c_address0 = sum2_cast_fu_484_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_address0 = loop_index23_t_cast_fu_418_p1;
    end else begin
        c_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8))) begin
        c_ce0 = 1'b1;
    end else begin
        c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_r_address0 = p_cast7_fu_386_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_r_address0 = p_cast_fu_311_p1;
    end else begin
        in_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        in_r_ce0 = 1'b1;
    end else begin
        in_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_address0 = grp_ode_fpga_Pipeline_2_fu_232_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_address0 = grp_ode_fpga_Pipeline_1_fu_222_out_r_address0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_ce0 = grp_ode_fpga_Pipeline_2_fu_232_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_ce0 = grp_ode_fpga_Pipeline_1_fu_222_out_r_ce0;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_d0 = grp_ode_fpga_Pipeline_2_fu_232_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_d0 = grp_ode_fpga_Pipeline_1_fu_222_out_r_d0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_we0 = grp_ode_fpga_Pipeline_2_fu_232_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_we0 = grp_ode_fpga_Pipeline_1_fu_222_out_r_we0;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond116_fu_316_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond105_fu_359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond94_fu_423_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (exitcond83_fu_466_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln63_fu_517_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_vel_der_fu_210_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_ode_fpga_Pipeline_1_fu_222_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_ode_fpga_Pipeline_2_fu_232_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ptr_sum_cast6_fu_377_p1 = add_ptr_sum_fu_371_p2;

assign add_ptr_sum_fu_371_p2 = (loop_index26_cast_fu_355_p1 + 3'd3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign dr_dt_V_0_fu_605_p2 = (tmp_5_fu_594_p5 + tmp_fu_583_p5);

assign empty_74_fu_288_p2 = (tmp_15_fu_268_p3 - tmp_55_cast_fu_284_p1);

assign empty_75_fu_306_p2 = (empty_reg_687 + loop_index29_t_cast5_fu_302_p1);

assign empty_76_fu_322_p2 = (loop_index29_t_fu_58 + 2'd1);

assign empty_77_fu_365_p2 = (loop_index26_t_fu_74 + 2'd1);

assign empty_78_fu_381_p2 = (empty_reg_687 + add_ptr_sum_cast6_fu_377_p1);

assign empty_79_fu_429_p2 = (loop_index23_t_fu_90 + 2'd1);

assign empty_80_fu_472_p2 = (loop_index20_t_fu_106 + 2'd1);

assign empty_fu_262_p2 = (tmp_s_fu_242_p3 - tmp_53_cast_fu_258_p1);

assign exitcond105_fu_359_p2 = ((loop_index26_t_fu_74 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond116_fu_316_p2 = ((loop_index29_t_fu_58 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond83_fu_466_p2 = ((loop_index20_t_fu_106 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond94_fu_423_p2 = ((loop_index23_t_fu_90 == 2'd3) ? 1'b1 : 1'b0);

assign grp_ode_fpga_Pipeline_1_fu_222_ap_start = grp_ode_fpga_Pipeline_1_fu_222_ap_start_reg;

assign grp_ode_fpga_Pipeline_2_fu_232_ap_start = grp_ode_fpga_Pipeline_2_fu_232_ap_start_reg;

assign grp_vel_der_fu_210_ap_start = grp_vel_der_fu_210_ap_start_reg;

assign i_10_fu_523_p2 = (i_fu_122 + 2'd1);

assign icmp_ln63_fu_517_p2 = ((i_fu_122 == 2'd3) ? 1'b1 : 1'b0);

assign loop_index20_cast_fu_462_p1 = loop_index20_t_fu_106;

assign loop_index23_t_cast_fu_418_p1 = loop_index23_t_fu_90;

assign loop_index26_cast_fu_355_p1 = loop_index26_t_fu_74;

assign loop_index29_t_cast5_fu_302_p1 = loop_index29_t_fu_58;

assign p_cast7_fu_386_p1 = empty_78_fu_381_p2;

assign p_cast_fu_311_p1 = empty_75_fu_306_p2;

assign sum2_cast_fu_484_p1 = sum2_fu_478_p2;

assign sum2_fu_478_p2 = (loop_index20_cast_fu_462_p1 + 3'd3);

assign tmp_14_fu_250_p3 = {{in_offset}, {1'd0}};

assign tmp_15_fu_268_p3 = {{out_offset}, {3'd0}};

assign tmp_16_fu_276_p3 = {{out_offset}, {1'd0}};

assign tmp_53_cast_fu_258_p1 = tmp_14_fu_250_p3;

assign tmp_55_cast_fu_284_p1 = tmp_16_fu_276_p3;

assign tmp_s_fu_242_p3 = {{in_offset}, {3'd0}};

always @ (posedge ap_clk) begin
    empty_reg_687[0] <= 1'b0;
    empty_74_reg_693[0] <= 1'b0;
end

endmodule //runge_kutta_45_ode_fpga
