xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_7,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
spram_6240x32.v,verilog,xil_defaultlib,../../../../07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
