// Seed: 3316177852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input wire id_4
    , id_24,
    input wire id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8,
    output supply0 id_9,
    input wand id_10,
    output wor id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input tri id_18,
    output supply0 id_19,
    output uwire id_20,
    output uwire id_21,
    output uwire id_22
);
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25,
      id_24,
      id_25
  );
endmodule
