

================================================================
== Vivado HLS Report for 'integrateKernel'
================================================================
* Date:           Fri Jan 17 13:00:42 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Ultrascale_integrate_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name               |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memcpy.depth_hls.depth                |  76801|  76801|         3|          1|          1|  76800|    yes   |
        |- Loop 2                                |      ?|      ?|       769|          -|          -|      ?|    no    |
        | + memcpy.input_data.x.addr.vol_data.y  |    257|    257|         3|          1|          1|    256|    yes   |
        | + Loop 2.2                             |    230|    230|       104|          1|          1|    128|    yes   |
        | + memcpy.vol_data.y.input_data.x.addr  |    257|    257|         3|          1|          1|    256|    yes   |
        +----------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 104
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 147
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-2 : II = 1, D = 104, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 }
  Pipeline-3 : II = 1, D = 3, States = { 140 141 142 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond_flatten)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	28  / (exitcond1)
	26  / (!exitcond1)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	139  / (tmp_13)
	36  / (!tmp_13)
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	35  / true
139 --> 
	140  / true
140 --> 
	143  / (exitcond2)
	141  / (!exitcond2)
141 --> 
	142  / true
142 --> 
	140  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%end_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %end_r)"   --->   Operation 148 'read' 'end_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%start_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start)"   --->   Operation 149 'read' 'start_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%maxweight_read = call float @_ssdm_op_Read.s_axilite.float(float %maxweight)"   --->   Operation 150 'read' 'maxweight_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (1.00ns)   --->   "%mu_read = call float @_ssdm_op_Read.s_axilite.float(float %mu)"   --->   Operation 151 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%K_data_read = call i512 @_ssdm_op_Read.s_axilite.i512(i512 %K_data)"   --->   Operation 152 'read' 'K_data_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%invTrack_data_read = call i512 @_ssdm_op_Read.s_axilite.i512(i512 %invTrack_data)"   --->   Operation 153 'read' 'invTrack_data_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (1.00ns)   --->   "%depthSize_y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depthSize_y)"   --->   Operation 154 'read' 'depthSize_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%depthSize_x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depthSize_x)"   --->   Operation 155 'read' 'depthSize_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 156 [1/1] (1.00ns)   --->   "%depth_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depth_offset)"   --->   Operation 156 'read' 'depth_offset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 157 [1/1] (1.00ns)   --->   "%dim_read = call i96 @_ssdm_op_Read.s_axilite.i96(i96 %dim)"   --->   Operation 157 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 158 [1/1] (1.00ns)   --->   "%vol_data_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vol_data_offset)"   --->   Operation 158 'read' 'vol_data_offset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%size_read = call i96 @_ssdm_op_Read.s_axilite.i96(i96 %size)"   --->   Operation 159 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%depth_offset3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %depth_offset_read, i32 2, i32 31)"   --->   Operation 160 'partselect' 'depth_offset3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vol_data_offset_read, i32 2, i32 31)"   --->   Operation 161 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%depth_hls = alloca [76800 x float], align 16" [Ultrascale_integrate_HLS/integrateKernel.cpp:40]   --->   Operation 162 'alloca' 'depth_hls' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%input_data_0_x = alloca [128 x i16], align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:42]   --->   Operation 163 'alloca' 'input_data_0_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%input_data_1_x = alloca [128 x i16], align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:42]   --->   Operation 164 'alloca' 'input_data_1_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%input_data_0_y = alloca [128 x i16], align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:42]   --->   Operation 165 'alloca' 'input_data_0_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%input_data_1_y = alloca [128 x i16], align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:42]   --->   Operation 166 'alloca' 'input_data_1_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_3 = zext i30 %depth_offset3 to i64"   --->   Operation 167 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%depth_addr = getelementptr float* %depth, i64 %tmp_3"   --->   Operation 168 'getelementptr' 'depth_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [7/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 169 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 170 [6/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 170 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 171 [5/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 171 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 172 [4/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 172 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 173 [3/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 173 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 174 [2/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 174 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i30 %tmp_10 to i33"   --->   Operation 175 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %depth), !map !62"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vol_data), !map !66"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %K_data), !map !73"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %invTrack_data), !map !130"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96 %dim), !map !179"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96 %size), !map !191"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %depthSize_x), !map !201"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %depthSize_y), !map !205"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %mu), !map !209"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %maxweight), !map !213"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start), !map !217"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %end_r), !map !221"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @integrateKernel_str) nounwind"   --->   Operation 188 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str14, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:16]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %depth, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:17]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %depth_offset, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:17]   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vol_data, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str18, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %vol_data_offset, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96 %size, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96 %dim, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %depthSize_x, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:21]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %depthSize_y, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:22]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %invTrack_data, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %K_data, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %mu, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:25]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %maxweight, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:26]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:27]   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %end_r, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:28]   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/7] (8.75ns)   --->   "%depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 204 'readreq' 'depth_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 205 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.09>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 206 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.09ns)   --->   "%exitcond = icmp eq i17 %indvar, -54272" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 207 'icmp' 'exitcond' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"   --->   Operation 208 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.86ns)   --->   "%indvar_next = add i17 %indvar, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 209 'add' 'indvar_next' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 211 [1/1] (8.75ns)   --->   "%depth_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %depth_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 211 'read' 'depth_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 212 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 213 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_depth_hls_s) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 214 'specloopname' 'empty_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%indvar7 = zext i17 %indvar to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 215 'zext' 'indvar7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%depth_hls_addr = getelementptr [76800 x float]* %depth_hls, i64 0, i64 %indvar7" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 216 'getelementptr' 'depth_hls_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.23ns)   --->   "store float %depth_addr_read, float* %depth_hls_addr, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 217 'store' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 218 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [Ultrascale_integrate_HLS/integrateKernel.cpp:51]   --->   Operation 219 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.01>
ST_12 : Operation 220 [1/1] (1.01ns)   --->   "%tmp_8 = add nsw i32 %depthSize_x_read, -1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 220 'add' 'tmp_8' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (1.01ns)   --->   "%tmp_s = add nsw i32 %depthSize_y_read, -1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 221 'add' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.89>
ST_13 : Operation 222 [3/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 222 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 223 [3/3] (7.89ns)   --->   "%tmp_1 = sitofp i32 %tmp_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 223 'sitofp' 'tmp_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.89>
ST_14 : Operation 224 [2/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 224 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 225 [2/3] (7.89ns)   --->   "%tmp_1 = sitofp i32 %tmp_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 225 'sitofp' 'tmp_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.89>
ST_15 : Operation 226 [1/3] (7.89ns)   --->   "%tmp_9 = sitofp i32 %tmp_8 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 226 'sitofp' 'tmp_9' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 227 [1/3] (7.89ns)   --->   "%tmp_1 = sitofp i32 %tmp_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 227 'sitofp' 'tmp_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_2_to_int = bitcast float %mu_read to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 228 'bitcast' 'tmp_2_to_int' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.35ns)   --->   "%tmp_2_neg = xor i32 %tmp_2_to_int, -2147483648" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 229 'xor' 'tmp_2_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = bitcast i32 %tmp_2_neg to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 230 'bitcast' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.99ns)   --->   "%tmp_5 = icmp ugt i32 %end_read, %start_read"   --->   Operation 231 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%umax = select i1 %tmp_5, i32 %end_read, i32 %start_read"   --->   Operation 232 'select' 'umax' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_32 = sub i32 %umax, %start_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 233 'sub' 'tmp_32' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_33 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_32, i8 0)" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 234 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.65ns)   --->   "br label %.preheader" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.65>

State 16 <SV = 13> <Delay = 4.88>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i40 [ 0, %burst.rd.end ], [ %indvar_flatten_next, %burst.wr.end ]"   --->   Operation 236 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%z = phi i32 [ %start_read, %burst.rd.end ], [ %tmp_5_mid2_v_v, %burst.wr.end ]" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 237 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%y = phi i9 [ 0, %burst.rd.end ], [ %y_1, %burst.wr.end ]"   --->   Operation 238 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (1.11ns)   --->   "%exitcond_flatten = icmp eq i40 %indvar_flatten, %tmp_33" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 239 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (1.03ns)   --->   "%indvar_flatten_next = add i40 %indvar_flatten, 1"   --->   Operation 240 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %11, label %.preheader.preheader" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.88ns)   --->   "%tmp_34 = icmp eq i9 %y, -256" [Ultrascale_integrate_HLS/integrateKernel.cpp:56]   --->   Operation 242 'icmp' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (0.39ns)   --->   "%y_mid2 = select i1 %tmp_34, i9 0, i9 %y" [Ultrascale_integrate_HLS/integrateKernel.cpp:56]   --->   Operation 243 'select' 'y_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (1.01ns)   --->   "%z_s = add i32 1, %z" [Ultrascale_integrate_HLS/integrateKernel.cpp:54]   --->   Operation 244 'add' 'z_s' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.44ns)   --->   "%tmp_5_mid2_v_v = select i1 %tmp_34, i32 %z_s, i32 %z" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 245 'select' 'tmp_5_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%size_y_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %size_read, i32 32, i32 63)" [Ultrascale_integrate_HLS/integrateKernel.cpp:58]   --->   Operation 246 'partselect' 'size_y_load_new' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (3.42ns)   --->   "%tmp_7 = mul i32 %tmp_5_mid2_v_v, %size_y_load_new" [Ultrascale_integrate_HLS/integrateKernel.cpp:58]   --->   Operation 247 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "ret void" [Ultrascale_integrate_HLS/integrateKernel.cpp:120]   --->   Operation 248 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 5.45>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%y_cast = zext i9 %y_mid2 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:56]   --->   Operation 249 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i96 %size_read to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:58]   --->   Operation 250 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (1.01ns)   --->   "%tmp = add i32 %tmp_7, %y_cast" [Ultrascale_integrate_HLS/integrateKernel.cpp:58]   --->   Operation 251 'add' 'tmp' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (3.42ns)   --->   "%T_idx = mul i32 %tmp, %tmp_45" [Ultrascale_integrate_HLS/integrateKernel.cpp:58]   --->   Operation 252 'mul' 'T_idx' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i32 %T_idx to i33" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 253 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (1.01ns)   --->   "%vol_data2_sum = add i33 %tmp_4_cast, %tmp_10_cast" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 254 'add' 'vol_data2_sum' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%vol_data2_sum_cast = zext i33 %vol_data2_sum to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 255 'zext' 'vol_data2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%vol_data_addr = getelementptr i32* %vol_data, i64 %vol_data2_sum_cast" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 256 'getelementptr' 'vol_data_addr' <Predicate = true> <Delay = 0.00>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 257 [3/3] (7.89ns)   --->   "%tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 257 'uitofp' 'tmp_5_mid2_v' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 258 [7/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 258 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 259 [2/3] (7.89ns)   --->   "%tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 259 'uitofp' 'tmp_5_mid2_v' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 260 [6/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 260 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 261 [1/3] (7.89ns)   --->   "%tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 261 'uitofp' 'tmp_5_mid2_v' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 262 [5/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 262 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 8.75>
ST_21 : Operation 263 [4/4] (6.43ns)   --->   "%tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 263 'fadd' 'tmp_5_mid2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [4/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 264 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 8.75>
ST_22 : Operation 265 [3/4] (6.43ns)   --->   "%tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 265 'fadd' 'tmp_5_mid2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [3/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 266 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 8.75>
ST_23 : Operation 267 [2/4] (6.43ns)   --->   "%tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 267 'fadd' 'tmp_5_mid2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [2/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 268 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 8.75>
ST_24 : Operation 269 [1/4] (6.43ns)   --->   "%tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 269 'fadd' 'tmp_5_mid2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [1/7] (8.75ns)   --->   "%vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 270 'readreq' 'vol_data_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 271 [1/1] (0.65ns)   --->   "br label %burst.rd.header59" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.65>

State 25 <SV = 22> <Delay = 1.23>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%indvar1 = phi i9 [ 0, %.preheader.preheader ], [ %indvar_next1, %burst.rd.body602955 ]" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 272 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.88ns)   --->   "%exitcond1 = icmp eq i9 %indvar1, -256" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 273 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 274 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.77ns)   --->   "%indvar_next1 = add i9 %indvar1, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 275 'add' 'indvar_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.end58, label %burst.rd.body60" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 277 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i9 %indvar1 to i1" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 278 'trunc' 'tmp_50' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%newIndex1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %indvar1, i32 1, i32 8)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 279 'partselect' 'newIndex1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %branch3, label %branch2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 280 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %branch7, label %branch6" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 281 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%burstread_rend73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 282 'specregionend' 'burstread_rend73' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "br label %burst.rd.header59" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 283 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 26 <SV = 23> <Delay = 8.75>
ST_26 : Operation 284 [1/1] (8.75ns)   --->   "%vol_data_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 284 'read' 'vol_data_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i32 %vol_data_addr_read to i16" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 285 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%vol_data_y_gep70_new = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %vol_data_addr_read, i32 16, i32 31)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 286 'partselect' 'vol_data_y_gep70_new' <Predicate = true> <Delay = 0.00>

State 27 <SV = 24> <Delay = 1.23>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 287 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_input_data)" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 288 'specloopname' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%newIndex2 = zext i8 %newIndex1 to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 289 'zext' 'newIndex2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%input_data_0_x_addr = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 290 'getelementptr' 'input_data_0_x_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%input_data_1_x_addr = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 291 'getelementptr' 'input_data_1_x_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (1.23ns)   --->   "store i16 %tmp_49, i16* %input_data_0_x_addr, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 292 'store' <Predicate = (!tmp_50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "br label %burst.rd.body6029" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 293 'br' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (1.23ns)   --->   "store i16 %tmp_49, i16* %input_data_1_x_addr, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 294 'store' <Predicate = (tmp_50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "br label %burst.rd.body6029" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 295 'br' <Predicate = (tmp_50)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%input_data_0_y_addr = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 296 'getelementptr' 'input_data_0_y_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%input_data_1_y_addr = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 297 'getelementptr' 'input_data_1_y_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (1.23ns)   --->   "store i16 %vol_data_y_gep70_new, i16* %input_data_0_y_addr, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 298 'store' <Predicate = (!tmp_50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "br label %burst.rd.body602955" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 299 'br' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (1.23ns)   --->   "store i16 %vol_data_y_gep70_new, i16* %input_data_1_y_addr, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 300 'store' <Predicate = (tmp_50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "br label %burst.rd.body602955" [Ultrascale_integrate_HLS/integrateKernel.cpp:59]   --->   Operation 301 'br' <Predicate = (tmp_50)> <Delay = 0.00>

State 28 <SV = 23> <Delay = 7.89>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_46 = zext i9 %y_mid2 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 302 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [3/3] (7.89ns)   --->   "%tmp_11 = uitofp i32 %tmp_46 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 303 'uitofp' 'tmp_11' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 24> <Delay = 7.89>
ST_29 : Operation 304 [2/3] (7.89ns)   --->   "%tmp_11 = uitofp i32 %tmp_46 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 304 'uitofp' 'tmp_11' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 25> <Delay = 7.89>
ST_30 : Operation 305 [1/3] (7.89ns)   --->   "%tmp_11 = uitofp i32 %tmp_46 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 305 'uitofp' 'tmp_11' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 26> <Delay = 6.43>
ST_31 : Operation 306 [4/4] (6.43ns)   --->   "%tmp_12 = fadd float %tmp_11, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 306 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 7.89>
ST_32 : Operation 307 [3/4] (6.43ns)   --->   "%tmp_12 = fadd float %tmp_11, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 307 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 308 [3/3] (7.89ns)   --->   "%tmp_17 = uitofp i32 %tmp_45 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 308 'uitofp' 'tmp_17' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 309 [3/3] (7.89ns)   --->   "%tmp_20 = uitofp i32 %size_y_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 309 'uitofp' 'tmp_20' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.89>
ST_33 : Operation 310 [2/4] (6.43ns)   --->   "%tmp_12 = fadd float %tmp_11, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 310 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 311 [2/3] (7.89ns)   --->   "%tmp_17 = uitofp i32 %tmp_45 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 311 'uitofp' 'tmp_17' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 312 [2/3] (7.89ns)   --->   "%tmp_20 = uitofp i32 %size_y_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 312 'uitofp' 'tmp_20' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.89>
ST_34 : Operation 313 [1/4] (6.43ns)   --->   "%tmp_12 = fadd float %tmp_11, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 313 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 314 [1/3] (7.89ns)   --->   "%tmp_17 = uitofp i32 %tmp_45 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 314 'uitofp' 'tmp_17' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 315 [1/3] (7.89ns)   --->   "%tmp_20 = uitofp i32 %size_y_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 315 'uitofp' 'tmp_20' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 316 [1/1] (0.65ns)   --->   "br label %1" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.65>

State 35 <SV = 30> <Delay = 7.89>
ST_35 : Operation 317 [1/1] (0.00ns)   --->   "%x = phi i9 [ 0, %burst.rd.end58 ], [ %x_1_1, %._crit_edge.1 ]" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 317 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 318 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 318 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 319 [1/1] (0.88ns)   --->   "%tmp_13 = icmp eq i9 %x, -256" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 319 'icmp' 'tmp_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %burst.wr.header.preheader, label %2" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i9 %x to i8" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 321 'trunc' 'tmp_53' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_35 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_54 = zext i9 %x to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 322 'zext' 'tmp_54' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_35 : Operation 323 [3/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_54 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 323 'uitofp' 'tmp_14' <Predicate = (!tmp_13)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 324 [1/1] (0.00ns)   --->   "%x_1_s = or i8 %tmp_53, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 324 'or' 'x_1_s' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_35 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_14_s = zext i8 %x_1_s to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 325 'zext' 'tmp_14_s' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_35 : Operation 326 [3/3] (7.89ns)   --->   "%tmp_14_1 = uitofp i32 %tmp_14_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 326 'uitofp' 'tmp_14_1' <Predicate = (!tmp_13)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 327 [1/1] (0.77ns)   --->   "%x_1_1 = add i9 %x, 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 327 'add' 'x_1_1' <Predicate = (!tmp_13)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 328 [1/1] (0.00ns)   --->   "br label %1" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 328 'br' <Predicate = (!tmp_13)> <Delay = 0.00>

State 36 <SV = 31> <Delay = 7.89>
ST_36 : Operation 329 [2/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_54 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 329 'uitofp' 'tmp_14' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 330 [2/3] (7.89ns)   --->   "%tmp_14_1 = uitofp i32 %tmp_14_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 330 'uitofp' 'tmp_14_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 32> <Delay = 7.89>
ST_37 : Operation 331 [1/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_54 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 331 'uitofp' 'tmp_14' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 332 [1/3] (7.89ns)   --->   "%tmp_14_1 = uitofp i32 %tmp_14_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 332 'uitofp' 'tmp_14_1' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 33> <Delay = 6.43>
ST_38 : Operation 333 [4/4] (6.43ns)   --->   "%tmp_15 = fadd float %tmp_14, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 333 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 334 [4/4] (6.43ns)   --->   "%tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 334 'fadd' 'tmp_15_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 6.43>
ST_39 : Operation 335 [3/4] (6.43ns)   --->   "%tmp_15 = fadd float %tmp_14, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 335 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 336 [3/4] (6.43ns)   --->   "%tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 336 'fadd' 'tmp_15_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 6.43>
ST_40 : Operation 337 [2/4] (6.43ns)   --->   "%tmp_15 = fadd float %tmp_14, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 337 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 338 [2/4] (6.43ns)   --->   "%tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 338 'fadd' 'tmp_15_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 7.89>
ST_41 : Operation 339 [1/4] (6.43ns)   --->   "%tmp_15 = fadd float %tmp_14, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 339 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 340 [1/1] (0.00ns)   --->   "%size_z_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %size_read, i32 64, i32 95)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 340 'partselect' 'size_z_load_new' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 341 [3/3] (7.89ns)   --->   "%tmp_23 = uitofp i32 %size_z_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 341 'uitofp' 'tmp_23' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 342 [1/4] (6.43ns)   --->   "%tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 342 'fadd' 'tmp_15_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 8.41>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i96 %dim_read to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 343 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%dim_x_load = bitcast i32 %tmp_57 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 344 'bitcast' 'dim_x_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 345 [2/2] (8.41ns)   --->   "%tmp_16 = fmul float %tmp_15, %dim_x_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 345 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 346 [1/1] (0.00ns)   --->   "%dim_y_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %dim_read, i32 32, i32 63)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 346 'partselect' 'dim_y_load_new' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%dim_y_load = bitcast i32 %dim_y_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 347 'bitcast' 'dim_y_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 348 [2/2] (8.41ns)   --->   "%tmp_19 = fmul float %tmp_12, %dim_y_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 348 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%dim_z_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %dim_read, i32 64, i32 95)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 349 'partselect' 'dim_z_load_new' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%dim_z_load = bitcast i32 %dim_z_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 350 'bitcast' 'dim_z_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 351 [2/2] (8.41ns)   --->   "%tmp_22 = fmul float %tmp_5_mid2, %dim_z_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 351 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 352 [2/3] (7.89ns)   --->   "%tmp_23 = uitofp i32 %size_z_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 352 'uitofp' 'tmp_23' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 353 [2/2] (8.41ns)   --->   "%tmp_16_1 = fmul float %tmp_15_1, %dim_x_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 353 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 8.41>
ST_43 : Operation 354 [1/2] (8.41ns)   --->   "%tmp_16 = fmul float %tmp_15, %dim_x_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 354 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 355 [1/2] (8.41ns)   --->   "%tmp_19 = fmul float %tmp_12, %dim_y_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 355 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 356 [1/2] (8.41ns)   --->   "%tmp_22 = fmul float %tmp_5_mid2, %dim_z_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 356 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 357 [1/3] (7.89ns)   --->   "%tmp_23 = uitofp i32 %size_z_load_new to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 357 'uitofp' 'tmp_23' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 358 [1/2] (8.41ns)   --->   "%tmp_16_1 = fmul float %tmp_15_1, %dim_x_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 358 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 8.27>
ST_44 : Operation 359 [8/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 359 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 360 [8/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 360 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 361 [8/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 361 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 362 [8/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 362 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 8.27>
ST_45 : Operation 363 [7/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 363 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 364 [7/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 364 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 365 [7/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 365 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 366 [7/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 366 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 8.27>
ST_46 : Operation 367 [6/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 367 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 368 [6/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 368 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 369 [6/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 369 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 370 [6/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 370 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 8.27>
ST_47 : Operation 371 [5/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 371 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 372 [5/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 372 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 373 [5/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 373 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 374 [5/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 374 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 8.27>
ST_48 : Operation 375 [4/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 375 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 376 [4/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 376 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 377 [4/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 377 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 378 [4/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 378 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 8.27>
ST_49 : Operation 379 [3/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 379 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 380 [3/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 380 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 381 [3/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 381 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 382 [3/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 382 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 8.27>
ST_50 : Operation 383 [2/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 383 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 384 [2/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 384 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 385 [2/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 385 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 386 [2/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 386 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 8.27>
ST_51 : Operation 387 [1/8] (8.27ns)   --->   "%val_x = fdiv float %tmp_16, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 387 'fdiv' 'val_x' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 388 [1/8] (8.27ns)   --->   "%val_y = fdiv float %tmp_19, %tmp_20" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 388 'fdiv' 'val_y' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 389 [1/8] (8.27ns)   --->   "%val_z = fdiv float %tmp_22, %tmp_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 389 'fdiv' 'val_z' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 390 [1/8] (8.27ns)   --->   "%val_x_7 = fdiv float %tmp_16_1, %tmp_17" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 390 'fdiv' 'val_x_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 8.75>
ST_52 : Operation 391 [11/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 391 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 392 [11/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 392 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 48> <Delay = 8.75>
ST_53 : Operation 393 [10/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 393 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 394 [10/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 394 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 49> <Delay = 8.75>
ST_54 : Operation 395 [9/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 395 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 396 [9/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 396 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 50> <Delay = 8.75>
ST_55 : Operation 397 [8/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 397 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 398 [8/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 398 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 51> <Delay = 8.75>
ST_56 : Operation 399 [7/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 399 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 400 [7/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 400 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 52> <Delay = 8.75>
ST_57 : Operation 401 [6/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 401 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 402 [6/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 402 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 53> <Delay = 8.75>
ST_58 : Operation 403 [5/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 403 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 404 [5/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 404 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 54> <Delay = 8.75>
ST_59 : Operation 405 [4/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 405 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 406 [4/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 406 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 55> <Delay = 8.75>
ST_60 : Operation 407 [3/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 407 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 408 [3/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 408 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 56> <Delay = 8.75>
ST_61 : Operation 409 [2/11] (8.75ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 409 'call' 'call_ret7' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 410 [2/11] (8.75ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 410 'call' 'call_ret3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 57> <Delay = 6.43>
ST_62 : Operation 411 [1/11] (6.43ns)   --->   "%call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 411 'call' 'call_ret7' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 412 [1/1] (0.00ns)   --->   "%p_s = extractvalue { float, float, float } %call_ret7, 0" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 412 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 413 [1/1] (0.00ns)   --->   "%p_1 = extractvalue { float, float, float } %call_ret7, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 413 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 414 [1/1] (0.00ns)   --->   "%p_2 = extractvalue { float, float, float } %call_ret7, 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 414 'extractvalue' 'p_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 415 [1/11] (6.43ns)   --->   "%call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)" [Ultrascale_integrate_HLS/integrateKernel.cpp:66]   --->   Operation 415 'call' 'call_ret3' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 416 [1/1] (0.00ns)   --->   "%p_01_0_1 = extractvalue { float, float, float } %call_ret3, 0" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 416 'extractvalue' 'p_01_0_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 417 [1/1] (0.00ns)   --->   "%p_12_0_1 = extractvalue { float, float, float } %call_ret3, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 417 'extractvalue' 'p_12_0_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 418 [1/1] (0.00ns)   --->   "%p_23_0_1 = extractvalue { float, float, float } %call_ret3, 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 418 'extractvalue' 'p_23_0_1' <Predicate = true> <Delay = 0.00>

State 63 <SV = 58> <Delay = 8.75>
ST_63 : Operation 419 [11/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 419 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 420 [11/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 420 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 59> <Delay = 8.75>
ST_64 : Operation 421 [10/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 421 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 422 [10/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 422 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 60> <Delay = 8.75>
ST_65 : Operation 423 [9/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 423 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 424 [9/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 424 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 61> <Delay = 8.75>
ST_66 : Operation 425 [8/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 425 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 426 [8/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 426 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 62> <Delay = 8.75>
ST_67 : Operation 427 [7/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 427 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 428 [7/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 428 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 63> <Delay = 8.75>
ST_68 : Operation 429 [6/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 429 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 430 [6/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 430 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 64> <Delay = 8.75>
ST_69 : Operation 431 [5/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 431 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 432 [5/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 432 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 65> <Delay = 8.75>
ST_70 : Operation 433 [4/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 433 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 434 [4/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 434 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 66> <Delay = 8.75>
ST_71 : Operation 435 [3/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 435 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 436 [3/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 436 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 67> <Delay = 8.75>
ST_72 : Operation 437 [2/11] (8.75ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 437 'call' 'call_ret5' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 438 [2/11] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 438 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 68> <Delay = 6.43>
ST_73 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [Ultrascale_integrate_HLS/integrateKernel.cpp:61]   --->   Operation 439 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Ultrascale_integrate_HLS/integrateKernel.cpp:63]   --->   Operation 440 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 441 [1/11] (6.43ns)   --->   "%call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 441 'call' 'call_ret5' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 442 [1/1] (0.00ns)   --->   "%p_3 = extractvalue { float, float, float } %call_ret5, 0" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 442 'extractvalue' 'p_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 443 [1/1] (0.00ns)   --->   "%p_4 = extractvalue { float, float, float } %call_ret5, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 443 'extractvalue' 'p_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 444 [1/1] (0.00ns)   --->   "%p_5 = extractvalue { float, float, float } %call_ret5, 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 444 'extractvalue' 'p_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 445 [1/1] (3.47ns)   --->   "%tmp_25 = fcmp olt float %p_2, 0x3F1A36E2E0000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:72]   --->   Operation 445 'fcmp' 'tmp_25' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %._crit_edge.0, label %3" [Ultrascale_integrate_HLS/integrateKernel.cpp:72]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 447 [1/11] (6.43ns)   --->   "%call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:68]   --->   Operation 447 'call' 'call_ret' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 448 [1/1] (0.00ns)   --->   "%p_04_0_1 = extractvalue { float, float, float } %call_ret, 0" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 448 'extractvalue' 'p_04_0_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 449 [1/1] (0.00ns)   --->   "%p_15_0_1 = extractvalue { float, float, float } %call_ret, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 449 'extractvalue' 'p_15_0_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 450 [1/1] (0.00ns)   --->   "%p_26_0_1 = extractvalue { float, float, float } %call_ret, 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:69]   --->   Operation 450 'extractvalue' 'p_26_0_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 451 [1/1] (3.47ns)   --->   "%tmp_25_1 = fcmp olt float %p_23_0_1, 0x3F1A36E2E0000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:72]   --->   Operation 451 'fcmp' 'tmp_25_1' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 452 [1/1] (0.00ns)   --->   "br i1 %tmp_25_1, label %._crit_edge.1, label %7" [Ultrascale_integrate_HLS/integrateKernel.cpp:72]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 69> <Delay = 8.27>
ST_74 : Operation 453 [8/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 453 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 454 [8/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 454 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 455 [8/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 455 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 456 [8/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 456 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 8.27>
ST_75 : Operation 457 [7/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 457 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 458 [7/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 458 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 459 [7/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 459 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 460 [7/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 460 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 8.27>
ST_76 : Operation 461 [6/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 461 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 462 [6/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 462 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 463 [6/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 463 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 464 [6/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 464 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 8.27>
ST_77 : Operation 465 [5/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 465 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 466 [5/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 466 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 467 [5/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 467 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 468 [5/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 468 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 73> <Delay = 8.27>
ST_78 : Operation 469 [4/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 469 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 470 [4/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 470 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 471 [4/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 471 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 472 [4/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 472 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 74> <Delay = 8.27>
ST_79 : Operation 473 [3/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 473 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 474 [3/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 474 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 475 [3/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 475 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 476 [3/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 476 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 75> <Delay = 8.27>
ST_80 : Operation 477 [2/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 477 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 478 [2/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 478 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 479 [2/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 479 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 480 [2/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 480 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 76> <Delay = 8.27>
ST_81 : Operation 481 [1/8] (8.27ns)   --->   "%tmp_26 = fdiv float %p_3, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 481 'fdiv' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 482 [1/8] (8.27ns)   --->   "%tmp_27 = fdiv float %p_4, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 482 'fdiv' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 483 [1/8] (8.27ns)   --->   "%tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 483 'fdiv' 'tmp_26_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 484 [1/8] (8.27ns)   --->   "%tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 484 'fdiv' 'tmp_28_1' <Predicate = (!tmp_25_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 77> <Delay = 6.43>
ST_82 : Operation 485 [4/4] (6.43ns)   --->   "%val_x_4 = fadd float %tmp_26, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 485 'fadd' 'val_x_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 486 [4/4] (6.43ns)   --->   "%val_y_4 = fadd float %tmp_27, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 486 'fadd' 'val_y_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 487 [4/4] (6.43ns)   --->   "%val_x_8 = fadd float %tmp_26_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 487 'fadd' 'val_x_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 488 [4/4] (6.43ns)   --->   "%val_y_8 = fadd float %tmp_28_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 488 'fadd' 'val_y_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 78> <Delay = 6.43>
ST_83 : Operation 489 [3/4] (6.43ns)   --->   "%val_x_4 = fadd float %tmp_26, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 489 'fadd' 'val_x_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 490 [3/4] (6.43ns)   --->   "%val_y_4 = fadd float %tmp_27, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 490 'fadd' 'val_y_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 491 [3/4] (6.43ns)   --->   "%val_x_8 = fadd float %tmp_26_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 491 'fadd' 'val_x_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 492 [3/4] (6.43ns)   --->   "%val_y_8 = fadd float %tmp_28_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 492 'fadd' 'val_y_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 79> <Delay = 6.43>
ST_84 : Operation 493 [2/4] (6.43ns)   --->   "%val_x_4 = fadd float %tmp_26, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 493 'fadd' 'val_x_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 494 [2/4] (6.43ns)   --->   "%val_y_4 = fadd float %tmp_27, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 494 'fadd' 'val_y_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 495 [2/4] (6.43ns)   --->   "%val_x_8 = fadd float %tmp_26_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 495 'fadd' 'val_x_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 496 [2/4] (6.43ns)   --->   "%val_y_8 = fadd float %tmp_28_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 496 'fadd' 'val_y_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 80> <Delay = 6.43>
ST_85 : Operation 497 [1/4] (6.43ns)   --->   "%val_x_4 = fadd float %tmp_26, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 497 'fadd' 'val_x_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 498 [1/4] (6.43ns)   --->   "%val_y_4 = fadd float %tmp_27, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 498 'fadd' 'val_y_4' <Predicate = (!tmp_25)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 499 [1/4] (6.43ns)   --->   "%val_x_8 = fadd float %tmp_26_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 499 'fadd' 'val_x_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 500 [1/4] (6.43ns)   --->   "%val_y_8 = fadd float %tmp_28_1, 5.000000e-01" [Ultrascale_integrate_HLS/integrateKernel.cpp:74]   --->   Operation 500 'fadd' 'val_y_8' <Predicate = (!tmp_25_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 81> <Delay = 8.59>
ST_86 : Operation 501 [1/1] (3.47ns)   --->   "%tmp_28 = fcmp olt float %val_x_4, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 501 'fcmp' 'tmp_28' <Predicate = (!tmp_25)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 502 [1/1] (3.47ns)   --->   "%tmp_29 = fcmp ogt float %val_x_4, %tmp_9" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 502 'fcmp' 'tmp_29' <Predicate = (!tmp_25)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 503 [1/1] (3.47ns)   --->   "%tmp_30 = fcmp olt float %val_y_4, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 503 'fcmp' 'tmp_30' <Predicate = (!tmp_25)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 504 [1/1] (3.47ns)   --->   "%tmp_31 = fcmp ogt float %val_y_4, %tmp_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 504 'fcmp' 'tmp_31' <Predicate = (!tmp_25)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp1 = or i1 %tmp_28, %tmp_29" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 505 'or' 'tmp1' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2 = or i1 %tmp_30, %tmp_31" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 506 'or' 'tmp2' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 507 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %tmp2, %tmp1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 507 'or' 'or_cond2' <Predicate = (!tmp_25)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %._crit_edge.0, label %4" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 508 'br' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_86 : Operation 509 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %val_x_4 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 509 'bitcast' 'p_Val2_s' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 510 'partselect' 'tmp_V' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 511 'trunc' 'tmp_V_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 512 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 512 'bitconcatenate' 'mantissa_V' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%mantissa_V_8_i_cast1 = zext i25 %mantissa_V to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 513 'zext' 'mantissa_V_8_i_cast1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i4_cast = zext i8 %tmp_V to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 514 'zext' 'tmp_i_i_i_i4_cast' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 515 [1/1] (0.76ns)   --->   "%sh_assign_1 = add i9 -127, %tmp_i_i_i_i4_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 515 'add' 'sh_assign_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 516 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_1, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 516 'bitselect' 'isNeg' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 517 [1/1] (0.76ns)   --->   "%tmp_i_i_i5 = sub i8 127, %tmp_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 517 'sub' 'tmp_i_i_i5' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_i_i_i5_cast = sext i8 %tmp_i_i_i5 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 518 'sext' 'tmp_i_i_i5_cast' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 519 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i5_cast, i9 %sh_assign_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 519 'select' 'ush' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%sh_assign_13_i_cast = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 520 'sext' 'sh_assign_13_i_cast' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%sh_assign_13_i_cast_s = sext i9 %ush to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 521 'sext' 'sh_assign_13_i_cast_s' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%tmp_i_i_i6 = zext i32 %sh_assign_13_i_cast to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 522 'zext' 'tmp_i_i_i6' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%r_V_2 = lshr i25 %mantissa_V, %sh_assign_13_i_cast_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 523 'lshr' 'r_V_2' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%r_V_5 = shl i79 %mantissa_V_8_i_cast1, %tmp_i_i_i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 524 'shl' 'r_V_5' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 525 'bitselect' 'tmp_65' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%tmp_35 = zext i1 %tmp_65 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 526 'zext' 'tmp_35' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 527 'partselect' 'tmp_40' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%val_V = select i1 %isNeg, i32 %tmp_35, i32 %tmp_40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 528 'select' 'val_V' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 529 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast float %val_y_4 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 529 'bitcast' 'p_Val2_4' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 530 'partselect' 'tmp_V_2' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_4 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 531 'trunc' 'tmp_V_3' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 532 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 532 'bitconcatenate' 'mantissa_V_2' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%mantissa_V_8_i12_cas = zext i25 %mantissa_V_2 to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 533 'zext' 'mantissa_V_8_i12_cas' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i13_cast = zext i8 %tmp_V_2 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 534 'zext' 'tmp_i_i_i_i13_cast' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 535 [1/1] (0.76ns)   --->   "%sh_assign_s = add i9 -127, %tmp_i_i_i_i13_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 535 'add' 'sh_assign_s' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_s, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 536 'bitselect' 'isNeg_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 537 [1/1] (0.76ns)   --->   "%tmp_i_i_i4 = sub i8 127, %tmp_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 537 'sub' 'tmp_i_i_i4' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_i_i_i16_cast = sext i8 %tmp_i_i_i4 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 538 'sext' 'tmp_i_i_i16_cast' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 539 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i16_cast, i9 %sh_assign_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 539 'select' 'ush_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%sh_assign_13_i17_cas = sext i9 %ush_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 540 'sext' 'sh_assign_13_i17_cas' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%sh_assign_13_i17_cas_1 = sext i9 %ush_1 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 541 'sext' 'sh_assign_13_i17_cas_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_i_i_i4_21 = zext i32 %sh_assign_13_i17_cas to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 542 'zext' 'tmp_i_i_i4_21' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_8 = lshr i25 %mantissa_V_2, %sh_assign_13_i17_cas_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 543 'lshr' 'r_V_8' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_10 = shl i79 %mantissa_V_8_i12_cas, %tmp_i_i_i4_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 544 'shl' 'r_V_10' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 545 'bitselect' 'tmp_70' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_47 = zext i1 %tmp_70 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 546 'zext' 'tmp_47' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_10, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 547 'partselect' 'tmp_48' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 548 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i32 %tmp_47, i32 %tmp_48" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 548 'select' 'val_V_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 549 [1/1] (3.42ns)   --->   "%tmp_36 = mul i32 %val_V_1, %depthSize_x_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:83]   --->   Operation 549 'mul' 'tmp_36' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 550 [1/1] (1.38ns) (out node of the LUT)   --->   "%idx = add i32 %val_V, %tmp_36" [Ultrascale_integrate_HLS/integrateKernel.cpp:83]   --->   Operation 550 'add' 'idx' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %idx to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 551 'zext' 'tmp_37' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 552 [1/1] (0.00ns)   --->   "%depth_hls_addr_1 = getelementptr inbounds [76800 x float]* %depth_hls, i64 0, i64 %tmp_37" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 552 'getelementptr' 'depth_hls_addr_1' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_86 : Operation 553 [2/2] (1.23ns)   --->   "%depth_hls_load = load float* %depth_hls_addr_1, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 553 'load' 'depth_hls_load' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_86 : Operation 554 [1/1] (3.47ns)   --->   "%tmp_30_1 = fcmp olt float %val_x_8, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 554 'fcmp' 'tmp_30_1' <Predicate = (!tmp_25_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 555 [1/1] (3.47ns)   --->   "%tmp_31_1 = fcmp ogt float %val_x_8, %tmp_9" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 555 'fcmp' 'tmp_31_1' <Predicate = (!tmp_25_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 556 [1/1] (3.47ns)   --->   "%tmp_32_1 = fcmp olt float %val_y_8, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 556 'fcmp' 'tmp_32_1' <Predicate = (!tmp_25_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 557 [1/1] (3.47ns)   --->   "%tmp_33_1 = fcmp ogt float %val_y_8, %tmp_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 557 'fcmp' 'tmp_33_1' <Predicate = (!tmp_25_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp44 = or i1 %tmp_30_1, %tmp_31_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 558 'or' 'tmp44' <Predicate = (!tmp_25_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp45 = or i1 %tmp_32_1, %tmp_33_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 559 'or' 'tmp45' <Predicate = (!tmp_25_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 560 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %tmp45, %tmp44" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 560 'or' 'or_cond5' <Predicate = (!tmp_25_1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %._crit_edge.1, label %8" [Ultrascale_integrate_HLS/integrateKernel.cpp:77]   --->   Operation 561 'br' <Predicate = (!tmp_25_1)> <Delay = 0.00>
ST_86 : Operation 562 [1/1] (0.00ns)   --->   "%p_Val2_18 = bitcast float %val_x_8 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 562 'bitcast' 'p_Val2_18' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 563 'partselect' 'tmp_V_8' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_18 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 564 'trunc' 'tmp_V_9' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 565 [1/1] (0.00ns)   --->   "%mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 565 'bitconcatenate' 'mantissa_V_4' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%mantissa_V_8_i29_cas = zext i25 %mantissa_V_4 to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 566 'zext' 'mantissa_V_8_i29_cas' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i30_cast = zext i8 %tmp_V_8 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 567 'zext' 'tmp_i_i_i_i30_cast' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 568 [1/1] (0.76ns)   --->   "%sh_assign_7 = add i9 -127, %tmp_i_i_i_i30_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 568 'add' 'sh_assign_7' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 569 [1/1] (0.00ns)   --->   "%isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_7, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 569 'bitselect' 'isNeg_4' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 570 [1/1] (0.76ns)   --->   "%tmp_i_i_i6_26 = sub i8 127, %tmp_V_8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 570 'sub' 'tmp_i_i_i6_26' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_i_i_i33_cast = sext i8 %tmp_i_i_i6_26 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 571 'sext' 'tmp_i_i_i33_cast' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 572 [1/1] (0.39ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %tmp_i_i_i33_cast, i9 %sh_assign_7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 572 'select' 'ush_4' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%sh_assign_13_i34_cas = sext i9 %ush_4 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 573 'sext' 'sh_assign_13_i34_cas' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%sh_assign_13_i34_cas_1 = sext i9 %ush_4 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 574 'sext' 'sh_assign_13_i34_cas_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%tmp_i_i_i5_27 = zext i32 %sh_assign_13_i34_cas to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 575 'zext' 'tmp_i_i_i5_27' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%r_V_11 = lshr i25 %mantissa_V_4, %sh_assign_13_i34_cas_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 576 'lshr' 'r_V_11' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%r_V_12 = shl i79 %mantissa_V_8_i29_cas, %tmp_i_i_i5_27" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 577 'shl' 'r_V_12' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_11, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 578 'bitselect' 'tmp_83' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%tmp_59 = zext i1 %tmp_83 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 579 'zext' 'tmp_59' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_12, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 580 'partselect' 'tmp_60' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%val_V_2 = select i1 %isNeg_4, i32 %tmp_59, i32 %tmp_60" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 581 'select' 'val_V_2' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 582 [1/1] (0.00ns)   --->   "%p_Val2_22 = bitcast float %val_y_8 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 582 'bitcast' 'p_Val2_22' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_22, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 583 'partselect' 'tmp_V_10' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_V_11 = trunc i32 %p_Val2_22 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 584 'trunc' 'tmp_V_11' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 585 [1/1] (0.00ns)   --->   "%mantissa_V_6 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_11, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 585 'bitconcatenate' 'mantissa_V_6' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%mantissa_V_8_i46_cas = zext i25 %mantissa_V_6 to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 586 'zext' 'mantissa_V_8_i46_cas' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i47_cast = zext i8 %tmp_V_10 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 587 'zext' 'tmp_i_i_i_i47_cast' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 588 [1/1] (0.76ns)   --->   "%sh_assign_2 = add i9 -127, %tmp_i_i_i_i47_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 588 'add' 'sh_assign_2' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 589 [1/1] (0.00ns)   --->   "%isNeg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 589 'bitselect' 'isNeg_5' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 590 [1/1] (0.76ns)   --->   "%tmp_i_i_i7 = sub i8 127, %tmp_V_10" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 590 'sub' 'tmp_i_i_i7' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_i_i_i50_cast = sext i8 %tmp_i_i_i7 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 591 'sext' 'tmp_i_i_i50_cast' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 592 [1/1] (0.39ns)   --->   "%ush_5 = select i1 %isNeg_5, i9 %tmp_i_i_i50_cast, i9 %sh_assign_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 592 'select' 'ush_5' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%sh_assign_13_i51_cas = sext i9 %ush_5 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 593 'sext' 'sh_assign_13_i51_cas' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%sh_assign_13_i51_cas_1 = sext i9 %ush_5 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 594 'sext' 'sh_assign_13_i51_cas_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_i_i_i7_28 = zext i32 %sh_assign_13_i51_cas to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 595 'zext' 'tmp_i_i_i7_28' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%r_V_13 = lshr i25 %mantissa_V_6, %sh_assign_13_i51_cas_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 596 'lshr' 'r_V_13' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%r_V_14 = shl i79 %mantissa_V_8_i46_cas, %tmp_i_i_i7_28" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 597 'shl' 'r_V_14' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_13, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 598 'bitselect' 'tmp_86' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_62 = zext i1 %tmp_86 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 599 'zext' 'tmp_62' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_14, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:73->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 600 'partselect' 'tmp_63' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 601 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_V_3 = select i1 %isNeg_5, i32 %tmp_62, i32 %tmp_63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81]   --->   Operation 601 'select' 'val_V_3' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 602 [1/1] (3.42ns)   --->   "%tmp_36_1 = mul i32 %val_V_3, %depthSize_x_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:83]   --->   Operation 602 'mul' 'tmp_36_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 603 [1/1] (1.38ns) (out node of the LUT)   --->   "%idx_1 = add i32 %val_V_2, %tmp_36_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:83]   --->   Operation 603 'add' 'idx_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_37_1 = zext i32 %idx_1 to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 604 'zext' 'tmp_37_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 605 [1/1] (0.00ns)   --->   "%depth_hls_addr_2 = getelementptr inbounds [76800 x float]* %depth_hls, i64 0, i64 %tmp_37_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 605 'getelementptr' 'depth_hls_addr_2' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_86 : Operation 606 [2/2] (1.23ns)   --->   "%depth_hls_load_1 = load float* %depth_hls_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 606 'load' 'depth_hls_load_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 87 <SV = 82> <Delay = 8.27>
ST_87 : Operation 607 [1/2] (1.23ns)   --->   "%depth_hls_load = load float* %depth_hls_addr_1, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 607 'load' 'depth_hls_load' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_87 : Operation 608 [1/1] (3.47ns)   --->   "%tmp_38 = fcmp oeq float %depth_hls_load, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 608 'fcmp' 'tmp_38' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %._crit_edge.0, label %5" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 609 'br' <Predicate = (!tmp_25 & !or_cond2)> <Delay = 0.00>
ST_87 : Operation 610 [4/4] (6.43ns)   --->   "%tmp_39 = fsub float %depth_hls_load, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 610 'fsub' 'tmp_39' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 611 [8/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 611 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 612 [8/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 612 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 613 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_24)" [Ultrascale_integrate_HLS/integrateKernel.cpp:115]   --->   Operation 613 'specregionend' 'empty_22' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 0.00>
ST_87 : Operation 614 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [Ultrascale_integrate_HLS/integrateKernel.cpp:115]   --->   Operation 614 'br' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 0.00>
ST_87 : Operation 615 [1/2] (1.23ns)   --->   "%depth_hls_load_1 = load float* %depth_hls_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 615 'load' 'depth_hls_load_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_87 : Operation 616 [1/1] (3.47ns)   --->   "%tmp_38_1 = fcmp oeq float %depth_hls_load_1, 0.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 616 'fcmp' 'tmp_38_1' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %tmp_38_1, label %._crit_edge.1, label %9" [Ultrascale_integrate_HLS/integrateKernel.cpp:88]   --->   Operation 617 'br' <Predicate = (!tmp_25_1 & !or_cond5)> <Delay = 0.00>
ST_87 : Operation 618 [4/4] (6.43ns)   --->   "%tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 618 'fsub' 'tmp_39_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 619 [8/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 619 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 620 [8/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 620 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 621 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [Ultrascale_integrate_HLS/integrateKernel.cpp:115]   --->   Operation 621 'br' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 0.00>

State 88 <SV = 83> <Delay = 8.27>
ST_88 : Operation 622 [3/4] (6.43ns)   --->   "%tmp_39 = fsub float %depth_hls_load, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 622 'fsub' 'tmp_39' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 623 [7/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 623 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 624 [7/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 624 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 625 [3/4] (6.43ns)   --->   "%tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 625 'fsub' 'tmp_39_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 626 [7/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 626 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 627 [7/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 627 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 84> <Delay = 8.27>
ST_89 : Operation 628 [2/4] (6.43ns)   --->   "%tmp_39 = fsub float %depth_hls_load, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 628 'fsub' 'tmp_39' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 629 [6/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 629 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 630 [6/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 630 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 631 [2/4] (6.43ns)   --->   "%tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 631 'fsub' 'tmp_39_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 632 [6/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 632 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 633 [6/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 633 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 85> <Delay = 8.27>
ST_90 : Operation 634 [1/4] (6.43ns)   --->   "%tmp_39 = fsub float %depth_hls_load, %p_5" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 634 'fsub' 'tmp_39' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 635 [5/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 635 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 636 [5/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 636 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 637 [1/4] (6.43ns)   --->   "%tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 637 'fsub' 'tmp_39_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 638 [5/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 638 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 639 [5/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 639 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 86> <Delay = 8.27>
ST_91 : Operation 640 [4/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 640 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 641 [4/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 641 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 642 [4/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 642 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 643 [4/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 643 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 87> <Delay = 8.27>
ST_92 : Operation 644 [3/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 644 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 645 [3/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 645 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 646 [3/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 646 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 647 [3/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 647 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 88> <Delay = 8.27>
ST_93 : Operation 648 [2/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 648 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 649 [2/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 649 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 650 [2/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 650 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 651 [2/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 651 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 89> <Delay = 8.27>
ST_94 : Operation 652 [1/8] (8.27ns)   --->   "%r_assign = fdiv float %p_s, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 652 'fdiv' 'r_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 653 [1/8] (8.27ns)   --->   "%r_assign_1 = fdiv float %p_1, %p_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 653 'fdiv' 'r_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 654 [1/8] (8.27ns)   --->   "%r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 654 'fdiv' 'r_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 655 [1/8] (8.27ns)   --->   "%r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 655 'fdiv' 'r_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 90> <Delay = 8.41>
ST_95 : Operation 656 [2/2] (8.41ns)   --->   "%tmp_i2 = fmul float %r_assign_1, %r_assign_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 656 'fmul' 'tmp_i2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 657 [2/2] (8.41ns)   --->   "%tmp_i7 = fmul float %r_assign_3, %r_assign_3" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 657 'fmul' 'tmp_i7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 91> <Delay = 8.41>
ST_96 : Operation 658 [1/2] (8.41ns)   --->   "%tmp_i2 = fmul float %r_assign_1, %r_assign_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 658 'fmul' 'tmp_i2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 659 [1/2] (8.41ns)   --->   "%tmp_i7 = fmul float %r_assign_3, %r_assign_3" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 659 'fmul' 'tmp_i7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 92> <Delay = 6.43>
ST_97 : Operation 660 [4/4] (6.43ns)   --->   "%tmp42 = fadd float %tmp_i2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 660 'fadd' 'tmp42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 661 [4/4] (6.43ns)   --->   "%tmp52 = fadd float %tmp_i7, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 661 'fadd' 'tmp52' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 93> <Delay = 6.43>
ST_98 : Operation 662 [3/4] (6.43ns)   --->   "%tmp42 = fadd float %tmp_i2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 662 'fadd' 'tmp42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 663 [3/4] (6.43ns)   --->   "%tmp52 = fadd float %tmp_i7, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 663 'fadd' 'tmp52' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 94> <Delay = 8.41>
ST_99 : Operation 664 [2/2] (8.41ns)   --->   "%tmp_i = fmul float %r_assign, %r_assign" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 664 'fmul' 'tmp_i' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 665 [2/4] (6.43ns)   --->   "%tmp42 = fadd float %tmp_i2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 665 'fadd' 'tmp42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 666 [2/2] (8.41ns)   --->   "%tmp_i6 = fmul float %r_assign_2, %r_assign_2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 666 'fmul' 'tmp_i6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 667 [2/4] (6.43ns)   --->   "%tmp52 = fadd float %tmp_i7, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 667 'fadd' 'tmp52' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 95> <Delay = 8.41>
ST_100 : Operation 668 [1/2] (8.41ns)   --->   "%tmp_i = fmul float %r_assign, %r_assign" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 668 'fmul' 'tmp_i' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 669 [1/4] (6.43ns)   --->   "%tmp42 = fadd float %tmp_i2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 669 'fadd' 'tmp42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 670 [1/2] (8.41ns)   --->   "%tmp_i6 = fmul float %r_assign_2, %r_assign_2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93]   --->   Operation 670 'fmul' 'tmp_i6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 671 [1/4] (6.43ns)   --->   "%tmp52 = fadd float %tmp_i7, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 671 'fadd' 'tmp52' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 96> <Delay = 6.43>
ST_101 : Operation 672 [4/4] (6.43ns)   --->   "%p_x_assign = fadd float %tmp42, %tmp_i" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 672 'fadd' 'p_x_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 673 [4/4] (6.43ns)   --->   "%p_x_assign_1 = fadd float %tmp52, %tmp_i6" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 673 'fadd' 'p_x_assign_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 97> <Delay = 6.43>
ST_102 : Operation 674 [3/4] (6.43ns)   --->   "%p_x_assign = fadd float %tmp42, %tmp_i" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 674 'fadd' 'p_x_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 675 [3/4] (6.43ns)   --->   "%p_x_assign_1 = fadd float %tmp52, %tmp_i6" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 675 'fadd' 'p_x_assign_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 98> <Delay = 6.43>
ST_103 : Operation 676 [2/4] (6.43ns)   --->   "%p_x_assign = fadd float %tmp42, %tmp_i" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 676 'fadd' 'p_x_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 677 [2/4] (6.43ns)   --->   "%p_x_assign_1 = fadd float %tmp52, %tmp_i6" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 677 'fadd' 'p_x_assign_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 99> <Delay = 6.43>
ST_104 : Operation 678 [1/4] (6.43ns)   --->   "%p_x_assign = fadd float %tmp42, %tmp_i" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 678 'fadd' 'p_x_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 679 [1/4] (6.43ns)   --->   "%p_x_assign_1 = fadd float %tmp52, %tmp_i6" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 679 'fadd' 'p_x_assign_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 100> <Delay = 8.41>
ST_105 : Operation 680 [7/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 680 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 681 [7/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 681 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 101> <Delay = 8.41>
ST_106 : Operation 682 [6/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 682 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 683 [6/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 683 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 102> <Delay = 8.41>
ST_107 : Operation 684 [5/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 684 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 685 [5/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 685 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 103> <Delay = 8.41>
ST_108 : Operation 686 [4/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 686 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 687 [4/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 687 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 104> <Delay = 8.41>
ST_109 : Operation 688 [3/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 688 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 689 [3/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 689 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 105> <Delay = 8.41>
ST_110 : Operation 690 [2/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 690 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 691 [2/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 691 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 106> <Delay = 8.41>
ST_111 : Operation 692 [1/7] (8.41ns)   --->   "%tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 692 'fsqrt' 'tmp_i3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 693 [1/7] (8.41ns)   --->   "%tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind" [/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 693 'fsqrt' 'tmp_i8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 6> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 107> <Delay = 8.41>
ST_112 : Operation 694 [2/2] (8.41ns)   --->   "%diff = fmul float %tmp_39, %tmp_i3" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 694 'fmul' 'diff' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 695 [2/2] (8.41ns)   --->   "%diff_1 = fmul float %tmp_39_1, %tmp_i8" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 695 'fmul' 'diff_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 108> <Delay = 8.41>
ST_113 : Operation 696 [1/2] (8.41ns)   --->   "%diff = fmul float %tmp_39, %tmp_i3" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 696 'fmul' 'diff' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 697 [1/2] (8.41ns)   --->   "%diff_1 = fmul float %tmp_39_1, %tmp_i8" [Ultrascale_integrate_HLS/integrateKernel.cpp:94]   --->   Operation 697 'fmul' 'diff_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 109> <Delay = 8.27>
ST_114 : Operation 698 [1/1] (3.47ns)   --->   "%tmp_41 = fcmp ogt float %diff, %tmp_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 698 'fcmp' 'tmp_41' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 699 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %6, label %._crit_edge6.0" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 699 'br' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38)> <Delay = 0.00>
ST_114 : Operation 700 [8/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 700 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 701 [1/1] (0.00ns)   --->   "%newIndex5 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %x, i32 1, i32 8)" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 701 'partselect' 'newIndex5' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_114 : Operation 702 [1/1] (0.00ns)   --->   "%newIndex6 = zext i8 %newIndex5 to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 702 'zext' 'newIndex6' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_114 : Operation 703 [1/1] (0.00ns)   --->   "%input_data_0_x_addr_2 = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex6" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 703 'getelementptr' 'input_data_0_x_addr_2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_114 : Operation 704 [1/1] (0.00ns)   --->   "%input_data_0_y_addr_2 = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex6" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 704 'getelementptr' 'input_data_0_y_addr_2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_114 : Operation 705 [2/2] (1.23ns)   --->   "%input_data_0_y_load_1 = load i16* %input_data_0_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 705 'load' 'input_data_0_y_load_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_114 : Operation 706 [1/1] (3.47ns)   --->   "%tmp_47_1 = fcmp ogt float %diff_1, %tmp_2" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 706 'fcmp' 'tmp_47_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 707 [1/1] (0.00ns)   --->   "br i1 %tmp_47_1, label %10, label %._crit_edge6.1" [Ultrascale_integrate_HLS/integrateKernel.cpp:98]   --->   Operation 707 'br' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1)> <Delay = 0.00>
ST_114 : Operation 708 [8/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 708 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 709 [1/1] (0.00ns)   --->   "%newIndex = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %x, i32 1, i32 8)" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 709 'partselect' 'newIndex' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_114 : Operation 710 [1/1] (0.00ns)   --->   "%newIndex8 = zext i8 %newIndex to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 710 'zext' 'newIndex8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_114 : Operation 711 [1/1] (0.00ns)   --->   "%input_data_1_x_addr_2 = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex8" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 711 'getelementptr' 'input_data_1_x_addr_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_114 : Operation 712 [1/1] (0.00ns)   --->   "%input_data_1_y_addr_2 = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex8" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 712 'getelementptr' 'input_data_1_y_addr_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_114 : Operation 713 [2/2] (1.23ns)   --->   "%input_data_1_y_load_1 = load i16* %input_data_1_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 713 'load' 'input_data_1_y_load_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 115 <SV = 110> <Delay = 8.27>
ST_115 : Operation 714 [7/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 714 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 715 [1/2] (1.23ns)   --->   "%input_data_0_y_load_1 = load i16* %input_data_0_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 715 'load' 'input_data_0_y_load_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_115 : Operation 716 [7/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 716 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 717 [1/2] (1.23ns)   --->   "%input_data_1_y_load_1 = load i16* %input_data_1_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 717 'load' 'input_data_1_y_load_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 116 <SV = 111> <Delay = 8.27>
ST_116 : Operation 718 [6/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 718 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 719 [2/2] (1.23ns)   --->   "%input_data_0_x_load_1 = load i16* %input_data_0_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 719 'load' 'input_data_0_x_load_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_116 : Operation 720 [1/1] (0.00ns)   --->   "%val_y_s = sext i16 %input_data_0_y_load_1 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 720 'sext' 'val_y_s' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_116 : Operation 721 [3/3] (7.89ns)   --->   "%val_y_6 = sitofp i32 %val_y_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 721 'sitofp' 'val_y_6' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 722 [6/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 722 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 723 [2/2] (1.23ns)   --->   "%input_data_1_x_load_1 = load i16* %input_data_1_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 723 'load' 'input_data_1_x_load_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_116 : Operation 724 [1/1] (0.00ns)   --->   "%val_y_1 = sext i16 %input_data_1_y_load_1 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 724 'sext' 'val_y_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_116 : Operation 725 [3/3] (7.89ns)   --->   "%val_y_2 = sitofp i32 %val_y_1 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 725 'sitofp' 'val_y_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 112> <Delay = 8.27>
ST_117 : Operation 726 [5/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 726 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 727 [1/2] (1.23ns)   --->   "%input_data_0_x_load_1 = load i16* %input_data_0_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 727 'load' 'input_data_0_x_load_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_117 : Operation 728 [2/3] (7.89ns)   --->   "%val_y_6 = sitofp i32 %val_y_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 728 'sitofp' 'val_y_6' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 729 [5/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 729 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 730 [1/2] (1.23ns)   --->   "%input_data_1_x_load_1 = load i16* %input_data_1_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 730 'load' 'input_data_1_x_load_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_117 : Operation 731 [2/3] (7.89ns)   --->   "%val_y_2 = sitofp i32 %val_y_1 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 731 'sitofp' 'val_y_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 113> <Delay = 8.27>
ST_118 : Operation 732 [4/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 732 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_61 = sext i16 %input_data_0_x_load_1 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 733 'sext' 'tmp_61' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_118 : Operation 734 [3/3] (7.89ns)   --->   "%tmp_42 = sitofp i32 %tmp_61 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 734 'sitofp' 'tmp_42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 735 [1/3] (7.89ns)   --->   "%val_y_6 = sitofp i32 %val_y_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 735 'sitofp' 'val_y_6' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 736 [4/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 736 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_50_s = sext i16 %input_data_1_x_load_1 to i32" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 737 'sext' 'tmp_50_s' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_118 : Operation 738 [3/3] (7.89ns)   --->   "%tmp_50_1 = sitofp i32 %tmp_50_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 738 'sitofp' 'tmp_50_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 739 [1/3] (7.89ns)   --->   "%val_y_2 = sitofp i32 %val_y_1 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 739 'sitofp' 'val_y_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 114> <Delay = 8.41>
ST_119 : Operation 740 [3/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 740 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 741 [2/3] (7.89ns)   --->   "%tmp_42 = sitofp i32 %tmp_61 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 741 'sitofp' 'tmp_42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 742 [2/2] (8.41ns)   --->   "%tmp43 = fmul float %val_y_6, 0x3F00004000000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 742 'fmul' 'tmp43' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 743 [4/4] (6.43ns)   --->   "%a_assign_1 = fadd float %val_y_6, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 743 'fadd' 'a_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 744 [3/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 744 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 745 [2/3] (7.89ns)   --->   "%tmp_50_1 = sitofp i32 %tmp_50_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 745 'sitofp' 'tmp_50_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 746 [2/2] (8.41ns)   --->   "%tmp53 = fmul float %val_y_2, 0x3F00004000000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 746 'fmul' 'tmp53' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 747 [4/4] (6.43ns)   --->   "%a_assign_3 = fadd float %val_y_2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 747 'fadd' 'a_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 115> <Delay = 8.41>
ST_120 : Operation 748 [2/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 748 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 749 [1/3] (7.89ns)   --->   "%tmp_42 = sitofp i32 %tmp_61 to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 749 'sitofp' 'tmp_42' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 750 [1/2] (8.41ns)   --->   "%tmp43 = fmul float %val_y_6, 0x3F00004000000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 750 'fmul' 'tmp43' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 751 [3/4] (6.43ns)   --->   "%a_assign_1 = fadd float %val_y_6, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 751 'fadd' 'a_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 752 [2/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 752 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 753 [1/3] (7.89ns)   --->   "%tmp_50_1 = sitofp i32 %tmp_50_s to float" [Ultrascale_integrate_HLS/integrateKernel.cpp:103]   --->   Operation 753 'sitofp' 'tmp_50_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 754 [1/2] (8.41ns)   --->   "%tmp53 = fmul float %val_y_2, 0x3F00004000000000" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 754 'fmul' 'tmp53' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 755 [3/4] (6.43ns)   --->   "%a_assign_3 = fadd float %val_y_2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 755 'fadd' 'a_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 116> <Delay = 8.41>
ST_121 : Operation 756 [1/8] (8.27ns)   --->   "%b_assign = fdiv float %diff, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 756 'fdiv' 'b_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 757 [2/2] (8.41ns)   --->   "%tmp_43 = fmul float %tmp43, %tmp_42" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 757 'fmul' 'tmp_43' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 758 [2/4] (6.43ns)   --->   "%a_assign_1 = fadd float %val_y_6, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 758 'fadd' 'a_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 759 [1/8] (8.27ns)   --->   "%b_assign_2 = fdiv float %diff_1, %mu_read" [Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 759 'fdiv' 'b_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 760 [2/2] (8.41ns)   --->   "%tmp_53_1 = fmul float %tmp53, %tmp_50_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 760 'fmul' 'tmp_53_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 761 [2/4] (6.43ns)   --->   "%a_assign_3 = fadd float %val_y_2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 761 'fadd' 'a_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 117> <Delay = 8.41>
ST_122 : Operation 762 [1/1] (3.47ns)   --->   "%tmp_i4 = fcmp ogt float %b_assign, 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 762 'fcmp' 'tmp_i4' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 763 [1/1] (0.44ns)   --->   "%tmp_i_23 = select i1 %tmp_i4, float 1.000000e+00, float %b_assign" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 763 'select' 'tmp_i_23' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 764 [1/2] (8.41ns)   --->   "%tmp_43 = fmul float %tmp43, %tmp_42" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 764 'fmul' 'tmp_43' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 765 [1/4] (6.43ns)   --->   "%a_assign_1 = fadd float %val_y_6, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 765 'fadd' 'a_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 766 [1/1] (3.47ns)   --->   "%tmp_i9 = fcmp ogt float %b_assign_2, 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 766 'fcmp' 'tmp_i9' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 767 [1/1] (0.44ns)   --->   "%tmp_i3_29 = select i1 %tmp_i9, float 1.000000e+00, float %b_assign_2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:101]   --->   Operation 767 'select' 'tmp_i3_29' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 768 [1/2] (8.41ns)   --->   "%tmp_53_1 = fmul float %tmp53, %tmp_50_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 768 'fmul' 'tmp_53_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 769 [1/4] (6.43ns)   --->   "%a_assign_3 = fadd float %val_y_2, 1.000000e+00" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 769 'fadd' 'a_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 118> <Delay = 6.43>
ST_123 : Operation 770 [4/4] (6.43ns)   --->   "%tmp_44 = fadd float %tmp_43, %tmp_i_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 770 'fadd' 'tmp_44' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 771 [1/1] (3.47ns)   --->   "%tmp_i5 = fcmp olt float %a_assign_1, %maxweight_read" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:106]   --->   Operation 771 'fcmp' 'tmp_i5' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 772 [4/4] (6.43ns)   --->   "%tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 772 'fadd' 'tmp_54_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 773 [1/1] (3.47ns)   --->   "%tmp_i1 = fcmp olt float %a_assign_3, %maxweight_read" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:106]   --->   Operation 773 'fcmp' 'tmp_i1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 119> <Delay = 6.43>
ST_124 : Operation 774 [3/4] (6.43ns)   --->   "%tmp_44 = fadd float %tmp_43, %tmp_i_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 774 'fadd' 'tmp_44' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 775 [1/1] (0.44ns)   --->   "%x_assign_s = select i1 %tmp_i5, float %a_assign_1, float %maxweight_read" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:106]   --->   Operation 775 'select' 'x_assign_s' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 776 [1/1] (0.00ns)   --->   "%p_Val2_13 = bitcast float %x_assign_s to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 776 'bitcast' 'p_Val2_13' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 777 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 777 'bitselect' 'p_Result_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 778 'partselect' 'tmp_V_6' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_13 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 779 'trunc' 'tmp_V_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 780 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 780 'bitconcatenate' 'mantissa_V_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%mantissa_V_3_cast1 = zext i25 %mantissa_V_3 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 781 'zext' 'mantissa_V_3_cast1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i8 %tmp_V_6 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 782 'zext' 'tmp_i_i_i_i1_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 783 [1/1] (0.76ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 783 'add' 'sh_assign_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 784 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 784 'bitselect' 'isNeg_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 785 [1/1] (0.76ns)   --->   "%tmp_i_i_i1 = sub i8 127, %tmp_V_6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 785 'sub' 'tmp_i_i_i1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_i_i_i1_cast = sext i8 %tmp_i_i_i1 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 786 'sext' 'tmp_i_i_i1_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 787 [1/1] (0.39ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %tmp_i_i_i1_cast, i9 %sh_assign_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 787 'select' 'ush_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%sh_assign_5_cast = sext i9 %ush_3 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 788 'sext' 'sh_assign_5_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%sh_assign_5_cast_cas = sext i9 %ush_3 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 789 'sext' 'sh_assign_5_cast_cas' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_i_i_i1_25 = zext i32 %sh_assign_5_cast to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 790 'zext' 'tmp_i_i_i1_25' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%r_V_3 = lshr i25 %mantissa_V_3, %sh_assign_5_cast_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 791 'lshr' 'r_V_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%r_V_4 = shl i63 %mantissa_V_3_cast1, %tmp_i_i_i1_25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 792 'shl' 'r_V_4' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_3, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 793 'bitselect' 'tmp_80' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_55 = zext i1 %tmp_80 to i16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 794 'zext' 'tmp_55' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_4, i32 24, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 795 'partselect' 'tmp_56' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_124 : Operation 796 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_38 = select i1 %isNeg_3, i16 %tmp_55, i16 %tmp_56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 796 'select' 'p_Val2_38' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 797 [1/1] (0.85ns)   --->   "%result_V_3 = sub i16 0, %p_Val2_38" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 797 'sub' 'result_V_3' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 798 [1/1] (0.35ns)   --->   "%p_Val2_39 = select i1 %p_Result_1, i16 %result_V_3, i16 %p_Val2_38" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 798 'select' 'p_Val2_39' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 799 [1/1] (1.23ns)   --->   "store i16 %p_Val2_39, i16* %input_data_0_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 799 'store' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_124 : Operation 800 [3/4] (6.43ns)   --->   "%tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 800 'fadd' 'tmp_54_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 801 [1/1] (0.44ns)   --->   "%x_assign_2 = select i1 %tmp_i1, float %a_assign_3, float %maxweight_read" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->Ultrascale_integrate_HLS/integrateKernel.cpp:106]   --->   Operation 801 'select' 'x_assign_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 802 [1/1] (0.00ns)   --->   "%p_Val2_31 = bitcast float %x_assign_2 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 802 'bitcast' 'p_Val2_31' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 803 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_31, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 803 'bitselect' 'p_Result_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_31, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 804 'partselect' 'tmp_V_14' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_V_15 = trunc i32 %p_Val2_31 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 805 'trunc' 'tmp_V_15' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 806 [1/1] (0.00ns)   --->   "%mantissa_V_7 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_15, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 806 'bitconcatenate' 'mantissa_V_7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%mantissa_V_7_cast1 = zext i25 %mantissa_V_7 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 807 'zext' 'mantissa_V_7_cast1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i3_cast = zext i8 %tmp_V_14 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 808 'zext' 'tmp_i_i_i_i3_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 809 [1/1] (0.76ns)   --->   "%sh_assign_9 = add i9 -127, %tmp_i_i_i_i3_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 809 'add' 'sh_assign_9' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 810 [1/1] (0.00ns)   --->   "%isNeg_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 810 'bitselect' 'isNeg_7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 811 [1/1] (0.76ns)   --->   "%tmp_i_i_i3 = sub i8 127, %tmp_V_14" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 811 'sub' 'tmp_i_i_i3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_i_i_i3_cast = sext i8 %tmp_i_i_i3 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 812 'sext' 'tmp_i_i_i3_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 813 [1/1] (0.39ns)   --->   "%ush_7 = select i1 %isNeg_7, i9 %tmp_i_i_i3_cast, i9 %sh_assign_9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 813 'select' 'ush_7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%sh_assign_11_cast = sext i9 %ush_7 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 814 'sext' 'sh_assign_11_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%sh_assign_11_cast_ca = sext i9 %ush_7 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 815 'sext' 'sh_assign_11_cast_ca' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%tmp_i_i_i3_31 = zext i32 %sh_assign_11_cast to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 816 'zext' 'tmp_i_i_i3_31' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%r_V_9 = lshr i25 %mantissa_V_7, %sh_assign_11_cast_ca" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 817 'lshr' 'r_V_9' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%r_V_15 = shl i63 %mantissa_V_7_cast1, %tmp_i_i_i3_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 818 'shl' 'r_V_15' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_9, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 819 'bitselect' 'tmp_94' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%tmp_67 = zext i1 %tmp_94 to i16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 820 'zext' 'tmp_67' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_15, i32 24, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 821 'partselect' 'tmp_68' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_124 : Operation 822 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_42 = select i1 %isNeg_7, i16 %tmp_67, i16 %tmp_68" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 822 'select' 'p_Val2_42' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 823 [1/1] (0.85ns)   --->   "%result_V_7 = sub i16 0, %p_Val2_42" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 823 'sub' 'result_V_7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 824 [1/1] (0.35ns)   --->   "%p_Val2_43 = select i1 %p_Result_3, i16 %result_V_7, i16 %p_Val2_42" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 824 'select' 'p_Val2_43' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 825 [1/1] (1.23ns)   --->   "store i16 %p_Val2_43, i16* %input_data_1_y_addr_2, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 825 'store' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 125 <SV = 120> <Delay = 6.43>
ST_125 : Operation 826 [2/4] (6.43ns)   --->   "%tmp_44 = fadd float %tmp_43, %tmp_i_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 826 'fadd' 'tmp_44' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 827 [2/4] (6.43ns)   --->   "%tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 827 'fadd' 'tmp_54_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 121> <Delay = 6.43>
ST_126 : Operation 828 [1/4] (6.43ns)   --->   "%tmp_44 = fadd float %tmp_43, %tmp_i_23" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 828 'fadd' 'tmp_44' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 829 [1/4] (6.43ns)   --->   "%tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 829 'fadd' 'tmp_54_1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 122> <Delay = 8.27>
ST_127 : Operation 830 [8/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 830 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 831 [8/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 831 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 123> <Delay = 8.27>
ST_128 : Operation 832 [7/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 832 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 833 [7/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 833 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 124> <Delay = 8.27>
ST_129 : Operation 834 [6/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 834 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 835 [6/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 835 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 125> <Delay = 8.27>
ST_130 : Operation 836 [5/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 836 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 837 [5/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 837 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 126> <Delay = 8.27>
ST_131 : Operation 838 [4/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 838 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 839 [4/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 839 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 127> <Delay = 8.27>
ST_132 : Operation 840 [3/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 840 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 841 [3/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 841 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 128> <Delay = 8.27>
ST_133 : Operation 842 [2/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 842 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 843 [2/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 843 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 129> <Delay = 8.27>
ST_134 : Operation 844 [1/8] (8.27ns)   --->   "%f_assign_7 = fdiv float %tmp_44, %a_assign_1" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 844 'fdiv' 'f_assign_7' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 845 [1/8] (8.27ns)   --->   "%f_assign_8 = fdiv float %tmp_54_1, %a_assign_3" [Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 845 'fdiv' 'f_assign_8' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 130> <Delay = 7.40>
ST_135 : Operation 846 [1/1] (3.47ns)   --->   "%tmp_i_i = fcmp olt float %f_assign_7, 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 846 'fcmp' 'tmp_i_i' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 847 [1/1] (0.44ns)   --->   "%b_assign_1 = select i1 %tmp_i_i, float %f_assign_7, float 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 847 'select' 'b_assign_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 848 [1/1] (3.47ns)   --->   "%tmp_i1_i = fcmp olt float %b_assign_1, -1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:48->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 848 'fcmp' 'tmp_i1_i' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 849 [1/1] (3.47ns)   --->   "%tmp_i_i1 = fcmp olt float %f_assign_8, 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 849 'fcmp' 'tmp_i_i1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 850 [1/1] (0.44ns)   --->   "%b_assign_3 = select i1 %tmp_i_i1, float %f_assign_8, float 1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 850 'select' 'b_assign_3' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 851 [1/1] (3.47ns)   --->   "%tmp_i1_i1 = fcmp olt float %b_assign_3, -1.000000e+00" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:48->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105]   --->   Operation 851 'fcmp' 'tmp_i1_i1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 131> <Delay = 8.41>
ST_136 : Operation 852 [2/2] (8.41ns)   --->   "%tmp_i_i_op = fmul float %b_assign_1, 3.276600e+04" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 852 'fmul' 'tmp_i_i_op' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41 & !tmp_i1_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 853 [2/2] (8.41ns)   --->   "%tmp_i_i110_op = fmul float %b_assign_3, 3.276600e+04" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 853 'fmul' 'tmp_i_i110_op' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1 & !tmp_i1_i1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 132> <Delay = 8.41>
ST_137 : Operation 854 [1/2] (8.41ns)   --->   "%tmp_i_i_op = fmul float %b_assign_1, 3.276600e+04" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 854 'fmul' 'tmp_i_i_op' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41 & !tmp_i1_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 855 [1/2] (8.41ns)   --->   "%tmp_i_i110_op = fmul float %b_assign_3, 3.276600e+04" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 855 'fmul' 'tmp_i_i110_op' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1 & !tmp_i1_i1)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 133> <Delay = 5.44>
ST_138 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_18 = bitcast float %tmp_i_i_op to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 856 'bitcast' 'tmp_18' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41 & !tmp_i1_i)> <Delay = 0.00>
ST_138 : Operation 857 [1/1] (0.44ns)   --->   "%p_Val2_8 = select i1 %tmp_i1_i, i32 -956302336, i32 %tmp_18" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 857 'select' 'p_Val2_8' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 858 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 858 'bitselect' 'p_Result_s' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 859 'partselect' 'tmp_V_4' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_8 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 860 'trunc' 'tmp_V_5' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 861 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 861 'bitconcatenate' 'mantissa_V_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%mantissa_V_1_cast1 = zext i25 %mantissa_V_1 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 862 'zext' 'mantissa_V_1_cast1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %tmp_V_4 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 863 'zext' 'tmp_i_i_i_i_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 864 [1/1] (0.76ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 864 'add' 'sh_assign' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 865 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 865 'bitselect' 'isNeg_2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 866 [1/1] (0.76ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V_4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 866 'sub' 'tmp_i_i_i' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 867 'sext' 'tmp_i_i_i_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 868 [1/1] (0.39ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %tmp_i_i_i_cast, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 868 'select' 'ush_2' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%sh_assign_2_cast = sext i9 %ush_2 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 869 'sext' 'sh_assign_2_cast' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%sh_assign_2_cast_cas = sext i9 %ush_2 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 870 'sext' 'sh_assign_2_cast_cas' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_i_i_i_24 = zext i32 %sh_assign_2_cast to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 871 'zext' 'tmp_i_i_i_24' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%r_V = lshr i25 %mantissa_V_1, %sh_assign_2_cast_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 872 'lshr' 'r_V' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%r_V_1 = shl i63 %mantissa_V_1_cast1, %tmp_i_i_i_24" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 873 'shl' 'r_V_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 874 'bitselect' 'tmp_76' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_51 = zext i1 %tmp_76 to i16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 875 'zext' 'tmp_51' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_52 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_1, i32 24, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 876 'partselect' 'tmp_52' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 877 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_36 = select i1 %isNeg_2, i16 %tmp_51, i16 %tmp_52" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 877 'select' 'p_Val2_36' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 878 [1/1] (0.85ns)   --->   "%result_V_1 = sub i16 0, %p_Val2_36" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 878 'sub' 'result_V_1' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 879 [1/1] (0.35ns)   --->   "%p_Val2_37 = select i1 %p_Result_s, i16 %result_V_1, i16 %p_Val2_36" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 879 'select' 'p_Val2_37' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 880 [1/1] (1.23ns)   --->   "store i16 %p_Val2_37, i16* %input_data_0_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 880 'store' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_138 : Operation 881 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0" [Ultrascale_integrate_HLS/integrateKernel.cpp:113]   --->   Operation 881 'br' <Predicate = (!tmp_25 & !or_cond2 & !tmp_38 & tmp_41)> <Delay = 0.00>
ST_138 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast float %tmp_i_i110_op to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 882 'bitcast' 'tmp_21' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1 & !tmp_i1_i1)> <Delay = 0.00>
ST_138 : Operation 883 [1/1] (0.44ns)   --->   "%p_Val2_26 = select i1 %tmp_i1_i1, i32 -956302336, i32 %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 883 'select' 'p_Val2_26' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 884 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_26, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 884 'bitselect' 'p_Result_2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_26, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 885 'partselect' 'tmp_V_12' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_V_13 = trunc i32 %p_Val2_26 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 886 'trunc' 'tmp_V_13' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 887 [1/1] (0.00ns)   --->   "%mantissa_V_5 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_13, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 887 'bitconcatenate' 'mantissa_V_5' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%mantissa_V_5_cast1 = zext i25 %mantissa_V_5 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 888 'zext' 'mantissa_V_5_cast1' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i8 %tmp_V_12 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 889 'zext' 'tmp_i_i_i_i2_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 890 [1/1] (0.76ns)   --->   "%sh_assign_6 = add i9 -127, %tmp_i_i_i_i2_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 890 'add' 'sh_assign_6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 891 [1/1] (0.00ns)   --->   "%isNeg_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 891 'bitselect' 'isNeg_6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 892 [1/1] (0.76ns)   --->   "%tmp_i_i_i2 = sub i8 127, %tmp_V_12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 892 'sub' 'tmp_i_i_i2' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_i_i_i2_cast = sext i8 %tmp_i_i_i2 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 893 'sext' 'tmp_i_i_i2_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 894 [1/1] (0.39ns)   --->   "%ush_6 = select i1 %isNeg_6, i9 %tmp_i_i_i2_cast, i9 %sh_assign_6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 894 'select' 'ush_6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%sh_assign_8_cast = sext i9 %ush_6 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 895 'sext' 'sh_assign_8_cast' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%sh_assign_8_cast_cas = sext i9 %ush_6 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 896 'sext' 'sh_assign_8_cast_cas' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_i_i_i2_30 = zext i32 %sh_assign_8_cast to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 897 'zext' 'tmp_i_i_i2_30' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%r_V_6 = lshr i25 %mantissa_V_5, %sh_assign_8_cast_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 898 'lshr' 'r_V_6' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%r_V_7 = shl i63 %mantissa_V_5_cast1, %tmp_i_i_i2_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 899 'shl' 'r_V_7' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 900 'bitselect' 'tmp_90' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_64 = zext i1 %tmp_90 to i16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 901 'zext' 'tmp_64' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_7, i32 24, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 902 'partselect' 'tmp_66' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>
ST_138 : Operation 903 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_40 = select i1 %isNeg_6, i16 %tmp_64, i16 %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 903 'select' 'p_Val2_40' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 904 [1/1] (0.85ns)   --->   "%result_V_5 = sub i16 0, %p_Val2_40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 904 'sub' 'result_V_5' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 905 [1/1] (0.35ns)   --->   "%p_Val2_41 = select i1 %p_Result_2, i16 %result_V_5, i16 %p_Val2_40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 905 'select' 'p_Val2_41' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 906 [1/1] (1.23ns)   --->   "store i16 %p_Val2_41, i16* %input_data_1_x_addr_2, align 4" [Ultrascale_integrate_HLS/integrateKernel.cpp:109]   --->   Operation 906 'store' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_138 : Operation 907 [1/1] (0.00ns)   --->   "br label %._crit_edge6.1" [Ultrascale_integrate_HLS/integrateKernel.cpp:113]   --->   Operation 907 'br' <Predicate = (!tmp_25_1 & !or_cond5 & !tmp_38_1 & tmp_47_1)> <Delay = 0.00>

State 139 <SV = 31> <Delay = 8.75>
ST_139 : Operation 908 [1/1] (8.75ns)   --->   "%vol_data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %vol_data_addr, i32 256)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 908 'writereq' 'vol_data_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 909 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 909 'br' <Predicate = true> <Delay = 0.65>

State 140 <SV = 32> <Delay = 1.23>
ST_140 : Operation 910 [1/1] (0.00ns)   --->   "%indvar3 = phi i9 [ %indvar_next2, %burst.wr.body_ifconv ], [ 0, %burst.wr.header.preheader ]" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 910 'phi' 'indvar3' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 911 [1/1] (0.88ns)   --->   "%exitcond2 = icmp eq i9 %indvar3, -256" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 911 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 912 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 912 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 913 [1/1] (0.77ns)   --->   "%indvar_next2 = add i9 %indvar3, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 913 'add' 'indvar_next2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 914 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body_ifconv" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i9 %indvar3 to i1" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 915 'trunc' 'tmp_58' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 916 [1/1] (0.00ns)   --->   "%newIndex3 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %indvar3, i32 1, i32 8)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 916 'partselect' 'newIndex3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 917 [1/1] (0.00ns)   --->   "%newIndex4 = zext i8 %newIndex3 to i64" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 917 'zext' 'newIndex4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 918 [1/1] (0.00ns)   --->   "%input_data_0_x_addr_1 = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex4" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 918 'getelementptr' 'input_data_0_x_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 919 [1/1] (0.00ns)   --->   "%input_data_1_x_addr_1 = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex4" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 919 'getelementptr' 'input_data_1_x_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 920 [2/2] (1.23ns)   --->   "%input_data_1_x_load = load i16* %input_data_1_x_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 920 'load' 'input_data_1_x_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_140 : Operation 921 [2/2] (1.23ns)   --->   "%input_data_0_x_load = load i16* %input_data_0_x_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 921 'load' 'input_data_0_x_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_140 : Operation 922 [1/1] (0.00ns)   --->   "%input_data_0_y_addr_1 = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex4" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 922 'getelementptr' 'input_data_0_y_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 923 [1/1] (0.00ns)   --->   "%input_data_1_y_addr_1 = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex4" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 923 'getelementptr' 'input_data_1_y_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_140 : Operation 924 [2/2] (1.23ns)   --->   "%input_data_1_y_load = load i16* %input_data_1_y_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 924 'load' 'input_data_1_y_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_140 : Operation 925 [2/2] (1.23ns)   --->   "%input_data_0_y_load = load i16* %input_data_0_y_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 925 'load' 'input_data_0_y_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 141 <SV = 33> <Delay = 1.59>
ST_141 : Operation 926 [1/2] (1.23ns)   --->   "%input_data_1_x_load = load i16* %input_data_1_x_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 926 'load' 'input_data_1_x_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_141 : Operation 927 [1/2] (1.23ns)   --->   "%input_data_0_x_load = load i16* %input_data_0_x_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 927 'load' 'input_data_0_x_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_141 : Operation 928 [1/1] (0.35ns)   --->   "%input_data_x_gep = select i1 %tmp_58, i16 %input_data_1_x_load, i16 %input_data_0_x_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 928 'select' 'input_data_x_gep' <Predicate = (!exitcond2)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 929 [1/2] (1.23ns)   --->   "%input_data_1_y_load = load i16* %input_data_1_y_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 929 'load' 'input_data_1_y_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_141 : Operation 930 [1/2] (1.23ns)   --->   "%input_data_0_y_load = load i16* %input_data_0_y_addr_1, align 2" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 930 'load' 'input_data_0_y_load' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_141 : Operation 931 [1/1] (0.35ns)   --->   "%input_data_y_gep = select i1 %tmp_58, i16 %input_data_1_y_load, i16 %input_data_0_y_load" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 931 'select' 'input_data_y_gep' <Predicate = (!exitcond2)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 142 <SV = 34> <Delay = 8.75>
ST_142 : Operation 932 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 932 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_142 : Operation 933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 933 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_142 : Operation 934 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_vol_data_O)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 934 'specloopname' 'empty_33' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_142 : Operation 935 [1/1] (0.00ns)   --->   "%vol_data_y_gep = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %input_data_y_gep, i16 %input_data_x_gep)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 935 'bitconcatenate' 'vol_data_y_gep' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_142 : Operation 936 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %vol_data_addr, i32 %vol_data_y_gep, i4 -1)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 936 'write' <Predicate = (!exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 937 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 937 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_142 : Operation 938 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 938 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 143 <SV = 33> <Delay = 8.75>
ST_143 : Operation 939 [5/5] (8.75ns)   --->   "%vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 939 'writeresp' 'vol_data_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 940 [1/1] (0.77ns)   --->   "%y_1 = add i9 %y_mid2, 1" [Ultrascale_integrate_HLS/integrateKernel.cpp:56]   --->   Operation 940 'add' 'y_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 34> <Delay = 8.75>
ST_144 : Operation 941 [4/5] (8.75ns)   --->   "%vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 941 'writeresp' 'vol_data_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 35> <Delay = 8.75>
ST_145 : Operation 942 [3/5] (8.75ns)   --->   "%vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 942 'writeresp' 'vol_data_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 36> <Delay = 8.75>
ST_146 : Operation 943 [2/5] (8.75ns)   --->   "%vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 943 'writeresp' 'vol_data_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 37> <Delay = 8.75>
ST_147 : Operation 944 [1/5] (8.75ns)   --->   "%vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)" [Ultrascale_integrate_HLS/integrateKernel.cpp:116]   --->   Operation 944 'writeresp' 'vol_data_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 945 [1/1] (0.00ns)   --->   "br label %.preheader" [Ultrascale_integrate_HLS/integrateKernel.cpp:56]   --->   Operation 945 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'end_r' [15]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('depth_addr') [29]  (0 ns)
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [65]  (8.75 ns)

 <State 9>: 1.1ns
The critical path consists of the following:
	'phi' operation ('indvar', Ultrascale_integrate_HLS/integrateKernel.cpp:51) with incoming values : ('indvar_next', Ultrascale_integrate_HLS/integrateKernel.cpp:51) [68]  (0 ns)
	'icmp' operation ('exitcond', Ultrascale_integrate_HLS/integrateKernel.cpp:51) [69]  (1.1 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51) [78]  (8.75 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('depth_hls_addr', Ultrascale_integrate_HLS/integrateKernel.cpp:51) [79]  (0 ns)
	'store' operation (Ultrascale_integrate_HLS/integrateKernel.cpp:51) of variable 'depth_addr_read', Ultrascale_integrate_HLS/integrateKernel.cpp:51 on array 'depth_hls', Ultrascale_integrate_HLS/integrateKernel.cpp:40 [80]  (1.24 ns)

 <State 12>: 1.02ns
The critical path consists of the following:
	'add' operation ('tmp_8', Ultrascale_integrate_HLS/integrateKernel.cpp:77) [84]  (1.02 ns)

 <State 13>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', Ultrascale_integrate_HLS/integrateKernel.cpp:77) [85]  (7.89 ns)

 <State 14>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', Ultrascale_integrate_HLS/integrateKernel.cpp:77) [85]  (7.89 ns)

 <State 15>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', Ultrascale_integrate_HLS/integrateKernel.cpp:77) [85]  (7.89 ns)

 <State 16>: 4.88ns
The critical path consists of the following:
	'phi' operation ('z', Ultrascale_integrate_HLS/integrateKernel.cpp:66) with incoming values : ('start') ('tmp_5_mid2_v_v', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [98]  (0 ns)
	'add' operation ('z_s', Ultrascale_integrate_HLS/integrateKernel.cpp:54) [106]  (1.02 ns)
	'select' operation ('tmp_5_mid2_v_v', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [107]  (0.449 ns)
	'mul' operation ('tmp_7', Ultrascale_integrate_HLS/integrateKernel.cpp:58) [113]  (3.42 ns)

 <State 17>: 5.45ns
The critical path consists of the following:
	'add' operation ('tmp', Ultrascale_integrate_HLS/integrateKernel.cpp:58) [114]  (1.02 ns)
	'mul' operation ('T_idx', Ultrascale_integrate_HLS/integrateKernel.cpp:58) [115]  (3.42 ns)
	'add' operation ('vol_data2_sum', Ultrascale_integrate_HLS/integrateKernel.cpp:59) [117]  (1.02 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [120]  (8.75 ns)

 <State 25>: 1.23ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', Ultrascale_integrate_HLS/integrateKernel.cpp:59) [124]  (0.881 ns)
	blocking operation 0.351 ns on control path)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59) [132]  (8.75 ns)

 <State 27>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('input_data_0_x_addr', Ultrascale_integrate_HLS/integrateKernel.cpp:59) [137]  (0 ns)
	'store' operation (Ultrascale_integrate_HLS/integrateKernel.cpp:59) of variable 'tmp_49', Ultrascale_integrate_HLS/integrateKernel.cpp:59 on array 'input_data[0].x', Ultrascale_integrate_HLS/integrateKernel.cpp:42 [141]  (1.24 ns)

 <State 28>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_11', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [162]  (7.89 ns)

 <State 29>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_11', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [162]  (7.89 ns)

 <State 30>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_11', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [162]  (7.89 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [163]  (6.44 ns)

 <State 32>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_17', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [164]  (7.89 ns)

 <State 33>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_17', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [164]  (7.89 ns)

 <State 34>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_17', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [164]  (7.89 ns)

 <State 35>: 7.89ns
The critical path consists of the following:
	'phi' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:61) with incoming values : ('x_1_1', Ultrascale_integrate_HLS/integrateKernel.cpp:61) [168]  (0 ns)
	'or' operation ('x_1_s', Ultrascale_integrate_HLS/integrateKernel.cpp:61) [355]  (0 ns)
	'uitofp' operation ('tmp_14_1', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [357]  (7.89 ns)

 <State 36>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_14', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [177]  (7.89 ns)

 <State 37>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_14', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [177]  (7.89 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [178]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [178]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [178]  (6.44 ns)

 <State 41>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_23', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [191]  (7.89 ns)

 <State 42>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_16_1', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [359]  (8.42 ns)

 <State 43>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [181]  (8.42 ns)

 <State 44>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 45>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 46>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 47>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 48>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 49>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 50>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 51>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:66) [182]  (8.27 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (8.75 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret7', Ultrascale_integrate_HLS/integrateKernel.cpp:66) to 'operator*' [193]  (6.44 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (8.75 ns)

 <State 73>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret5', Ultrascale_integrate_HLS/integrateKernel.cpp:68) to 'operator*' [197]  (6.44 ns)

 <State 74>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 75>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 76>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 77>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 78>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 79>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 80>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 81>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_26', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [204]  (8.27 ns)

 <State 82>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [205]  (6.44 ns)

 <State 83>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [205]  (6.44 ns)

 <State 84>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [205]  (6.44 ns)

 <State 85>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', Ultrascale_integrate_HLS/integrateKernel.cpp:74) [205]  (6.44 ns)

 <State 86>: 8.6ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81) [243]  (0.765 ns)
	'select' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81) [247]  (0.398 ns)
	'lshr' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81) [251]  (0 ns)
	'select' operation ('val.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->Ultrascale_integrate_HLS/integrateKernel.cpp:81) [256]  (1.39 ns)
	'mul' operation ('tmp_36', Ultrascale_integrate_HLS/integrateKernel.cpp:83) [257]  (3.42 ns)
	'add' operation ('idx', Ultrascale_integrate_HLS/integrateKernel.cpp:83) [258]  (1.39 ns)
	'getelementptr' operation ('depth_hls_addr_1', Ultrascale_integrate_HLS/integrateKernel.cpp:88) [260]  (0 ns)
	'load' operation ('depth_hls_load', Ultrascale_integrate_HLS/integrateKernel.cpp:88) on array 'depth_hls', Ultrascale_integrate_HLS/integrateKernel.cpp:40 [261]  (1.24 ns)

 <State 87>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 88>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 89>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 90>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 91>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 92>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 93>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 94>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('r', Ultrascale_integrate_HLS/integrateKernel.cpp:93) [266]  (8.27 ns)

 <State 95>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', /home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [269]  (8.42 ns)

 <State 96>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', /home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [269]  (8.42 ns)

 <State 97>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp42', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [270]  (6.44 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp42', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [270]  (6.44 ns)

 <State 99>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93) [267]  (8.42 ns)

 <State 100>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:83->Ultrascale_integrate_HLS/integrateKernel.cpp:93) [267]  (8.42 ns)

 <State 101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__x', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [271]  (6.44 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__x', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [271]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__x', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [271]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__x', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [271]  (6.44 ns)

 <State 105>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 106>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 107>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 108>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 109>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 110>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 111>: 8.41ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i3', /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->Ultrascale_integrate_HLS/integrateKernel.cpp:94) [272]  (8.41 ns)

 <State 112>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('diff', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [273]  (8.42 ns)

 <State 113>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('diff', Ultrascale_integrate_HLS/integrateKernel.cpp:94) [273]  (8.42 ns)

 <State 114>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('b', Ultrascale_integrate_HLS/integrateKernel.cpp:101) [277]  (8.27 ns)

 <State 115>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('b', Ultrascale_integrate_HLS/integrateKernel.cpp:101) [277]  (8.27 ns)

 <State 116>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('b', Ultrascale_integrate_HLS/integrateKernel.cpp:101) [277]  (8.27 ns)

 <State 117>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('b', Ultrascale_integrate_HLS/integrateKernel.cpp:101) [277]  (8.27 ns)

 <State 118>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('b', Ultrascale_integrate_HLS/integrateKernel.cpp:101) [277]  (8.27 ns)

 <State 119>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp43', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [290]  (8.42 ns)

 <State 120>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp43', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [290]  (8.42 ns)

 <State 121>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_43', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [291]  (8.42 ns)

 <State 122>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_43', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [291]  (8.42 ns)

 <State 123>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [292]  (6.44 ns)

 <State 124>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [292]  (6.44 ns)

 <State 125>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [292]  (6.44 ns)

 <State 126>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [292]  (6.44 ns)

 <State 127>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 128>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 129>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 130>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 131>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 132>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 133>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 134>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('f', Ultrascale_integrate_HLS/integrateKernel.cpp:105) [294]  (8.27 ns)

 <State 135>: 7.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_i_i', /home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105) [295]  (3.48 ns)
	'select' operation ('b', /home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:44->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105) [296]  (0.449 ns)
	'fcmp' operation ('tmp_i1_i', /home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:48->/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973->Ultrascale_integrate_HLS/integrateKernel.cpp:105) [297]  (3.48 ns)

 <State 136>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_op', Ultrascale_integrate_HLS/integrateKernel.cpp:109) [300]  (8.42 ns)

 <State 137>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_op', Ultrascale_integrate_HLS/integrateKernel.cpp:109) [300]  (8.42 ns)

 <State 138>: 5.45ns
The critical path consists of the following:
	'select' operation ('val', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [302]  (0.449 ns)
	'add' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [309]  (0.765 ns)
	'select' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [313]  (0.398 ns)
	'lshr' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [317]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [322]  (1.39 ns)
	'sub' operation ('result.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [323]  (0.853 ns)
	'select' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109) [324]  (0.357 ns)
	'store' operation (Ultrascale_integrate_HLS/integrateKernel.cpp:109) of variable '__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->Ultrascale_integrate_HLS/integrateKernel.cpp:109 on array 'input_data[0].x', Ultrascale_integrate_HLS/integrateKernel.cpp:42 [348]  (1.24 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	bus request on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [525]  (8.75 ns)

 <State 140>: 1.24ns
The critical path consists of the following:
	'phi' operation ('indvar3', Ultrascale_integrate_HLS/integrateKernel.cpp:116) with incoming values : ('indvar_next2', Ultrascale_integrate_HLS/integrateKernel.cpp:116) [528]  (0 ns)
	'getelementptr' operation ('input_data_1_x_addr_1', Ultrascale_integrate_HLS/integrateKernel.cpp:116) [541]  (0 ns)
	'load' operation ('input_data_1_x_load', Ultrascale_integrate_HLS/integrateKernel.cpp:116) on array 'input_data[1].x', Ultrascale_integrate_HLS/integrateKernel.cpp:42 [542]  (1.24 ns)

 <State 141>: 1.59ns
The critical path consists of the following:
	'load' operation ('input_data_1_x_load', Ultrascale_integrate_HLS/integrateKernel.cpp:116) on array 'input_data[1].x', Ultrascale_integrate_HLS/integrateKernel.cpp:42 [542]  (1.24 ns)
	'select' operation ('input_data_x_gep', Ultrascale_integrate_HLS/integrateKernel.cpp:116) [544]  (0.357 ns)

 <State 142>: 8.75ns
The critical path consists of the following:
	bus write on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [551]  (8.75 ns)

 <State 143>: 8.75ns
The critical path consists of the following:
	bus access on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [555]  (8.75 ns)

 <State 144>: 8.75ns
The critical path consists of the following:
	bus access on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [555]  (8.75 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	bus access on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [555]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	bus access on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [555]  (8.75 ns)

 <State 147>: 8.75ns
The critical path consists of the following:
	bus access on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116) [555]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
