<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- Copyright (C) 1988-2014 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<!-- Created by GNU Texinfo 5.2, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using the GNU Compiler Collection (GCC): ARM ACLE Intrinsics</title>

<meta name="description" content="Using the GNU Compiler Collection (GCC): ARM ACLE Intrinsics">
<meta name="keywords" content="Using the GNU Compiler Collection (GCC): ARM ACLE Intrinsics">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="Option-Index.html#Option-Index" rel="index" title="Option Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Target-Builtins.html#Target-Builtins" rel="up" title="Target Builtins">
<link href="ARM-Floating-Point-Status-and-Control-Intrinsics.html#ARM-Floating-Point-Status-and-Control-Intrinsics" rel="next" title="ARM Floating Point Status and Control Intrinsics">
<link href="ARM-NEON-Intrinsics.html#ARM-NEON-Intrinsics" rel="prev" title="ARM NEON Intrinsics">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
<a name="ARM-ACLE-Intrinsics"></a>
<div class="header">
<p>
Next: <a href="ARM-Floating-Point-Status-and-Control-Intrinsics.html#ARM-Floating-Point-Status-and-Control-Intrinsics" accesskey="n" rel="next">ARM Floating Point Status and Control Intrinsics</a>, Previous: <a href="ARM-NEON-Intrinsics.html#ARM-NEON-Intrinsics" accesskey="p" rel="prev">ARM NEON Intrinsics</a>, Up: <a href="Target-Builtins.html#Target-Builtins" accesskey="u" rel="up">Target Builtins</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="ARM-ACLE-Intrinsics-1"></a>
<h4 class="subsection">6.57.9 ARM ACLE Intrinsics</h4>


<a name="CRC32-intrinsics-1"></a>
<h4 class="subsubsection">6.57.9.1 CRC32 intrinsics</h4>

<p>These intrinsics are available when the CRC32 architecture extension is
specified, e.g. when the <samp>-march=armv8-a+crc</samp> switch is used, or when
the target processor specified with <samp>-mcpu</samp> supports it.
</p>
<ul>
<li> uint32_t __crc32b (uint32_t, uint8_t)
<br><em>Form of expected instruction(s):</em> <code>crc32b <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32h (uint32_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>crc32h <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32w (uint32_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>crc32w <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32d (uint32_t, uint64_t)
<br><em>Form of expected instruction(s):</em> Two <code>crc32w <var>r0</var>, <var>r0</var>, <var>r0</var></code>
instructions.
</li></ul>

<ul>
<li> uint32_t __crc32cb (uint32_t, uint8_t)
<br><em>Form of expected instruction(s):</em> <code>crc32cb <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32ch (uint32_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>crc32ch <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32cw (uint32_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>crc32cw <var>r0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint32_t __crc32cd (uint32_t, uint64_t)
<br><em>Form of expected instruction(s):</em> Two <code>crc32cw <var>r0</var>, <var>r0</var>, <var>r0</var></code>
instructions.
</li></ul>




</body>
</html>
