Source Block: hdl/library/util_wfifo/util_wfifo.v@126:136@HdlIdDef
  reg                             fifo_rst_p = 'd0;
  reg                             fifo_rstn = 'd0;

  // internal signals

  wire                            dma_wready_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;

  // adc overflow

  always @(posedge adc_clk) begin

Diff Content:
- 131   wire                            dma_wready_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_wfifo/util_wfifo.v@127:137
  reg                             fifo_rstn = 'd0;

  // internal signals

  wire                            dma_wready_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;

  // adc overflow

  always @(posedge adc_clk) begin
    if (adc_rst == 1'b1) begin

