
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     exp3_impl1.ngd -o exp3_impl1_map.ncd -pr exp3_impl1.prf -mp exp3_impl1.mrp
     -lpf //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1/exp3_i
     mpl1.lpf -lpf
     //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/exp3.lpf -c 0
     -gui -msgset
     //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/09/19  01:28:06

Design Summary
--------------

   Number of registers:     72 out of  4635 (2%)
      PFU registers:           72 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        91 out of  2160 (4%)
      SLICEs as Logic/ROM:     91 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         23 out of  2160 (1%)
   Number of LUT4s:        181 out of  4320 (4%)
      Number used as logic LUTs:        135
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 105 (30%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net s_clk: 27 loads, 27 rising, 0 falling (Driver: u1/s_clk_24 )

                                    Page 1




Design:  main                                          Date:  05/09/19  01:28:06

Design Summary (cont)
---------------------
     Net clk_in_c: 16 loads, 16 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  5
     Net u2/s_clk_enable_8: 3 loads, 3 LSLICEs
     Net u2/s_clk_enable_18: 9 loads, 9 LSLICEs
     Net s_button2: 1 loads, 1 LSLICEs
     Net u1/clk_cnt1_17__N_61: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_1: 1 loads, 1 LSLICEs
   Number of LSRs:  7
     Net u2/n112: 9 loads, 9 LSLICEs
     Net u2/n445: 1 loads, 1 LSLICEs
     Net u2/n731: 2 loads, 2 LSLICEs
     Net u2/n2791: 8 loads, 8 LSLICEs
     Net u2/n2795: 1 loads, 1 LSLICEs
     Net u1/clk_cnt1_17__N_61: 10 loads, 10 LSLICEs
     Net u1/s_clk_N_87: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u2/n2482: 36 loads
     Net u2/n2794: 35 loads
     Net u2/n2783: 26 loads
     Net u2/n2788: 21 loads
     Net u2/n3: 20 loads
     Net u2/n2769: 17 loads
     Net u2/n2771: 17 loads
     Net u2/n2776: 17 loads
     Net u2/n2782: 17 loads
     Net u2/n2784: 16 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led1[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led2[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button2             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| button1             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |

                                    Page 2




Design:  main                                          Date:  05/09/19  01:28:06

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| seg2[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg2[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg1[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led2[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led2[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led1[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led1[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i5 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal s_clk_enable_19 was merged into signal s_button2
Signal VCC_net undriven or does not drive anything - clipped.
Signal u1/clk_cnt2_227_228_add_4_7/CO undriven or does not drive anything -
     clipped.
Signal u1/clk_cnt1_226_add_4_19/S1 undriven or does not drive anything -

                                    Page 3




Design:  main                                          Date:  05/09/19  01:28:06

Removed logic (cont)
--------------------
     clipped.
Signal u1/clk_cnt1_226_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal u1/clk_cnt2_227_228_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u1/clk_cnt2_227_228_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u1/clk_cnt1_226_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal u1/clk_cnt1_226_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal u2/clk_cnt1_229_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal u2/clk_cnt1_229_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal u2/clk_cnt1_229_add_4_17/CO undriven or does not drive anything -
     clipped.
Block u1/i678_1_lut was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        

























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
