Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 21:16:33 2025
| Host         : Jaskin-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wordle_Matcher_HDL_control_sets_placed.rpt
| Design       : Wordle_Matcher_HDL
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            9 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              11 |            6 |
| Yes          | Yes                   | No                     |             257 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                             Enable Signal                             |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_wready            | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0 |                                                                                   |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0 |                                                                                   |                2 |              4 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0   | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]            | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]            | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]            | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]             | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0  | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                       | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              9 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/enable                | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/rst                               |                6 |             11 |         1.83 |
|  s00_axi_aclk_IBUF_BUFG |                                                                       | Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst/rst                               |                9 |             15 |         1.67 |
+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


