# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/VGA_framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/line_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/counter_32b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/counter_32b.sv 
# -- Compiling module counter_32b
# -- Compiling module counter_32b_testbench
# 
# Top level modules:
# 	counter_32b_testbench
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/fill_space.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/fill_space.sv 
# -- Compiling module fill_space
# -- Compiling module fill_space_testbench
# 
# Top level modules:
# 	fill_space_testbench
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/animator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/animator.sv 
# -- Compiling module animator
# -- Compiling module animator_testbench
# 
# Top level modules:
# 	animator_testbench
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab3 {C:/Users/there/OneDrive - UW/CSE 371/lab3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:42 on Feb 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab3" C:/Users/there/OneDrive - UW/CSE 371/lab3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:10:42 on Feb 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 23:11:41 on Feb 02,2023
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.animator
# Loading work.counter_32b
# Loading work.fill_space
add wave -position end  sim:/DE1_SoC_testbench/clk
add wave -position 0  sim:/DE1_SoC_testbench/SW[2]
add wave -position 1  sim:/DE1_SoC_testbench/SW[1]
add wave -position 2  sim:/DE1_SoC_testbench/SW[0]
add wave -position 0  sim:/DE1_SoC_testbench/SW[8]
add wave -position 1  sim:/DE1_SoC_testbench/SW[7]
add wave -position 0  sim:/DE1_SoC_testbench/dut/x
add wave -position 1  sim:/DE1_SoC_testbench/dut/y
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/lab3/DE1_SoC.sv(287)
#    Time: 21150 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/there/OneDrive - UW/CSE 371/lab3/DE1_SoC.sv line 287
# End time: 23:33:50 on Feb 02,2023, Elapsed time: 0:22:09
# Errors: 0, Warnings: 0
