library ieee;
use ieee.std_logic_1164.all;
--8bit ALU
entity ALU_8bit is 
port(A,B : in STD_LOGIC_VECTOR(7 downto 0); -- two input 8bit vectors
Sel,Cin : in STD_LOGIC; --Sel for selection operation, 0 for add, 1 for subtract
Result :Out STD_LOGIC_VECTOR(7 downto 0);--result 8bit vector
Cout : Out STD_LOGIC;  --carryout
)
end ALU_8bit;

architecture struct of ALU_8bit is
signal B_not :STD_LOGIC_VECTOR(7 downto 0);
component fullAdder8_bit is
port(
	A,B  : in STD_LOGIC_VECTOR(7 downto 0);
	Cin  : in STD_LOGIC;
	Sum  : out STD_LOGIC_VECTOR(7 downto 0);
	Cout : out STD_LOGIC
	);
end component;

component MUX2_8bit is
	PORT(
		d0,d1	  : IN	STD_LOGIC_VECTOR (7 downto 0);
		s		  : IN	STD_LOGIC;
		o_Value : OUT	STD_LOGIC_VECTOR(7 downto 0)
		);
end component;

begin;
B_not <= B XOR 1;

end architecture struct;