I 000050 55 5472          1525811540100 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525811540100 2018.05.08 23:32:20)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(8)(5)(9)(6)(7)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000053 55 1688          1525811546102 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525811546101 2018.05.08 23:32:26)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000048 55 5740          1525811549474 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525811549474 2018.05.08 23:32:29)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(3)(0))(_read(7)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525811552951 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525811552951 2018.05.08 23:32:32)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000048 55 5932          1525813895099 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525813895098 2018.05.09 00:11:35)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(0)(3))(_read(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 3 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525813897233 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525813897233 2018.05.09 00:11:37)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000048 55 5932          1525814232606 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525814232606 2018.05.09 00:17:12)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(7)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525814234821 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525814234820 2018.05.09 00:17:14)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5496          1525814462345 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525814462344 2018.05.09 00:21:02)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(6)(5)(7)(8)(9)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525814465943 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525814465943 2018.05.09 00:21:05)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(0)(3))(_read(7)(6)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525814468340 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525814468340 2018.05.09 00:21:08)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5472          1525815063615 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525815063615 2018.05.09 00:31:03)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(5)(7)(8)(9)(6)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525815066149 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525815066149 2018.05.09 00:31:06)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(7)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525815068760 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525815068759 2018.05.09 00:31:08)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5532          1525815573544 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525815573544 2018.05.09 00:39:33)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~21}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 21))))))
    (_signal (_internal count ~std_logic_vector{0~to~21}~13 0 24 (_architecture (_uni (_string \"0000000000000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(9)(7)(4)(8)(5)(6))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525815579058 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525815579059 2018.05.09 00:39:39)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(0)(3))(_read(7)(6)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525815581397 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525815581397 2018.05.09 00:39:41)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5476          1525815774736 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525815774735 2018.05.09 00:42:54)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(9)(4)(7)(8)(6)(5))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000050 55 5490          1525815801685 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525815801684 2018.05.09 00:43:21)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal count ~std_logic_vector{0~to~15}~13 0 24 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(4)(5)(6))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525815806041 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525815806041 2018.05.09 00:43:26)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(3)(0))(_read(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525815808462 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525815808462 2018.05.09 00:43:28)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5476          1525815915861 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525815915860 2018.05.09 00:45:15)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(4)(7)(8)(9)(6)(5))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525815917856 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525815917856 2018.05.09 00:45:17)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525815919818 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525815919818 2018.05.09 00:45:19)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5472          1525816165406 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525816165405 2018.05.09 00:49:25)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(5)(6)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525816170724 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525816170724 2018.05.09 00:49:30)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(3)(0))(_read(7)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525816172712 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525816172712 2018.05.09 00:49:32)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525816174824 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525816174824 2018.05.09 00:49:34)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5479          1525816740439 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525816740440 2018.05.09 00:59:00)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~14}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 14))))))
    (_signal (_internal count ~std_logic_vector{0~to~14}~13 0 24 (_architecture (_uni (_string \"000000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(4)(7)(8)(9)(5)(6))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525816742418 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525816742418 2018.05.09 00:59:02)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(7)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525816744582 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525816744582 2018.05.09 00:59:04)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5493          1525816867193 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525816867192 2018.05.09 01:01:07)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~16}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 16))))))
    (_signal (_internal count ~std_logic_vector{0~to~16}~13 0 24 (_architecture (_uni (_string \"00000000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(6)(8)(9)(5)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525816869431 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525816869431 2018.05.09 01:01:09)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(3)(0))(_read(7)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525816871218 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525816871217 2018.05.09 01:01:11)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5521          1525816999123 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525816999123 2018.05.09 01:03:19)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~20}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 20))))))
    (_signal (_internal count ~std_logic_vector{0~to~20}~13 0 24 (_architecture (_uni (_string \"000000000000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(8)(9)(7)(4)(6)(5))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525817002980 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525817002980 2018.05.09 01:03:22)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(3)(0))(_read(7)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525817004871 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525817004871 2018.05.09 01:03:24)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5472          1525817517920 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525817517920 2018.05.09 01:11:57)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(5)(6)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525817519799 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525817519798 2018.05.09 01:11:59)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(0)(3))(_read(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525817523078 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525817523077 2018.05.09 01:12:03)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525817525254 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525817525253 2018.05.09 01:12:05)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000053 55 1688          1525817678220 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525817678220 2018.05.09 01:14:38)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{20~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20{20~downto~19}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 19))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_20_19))))(_target(1))(_sensitivity(2(d_20_19))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000050 55 5472          1525817682400 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525817682400 2018.05.09 01:14:42)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(4)(6)(5))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525817682456 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525817682456 2018.05.09 01:14:42)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(10)(0)(3))(_read(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525817682517 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525817682516 2018.05.09 01:14:42)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{20~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20{20~downto~19}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 19))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_20_19))))(_target(1))(_sensitivity(2(d_20_19))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525817682565 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525817682564 2018.05.09 01:14:42)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000053 55 1688          1525817798019 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525817798019 2018.05.09 01:16:38)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000050 55 5472          1525817801217 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525817801217 2018.05.09 01:16:41)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(4)(6)(5))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525817801264 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525817801264 2018.05.09 01:16:41)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(7)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525817801303 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525817801302 2018.05.09 01:16:41)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525817801341 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525817801340 2018.05.09 01:16:41)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5472          1525869180833 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525869180832 2018.05.09 15:33:00)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(8)(9)(5)(6)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000053 55 1688          1525869184558 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869184558 2018.05.09 15:33:04)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000053 55 1688          1525869192129 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869192128 2018.05.09 15:33:12)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000048 55 5932          1525869194162 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525869194161 2018.05.09 15:33:14)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(3)(0))(_read(7)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000051 55 7144          1525869195885 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525869195885 2018.05.09 15:33:15)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000048 55 5932          1525869441815 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525869441815 2018.05.09 15:37:21)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(8))(_sensitivity(10)(0)(3))(_read(6)(7)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525869442186 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869442186 2018.05.09 15:37:22)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525869442326 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525869442325 2018.05.09 15:37:22)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5508          1525869456609 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525869456608 2018.05.09 15:37:36)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(5)(9)(6)(7)(8)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525869456745 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525869456745 2018.05.09 15:37:36)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(0)(3)(10))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525869457015 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869457014 2018.05.09 15:37:37)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525869457129 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525869457128 2018.05.09 15:37:37)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5508          1525869663534 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525869663534 2018.05.09 15:41:03)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(5)(8)(6)(9)(7)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000050 55 5508          1525869667217 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525869667217 2018.05.09 15:41:07)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(8)(9)(6)(5)(7)(4))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525869667307 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525869667306 2018.05.09 15:41:07)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(0)(3)(10))(_read(4)(7)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525869667392 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869667391 2018.05.09 15:41:07)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525869667441 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525869667440 2018.05.09 15:41:07)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 5532          1525869899820 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 20 ))
  (_version v33)
  (_time 1525869899820 2018.05.09 15:44:59)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811540046)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~128 0 15 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 24 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~1310 0 37 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift ~std_logic_vector{7~downto~0}~13 0 59 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift0 ~std_logic_vector{7~downto~0}~1312 0 60 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift1 ~std_logic_vector{7~downto~0}~1314 0 61 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift2 ~std_logic_vector{7~downto~0}~1316 0 62 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal shift3 ~std_logic_vector{7~downto~0}~1318 0 63 (_process 3 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(10(1))(10(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__36(_architecture 1 0 36 (_process (_simple)(_target(11))(_sensitivity(10(0)))(_read(10(1))))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(13))(_sensitivity(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(0))))))
      (line__58(_architecture 3 0 58 (_process (_simple)(_target(12)(7)(4)(8)(9)(5)(6))(_sensitivity(0))(_read(10(0))(11(d_7_0))(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (10(0))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5932          1525869899918 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 18 ))
  (_version v33)
  (_time 1525869899918 2018.05.09 15:44:59)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811548698)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~126 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~128 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1210 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~1312 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~13 0 30 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1314 0 31 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1316 0 32 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1318 0 33 (_process 0 )))
    (_process
      (PROCES(_architecture 0 0 29 (_process (_simple)(_target(8)(9(3))(9(2))(9(1))(9(0)))(_sensitivity(0)(3)(10))(_read(4)(7)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 1 -1
  )
)
I 000053 55 1688          1525869899981 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525869899980 2018.05.09 15:44:59)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 7144          1525869900029 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525869900028 2018.05.09 15:45:00)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal COD_TASTA0 ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_out ))))
        (_port (_internal COD_TASTA1 ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
        (_port (_internal COD_TASTA2 ~std_logic_vector{7~downto~0}~1310 0 33 (_entity (_out ))))
        (_port (_internal COD_TASTA3 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal IESIRE_BITI ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal IESIRE_BITI2 ~std_logic_vector{7~downto~0}~1320 0 45 (_entity (_in ))))
        (_port (_internal IESIRE_BITI3 ~std_logic_vector{7~downto~0}~1322 0 46 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1324 0 47 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation preluare_cod 0 52 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp))
      ((COD_TASTA0)(temp0))
      ((COD_TASTA1)(temp1))
      ((COD_TASTA2)(temp2))
      ((COD_TASTA3)(temp3))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 53 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI)(temp))
      ((IESIRE_BITI0)(temp0))
      ((IESIRE_BITI1)(temp1))
      ((IESIRE_BITI2)(temp2))
      ((IESIRE_BITI3)(temp3))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp0 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal temp1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal temp2 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal temp3 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_alias((test)(temp0)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_unity 1 -1
  )
)
I 000050 55 4087          1525872066130 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525872066129 2018.05.09 16:21:06)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3)(4))(_sensitivity(7(0)))(_read(7(1))))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((VERIFICARE_PARITATE)(_string \"1"\)))(_target(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (7(0))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 3 -1
  )
)
I 000050 55 4090          1525872285186 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525872285185 2018.05.09 16:24:45)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(2)(1)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(4)(5)(3))(_sensitivity(7(0)))(_read(7(1))))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((VERIFICARE_PARITATE)(_string \"1"\)))(_target(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (7(0))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 3 -1
  )
)
I 000048 55 5262          1525873344493 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525873344492 2018.05.09 16:42:24)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873302351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)))))
      (PROCES(_architecture 1 0 63 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000051 55 5313          1525873355552 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525873355551 2018.05.09 16:42:35)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_tastatura)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5367          1525873406731 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525873406730 2018.05.09 16:43:26)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_tastatura)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5256          1525873640466 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525873640465 2018.05.09 16:47:20)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)))))
      (PROCES(_architecture 1 0 63 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000051 55 5355          1525873680202 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525873680202 2018.05.09 16:48:00)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5262          1525877788131 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525877788131 2018.05.09 17:56:28)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)(1)(2)))))
      (PROCES(_architecture 1 0 61 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000050 55 4067          1525877790139 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525877790139 2018.05.09 17:56:30)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__33(_architecture 0 0 33 (_process (_simple)(_target(5)(3)(4))(_sensitivity(7(0)))(_read(1)(2)))))
      (line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((VERIFICARE_PARITATE)(_string \"1"\)))(_target(10)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((PARITATE_CORECTA)(_string \"1"\)))(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 3 -1
  )
)
I 000051 55 5355          1525877792048 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525877792047 2018.05.09 17:56:32)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5262          1525878028407 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525878028407 2018.05.09 18:00:28)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)(1)(2)))))
      (PROCES(_architecture 1 0 63 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000050 55 4187          1525878484651 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525878484651 2018.05.09 18:08:04)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3)(4)(5))(_sensitivity(7(0)))(_read(1)(2)))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((VERIFICARE_PARITATE)(_string \"1"\)))(_target(10)))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((PARITATE_CORECTA)(_string \"1"\)))(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000051 55 5355          1525878489509 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525878489509 2018.05.09 18:08:09)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5406          1525881036939 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525881036939 2018.05.09 18:50:36)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(2)(3)(1)))))
      (PROCES(_architecture 1 0 70 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 2 2 2 3 3 2 )
    (3 3 2 2 3 2 3 3 )
    (3 3 2 2 2 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000048 55 5454          1525881059462 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525881059462 2018.05.09 18:50:59)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(1)(2)(3)))))
      (PROCES(_architecture 1 0 70 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(8)(12)(0))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 2 2 2 3 3 2 )
    (3 3 2 2 3 2 3 3 )
    (3 3 2 2 2 3 3 3 )
    (2 3 2 2 2 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000050 55 4222          1525881062649 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525881062648 2018.05.09 18:51:02)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(5)(3)(4))(_sensitivity(7(0)))(_read(1)(2)))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(10))(_sensitivity(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(0))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((PARITATE_CORECTA)(_string \"1"\)))(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5454          1525881062736 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525881062735 2018.05.09 18:51:02)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(3)(2)(1)(4)))))
      (PROCES(_architecture 1 0 70 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0)(8)(12))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (3 3 2 2 2 3 3 2 )
    (3 3 2 2 3 2 3 3 )
    (3 3 2 2 2 3 3 3 )
    (2 3 2 2 2 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000053 55 1688          1525881062796 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525881062795 2018.05.09 18:51:02)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000051 55 5355          1525881062857 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525881062857 2018.05.09 18:51:02)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 4222          1525881467466 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525881467466 2018.05.09 18:57:47)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(5)(3)(4))(_sensitivity(7(0)))(_read(1)(2)))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(10))(_sensitivity(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(0))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((PARITATE_CORECTA)(_string \"1"\)))(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000050 55 4222          1525881473974 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1525881473974 2018.05.09 18:57:53)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525872066008)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 13))))))
    (_signal (_internal count ~std_logic_vector{0~to~13}~13 0 21 (_architecture (_uni (_string \"00000000000000"\)))))
    (_signal (_internal VERIFICARE_PARITATE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 34 (_process 1 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~std_logic_vector{10~downto~0}~134 0 35 (_process 1 (_string \"11111111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~std_logic_vector{7~downto~0}~13 0 36 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~std_logic_vector{7~downto~0}~136 0 37 (_process 1 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{10{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(7(1))(7(0)))(_sensitivity(0))(_read(1)(2)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3)(4)(5))(_sensitivity(7(0)))(_read(1)(2)))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(10))(_sensitivity(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(0))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((PARITATE_CORECTA)(_string \"1"\)))(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . arch_bist 4 -1
  )
)
I 000048 55 5454          1525881474041 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1525881474041 2018.05.09 18:57:54)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525873640351)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~136 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod0 ~std_logic_vector{7~downto~0}~138 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~1310 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~1312 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1314 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1316 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)(2)(1)))))
      (PROCES(_architecture 1 0 70 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0)(8)(12))(_read(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 2 2 )
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 3 3 3 2 )
    (2 2 3 3 2 3 3 2 )
    (2 2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 3 2 )
    (2 3 2 2 2 3 3 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 )
    (3 2 2 2 2 3 3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000053 55 1688          1525881474105 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1525881474104 2018.05.09 18:57:54)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{15~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_15_14))))(_target(1))(_sensitivity(2(d_15_14))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
V 000051 55 5355          1525881474186 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1525881474185 2018.05.09 18:57:54)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811552134)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~std_logic_vector{7~downto~0}~138 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~1312 0 37 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 43 (_component bistSIreg )
    (_port
      ((CLK)(CLK_placuta))
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 44 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 3356          1526243658944 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1526243658944 2018.05.13 23:34:18)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526243658832)
    (_use )
  )
  (_object
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 33 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~BIT_VECTOR{10~downto~0}~13 0 34 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~BIT_VECTOR{7~downto~0}~13 0 35 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~BIT_VECTOR{7~downto~0}~135 0 36 (_process 0 (_string \"11111111"\))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2)(3)(5)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_bist 1 -1
  )
)
I 000050 55 3356          1526649858862 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1526649858861 2018.05.18 16:24:18)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526243658832)
    (_use )
  )
  (_object
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(5)(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_bist 1 -1
  )
)
I 000048 55 6229          1526649859437 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1526649859437 2018.05.18 16:24:19)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526649859336)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~BIT_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~BIT_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~135 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~137 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~139 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1311 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1313 0 34 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(3)(1)(4)(2)))))
      (PROCES(_architecture 1 0 83 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
I 000053 55 1688          1526649859655 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1526649859655 2018.05.18 16:24:19)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{16~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{16~downto~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 15))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_16_15))))(_target(1))(_sensitivity(2(d_16_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000050 55 3356          1526649904546 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1526649904546 2018.05.18 16:25:04)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526243658832)
    (_use )
  )
  (_object
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(3)(5)(2)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_bist 1 -1
  )
)
I 000048 55 6229          1526649904674 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 16 ))
  (_version v33)
  (_time 1526649904675 2018.05.18 16:25:04)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526649859336)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 28 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~BIT_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~BIT_VECTOR{7~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~135 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~137 0 31 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~139 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1311 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1313 0 34 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 30 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(3)(2)(1)(4)))))
      (PROCES(_architecture 1 0 83 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
V 000053 55 1688          1526649904830 Arch_Div_SEG
(_unit VHDL (divizor_seg 0 6 (arch_div_seg 0 11 ))
  (_version v33)
  (_time 1526649904830 2018.05.18 16:25:04)
  (_source (\./src/Divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525811545601)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{16~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{16~downto~15}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 15))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_16_15))))(_target(1))(_sensitivity(2(d_16_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000050 55 3356          1526649957920 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1526649957920 2018.05.18 16:25:57)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526243658832)
    (_use )
  )
  (_object
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_bist 1 -1
  )
)
V 000050 55 3343          1526650090077 arch_bist
(_unit VHDL (bistsireg 0 7 (arch_bist 0 17 ))
  (_version v33)
  (_time 1526650090077 2018.05.18 16:28:10)
  (_source (\./src/Bist+Reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526243658832)
    (_use )
  )
  (_object
    (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Bistabil_trecere ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal RECEPTIE_BITI_DATE ~std_logic_vector{10~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal count ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal RECEPTIE_BITI ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_prev ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal temp_actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(5)(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_bist 1 -1
  )
)
V 000048 55 6218          1526650092468 ARH_SEG
(_unit VHDL (afisare 0 6 (arh_seg 0 17 ))
  (_version v33)
  (_time 1526650092468 2018.05.18 16:28:12)
  (_source (\./src/Afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526650092433)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 29 (_component Divizor_SEG )
    (_port
      ((Clock)(Clock_placuta))
      ((Clock_Divizat)(Clock_Divizat))
    )
    (_use (_entity . divizor_seg)
    )
  )
  (_object
    (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal PARITATE ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI0 ~BIT_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_BITI1 ~BIT_VECTOR{7~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal CLK_ps2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~135 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod1 ~std_logic_vector{7~downto~0}~137 0 32 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod2 ~std_logic_vector{7~downto~0}~139 0 33 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod3 ~std_logic_vector{7~downto~0}~1311 0 34 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal cod_trebuinta ~std_logic_vector{7~downto~0}~1313 0 35 (_process 0 (_string \"11111111"\))))
    (_process
      (alt_proc(_architecture 0 0 31 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(3)(2)(1)))))
      (PROCES(_architecture 1 0 84 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . ARH_SEG 2 -1
  )
)
V 000051 55 5182          1526650114340 arch_unity
(_unit VHDL (legare_totala 0 7 (arch_unity 0 16 ))
  (_version v33)
  (_time 1526650114339 2018.05.18 16:28:34)
  (_source (\./src/Unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526649966309)
    (_use )
  )
  (_component
    (bistSIreg
      (_object
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal COD_TASTA_ACTUAL ~BIT_VECTOR{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal COD_TASTA_PREV ~BIT_VECTOR{7~downto~0}~136 0 27 (_entity (_out ))))
        (_port (_internal DATE_RECEPTIONATE ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal PARITATE_CORECTA ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
    (Afisare
      (_object
        (_port (_internal Clock_placuta ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal paritate ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal IESIRE_BITI0 ~BIT_VECTOR{7~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal IESIRE_BITI1 ~BIT_VECTOR{7~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal IESIRE_TOTALA ~std_logic_vector{7~downto~0}~13 0 38 (_entity (_out ))))
        (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_out ))))
        (_port (_internal CLK_PS2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
      )
    )
  )
  (_instantiation preluare_cod 0 45 (_component bistSIreg )
    (_port
      ((CLK_PS2)(CLK_tastatura))
      ((D)(biti_tastatura))
      ((COD_TASTA_ACTUAL)(temp_make))
      ((COD_TASTA_PREV)(temp_break))
      ((DATE_RECEPTIONATE)(receptie_date))
      ((PARITATE_CORECTA)(paritate))
    )
    (_use (_entity . bistsireg)
    )
  )
  (_instantiation afisare_placuta 0 46 (_component Afisare )
    (_port
      ((Clock_placuta)(CLK_placuta))
      ((STARE)(receptie_date))
      ((paritate)(paritate))
      ((IESIRE_BITI0)(temp_make))
      ((IESIRE_BITI1)(temp_break))
      ((IESIRE_TOTALA)(catod_iesire))
      ((anod_iesire)(anod_iesire))
      ((CLK_PS2)(CLK_tastatura))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal biti_tastatura ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_port (_internal CLK_tastatura ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK_placuta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod_iesire ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod_iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal test ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal temp_break ~BIT_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal temp_make ~BIT_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal paritate ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal receptie_date ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~134 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~136 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~138 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~1310 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
