

================================================================
== Vitis HLS Report for 'llama_layer'
================================================================
* Date:           Thu Oct  2 22:23:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                                   |                                       |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                      Instance                     |                 Module                |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390   |llama_layer_Pipeline_VITIS_LOOP_100_1  |       770|       770|   3.080 us|   3.080 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429    |llama_layer_Pipeline_VITIS_LOOP_19_1   |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466   |llama_layer_Pipeline_VITIS_LOOP_19_13  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503    |llama_layer_Pipeline_VITIS_LOOP_27_2   |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575   |llama_layer_Pipeline_VITIS_LOOP_124_2  |       771|       771|   3.084 us|   3.084 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_1_fu_643                           |kernel_mhsa_1                          |         ?|         ?|          ?|          ?|         ?|         ?|                                        dataflow|
        |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725   |llama_layer_Pipeline_VITIS_LOOP_132_3  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780   |llama_layer_Pipeline_VITIS_LOOP_19_11  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801   |llama_layer_Pipeline_VITIS_LOOP_27_22  |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FFN_1_fu_841                                   |FFN_1                                  |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241427|  21241427|                                        dataflow|
        |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898   |llama_layer_Pipeline_VITIS_LOOP_144_4  |       772|       772|   3.088 us|   3.088 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982   |llama_layer_Pipeline_VITIS_LOOP_150_5  |       770|       770|   3.080 us|   3.080 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021  |llama_layer_Pipeline_VITIS_LOOP_27_24  |       774|       774|   3.096 us|   3.096 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_1_fu_1093                               |matmul_1                               |    590629|    590629|   2.363 ms|   2.363 ms|    590604|    590604|                                        dataflow|
        +---------------------------------------------------+---------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER_LOOP  |        ?|        ?|         ?|          -|          -|    12|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      981|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      279|     96|    52411|    76924|    11|
|Memory               |       32|      -|      512|     1552|     0|
|Multiplexer          |        -|      -|        0|     4680|     -|
|Register             |        -|      -|     1647|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      311|     96|    54570|    84137|    11|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       12|      2|        3|        9|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        4|     ~0|        1|        3|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |grp_FFN_1_fu_841                                   |FFN_1                                  |        0|   9|   2931|   5461|    3|
    |control_r_s_axi_U                                  |control_r_s_axi                        |        0|   0|    380|    680|    0|
    |control_s_axi_U                                    |control_s_axi                          |        0|   0|     74|    104|    0|
    |fadd_32ns_32ns_32_1_primitive_dsp_1_U1778          |fadd_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fdiv_32ns_32ns_32_11_no_dsp_1_U1779                |fdiv_32ns_32ns_32_11_no_dsp_1          |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U1781          |fmul_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U1782          |fmul_32ns_32ns_32_1_primitive_dsp_1    |        0|   1|      0|      0|    0|
    |fsqrt_32ns_32ns_32_15_no_dsp_1_U1780               |fsqrt_32ns_32ns_32_15_no_dsp_1         |        0|   0|      0|      0|    0|
    |gmem0_m_axi_U                                      |gmem0_m_axi                            |        8|   0|   2769|   1746|    0|
    |gmem1_m_axi_U                                      |gmem1_m_axi                            |        1|   0|   1518|    988|    0|
    |gmem2_m_axi_U                                      |gmem2_m_axi                            |        8|   0|   1266|    759|    0|
    |gmem3_m_axi_U                                      |gmem3_m_axi                            |        9|   0|   2784|   1747|    0|
    |gmem4_m_axi_U                                      |gmem4_m_axi                            |        9|   0|   2784|   1747|    0|
    |grp_kernel_mhsa_1_fu_643                           |kernel_mhsa_1                          |      227|  75|  33573|  55864|    8|
    |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390   |llama_layer_Pipeline_VITIS_LOOP_100_1  |        0|   0|     23|     53|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575   |llama_layer_Pipeline_VITIS_LOOP_124_2  |        0|   0|     67|    210|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725   |llama_layer_Pipeline_VITIS_LOOP_132_3  |        0|   1|    149|    217|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898   |llama_layer_Pipeline_VITIS_LOOP_144_4  |        0|   1|    150|    318|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982   |llama_layer_Pipeline_VITIS_LOOP_150_5  |        0|   0|     17|    213|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429    |llama_layer_Pipeline_VITIS_LOOP_19_1   |        0|   1|     96|    317|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780   |llama_layer_Pipeline_VITIS_LOOP_19_11  |        0|   1|     95|    253|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466   |llama_layer_Pipeline_VITIS_LOOP_19_13  |        0|   1|     96|    317|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503    |llama_layer_Pipeline_VITIS_LOOP_27_2   |        0|   2|    224|    225|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801   |llama_layer_Pipeline_VITIS_LOOP_27_22  |        0|   0|    273|    345|    0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021  |llama_layer_Pipeline_VITIS_LOOP_27_24  |        0|   0|    224|    353|    0|
    |grp_matmul_1_fu_1093                               |matmul_1                               |       17|   2|   2918|   5007|    0|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                       |      279|  96|  52411|  76924|   11|
    +---------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                 Memory                 |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |current_token_U                         |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_19_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_20_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_21_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_22_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_23_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_24_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_25_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_26_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |current_token_27_U                      |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_10_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_11_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_12_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_13_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_14_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE13current_token_15_U  |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_U                           |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_35_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_36_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_37_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_38_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_39_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_40_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_41_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_42_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |norm_output_43_U                        |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_10_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_11_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_12_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_13_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_14_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |p_ZZ11llama_layerE11norm_output_15_U    |current_token_RAM_2P_BRAM_1R1W  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |layer_output_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_28_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_29_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_30_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_31_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_32_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_33_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |layer_output_34_U                       |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_U                             |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_44_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_45_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_46_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_47_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_48_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_49_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    |ffn_input_50_U                          |layer_output_RAM_AUTO_1R1W      |        0|  32|  97|    0|    96|   32|     1|         3072|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                   |                                |       32| 512|1552|    0|  3072| 1536|    48|        98304|
    +----------------------------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_1250_p2                     |         +|   0|  0|  29|          29|          26|
    |add_ln107_fu_1244_p2                       |         +|   0|  0|   6|           4|           1|
    |add_ln27_fu_1470_p2                        |         +|   0|  0|  64|          64|          29|
    |add_ln37_1_fu_1378_p2                      |         +|   0|  0|  29|          29|          24|
    |add_ln37_2_fu_1387_p2                      |         +|   0|  0|  64|          64|          64|
    |add_ln37_fu_1282_p2                        |         +|   0|  0|  64|          64|          64|
    |add_ln47_fu_1315_p2                        |         +|   0|  0|  29|          29|          12|
    |add_ln48_fu_1329_p2                        |         +|   0|  0|  29|          29|          22|
    |add_ln49_fu_1343_p2                        |         +|   0|  0|  29|          29|          23|
    |add_ln50_fu_1357_p2                        |         +|   0|  0|  29|          29|          23|
    |add_ln52_fu_1416_p2                        |         +|   0|  0|  29|          29|          24|
    |add_ln53_fu_1431_p2                        |         +|   0|  0|  29|          29|          25|
    |add_ln54_fu_1446_p2                        |         +|   0|  0|  29|          29|          25|
    |lm_head_weight_fu_1499_p2                  |         +|   0|  0|  64|          64|          29|
    |w1_fu_1425_p2                              |         +|   0|  0|  64|          64|          64|
    |w2_fu_1440_p2                              |         +|   0|  0|  64|          64|          64|
    |w3_fu_1455_p2                              |         +|   0|  0|  64|          64|          64|
    |wk_fu_1338_p2                              |         +|   0|  0|  64|          64|          64|
    |wo_fu_1366_p2                              |         +|   0|  0|  64|          64|          64|
    |wq_fu_1324_p2                              |         +|   0|  0|  64|          64|          64|
    |wv_fu_1352_p2                              |         +|   0|  0|  64|          64|          64|
    |icmp_ln107_fu_1256_p2                      |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state42_io                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_FFN_1_fu_841_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel_mhsa_1_fu_643_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_1_fu_1093_ap_ready      |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 981|         977|         847|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |   85|        161|    1|        161|
    |current_token_19_address0                      |   24|          8|    6|         48|
    |current_token_19_address1                      |   24|          5|    6|         30|
    |current_token_19_ce0                           |    3|          8|    1|          8|
    |current_token_19_ce1                           |    3|          5|    1|          5|
    |current_token_19_d1                            |   96|          5|   32|        160|
    |current_token_19_we1                           |    3|          5|    1|          5|
    |current_token_20_address0                      |   24|          8|    6|         48|
    |current_token_20_address1                      |   24|          5|    6|         30|
    |current_token_20_ce0                           |    3|          8|    1|          8|
    |current_token_20_ce1                           |    3|          5|    1|          5|
    |current_token_20_d1                            |   96|          5|   32|        160|
    |current_token_20_we1                           |    3|          5|    1|          5|
    |current_token_21_address0                      |   24|          8|    6|         48|
    |current_token_21_address1                      |   24|          5|    6|         30|
    |current_token_21_ce0                           |    3|          8|    1|          8|
    |current_token_21_ce1                           |    3|          5|    1|          5|
    |current_token_21_d1                            |   96|          5|   32|        160|
    |current_token_21_we1                           |    3|          5|    1|          5|
    |current_token_22_address0                      |   24|          8|    6|         48|
    |current_token_22_address1                      |   24|          5|    6|         30|
    |current_token_22_ce0                           |    3|          8|    1|          8|
    |current_token_22_ce1                           |    3|          5|    1|          5|
    |current_token_22_d1                            |   96|          5|   32|        160|
    |current_token_22_we1                           |    3|          5|    1|          5|
    |current_token_23_address0                      |   24|          8|    6|         48|
    |current_token_23_address1                      |   24|          5|    6|         30|
    |current_token_23_ce0                           |    3|          8|    1|          8|
    |current_token_23_ce1                           |    3|          5|    1|          5|
    |current_token_23_d1                            |   96|          5|   32|        160|
    |current_token_23_we1                           |    3|          5|    1|          5|
    |current_token_24_address0                      |   24|          8|    6|         48|
    |current_token_24_address1                      |   24|          5|    6|         30|
    |current_token_24_ce0                           |    3|          8|    1|          8|
    |current_token_24_ce1                           |    3|          5|    1|          5|
    |current_token_24_d1                            |   96|          5|   32|        160|
    |current_token_24_we1                           |    3|          5|    1|          5|
    |current_token_25_address0                      |   24|          8|    6|         48|
    |current_token_25_address1                      |   24|          5|    6|         30|
    |current_token_25_ce0                           |    3|          8|    1|          8|
    |current_token_25_ce1                           |    3|          5|    1|          5|
    |current_token_25_d1                            |   96|          5|   32|        160|
    |current_token_25_we1                           |    3|          5|    1|          5|
    |current_token_26_address0                      |   24|          8|    6|         48|
    |current_token_26_address1                      |   24|          5|    6|         30|
    |current_token_26_ce0                           |    3|          8|    1|          8|
    |current_token_26_ce1                           |    3|          5|    1|          5|
    |current_token_26_d1                            |   96|          5|   32|        160|
    |current_token_26_we1                           |    3|          5|    1|          5|
    |current_token_27_address0                      |   24|          8|    6|         48|
    |current_token_27_address1                      |   24|          5|    6|         30|
    |current_token_27_ce0                           |    3|          8|    1|          8|
    |current_token_27_ce1                           |    3|          5|    1|          5|
    |current_token_27_d1                            |   96|          5|   32|        160|
    |current_token_27_we1                           |    3|          5|    1|          5|
    |current_token_address0                         |   24|          8|    6|         48|
    |current_token_address1                         |   24|          5|    6|         30|
    |current_token_ce0                              |    3|          8|    1|          8|
    |current_token_ce1                              |    3|          5|    1|          5|
    |current_token_d1                               |   96|          5|   32|        160|
    |current_token_we1                              |    3|          5|    1|          5|
    |ffn_input_44_address0                          |    8|          3|    7|         21|
    |ffn_input_44_ce0                               |    1|          3|    1|          3|
    |ffn_input_44_we0                               |    1|          2|    1|          2|
    |ffn_input_45_address0                          |    8|          3|    7|         21|
    |ffn_input_45_ce0                               |    1|          3|    1|          3|
    |ffn_input_45_we0                               |    1|          2|    1|          2|
    |ffn_input_46_address0                          |    8|          3|    7|         21|
    |ffn_input_46_ce0                               |    1|          3|    1|          3|
    |ffn_input_46_we0                               |    1|          2|    1|          2|
    |ffn_input_47_address0                          |    8|          3|    7|         21|
    |ffn_input_47_ce0                               |    1|          3|    1|          3|
    |ffn_input_47_we0                               |    1|          2|    1|          2|
    |ffn_input_48_address0                          |    8|          3|    7|         21|
    |ffn_input_48_ce0                               |    1|          3|    1|          3|
    |ffn_input_48_we0                               |    1|          2|    1|          2|
    |ffn_input_49_address0                          |    8|          3|    7|         21|
    |ffn_input_49_ce0                               |    1|          3|    1|          3|
    |ffn_input_49_we0                               |    1|          2|    1|          2|
    |ffn_input_50_address0                          |    8|          3|    7|         21|
    |ffn_input_50_ce0                               |    1|          3|    1|          3|
    |ffn_input_50_we0                               |    1|          2|    1|          2|
    |ffn_input_address0                             |    8|          3|    7|         21|
    |ffn_input_ce0                                  |    1|          3|    1|          3|
    |ffn_input_we0                                  |    1|          2|    1|          2|
    |gmem0_0_ARADDR                                 |  191|          5|   64|        320|
    |gmem0_0_ARLEN                                  |   32|          4|   32|        128|
    |gmem0_0_ARVALID                                |    1|          4|    1|          4|
    |gmem0_0_AWADDR                                 |   64|          3|   64|        192|
    |gmem0_0_AWLEN                                  |   32|          3|   32|         96|
    |gmem0_0_AWVALID                                |    1|          3|    1|          3|
    |gmem0_0_BREADY                                 |    1|          3|    1|          3|
    |gmem0_0_RREADY                                 |    1|          3|    1|          3|
    |gmem0_0_WVALID                                 |    1|          2|    1|          2|
    |gmem0_blk_n_AR                                 |    1|          2|    1|          2|
    |gmem0_blk_n_AW                                 |    1|          2|    1|          2|
    |gmem0_blk_n_B                                  |    1|          2|    1|          2|
    |gmem1_0_AWVALID                                |    1|          2|    1|          2|
    |gmem1_0_BREADY                                 |    1|          2|    1|          2|
    |gmem1_0_WVALID                                 |    1|          2|    1|          2|
    |gmem2_0_ARADDR                                 |  320|         10|   64|        640|
    |gmem2_0_ARLEN                                  |   96|          8|   32|        256|
    |gmem2_0_ARVALID                                |    3|          8|    1|          8|
    |gmem2_0_RREADY                                 |    3|          7|    1|          7|
    |gmem2_blk_n_AR                                 |    1|          2|    1|          2|
    |gmem3_0_ARVALID                                |    1|          2|    1|          2|
    |gmem3_0_AWVALID                                |    1|          2|    1|          2|
    |gmem3_0_BREADY                                 |    1|          2|    1|          2|
    |gmem3_0_RREADY                                 |    1|          2|    1|          2|
    |gmem3_0_WVALID                                 |    1|          2|    1|          2|
    |gmem4_0_ARVALID                                |    1|          2|    1|          2|
    |gmem4_0_AWVALID                                |    1|          2|    1|          2|
    |gmem4_0_BREADY                                 |    1|          2|    1|          2|
    |gmem4_0_RREADY                                 |    1|          2|    1|          2|
    |gmem4_0_WVALID                                 |    1|          2|    1|          2|
    |grp_fu_1140_p0                                 |   32|          4|   32|        128|
    |grp_fu_1140_p1                                 |   32|          2|   32|         64|
    |grp_fu_1140_p2                                 |   32|          2|   32|         64|
    |grp_fu_1690_p0                                 |   32|          2|   32|         64|
    |grp_fu_1690_p1                                 |   32|          2|   32|         64|
    |grp_fu_1694_p0                                 |   32|          2|   32|         64|
    |grp_fu_1694_p1                                 |   32|          2|   32|         64|
    |layer_fu_312                                   |    8|          2|    4|          8|
    |layer_output_28_address0                       |   24|          5|    7|         35|
    |layer_output_28_ce0                            |    3|          5|    1|          5|
    |layer_output_28_we0                            |    1|          2|    1|          2|
    |layer_output_29_address0                       |   24|          5|    7|         35|
    |layer_output_29_ce0                            |    3|          5|    1|          5|
    |layer_output_29_we0                            |    1|          2|    1|          2|
    |layer_output_30_address0                       |   24|          5|    7|         35|
    |layer_output_30_ce0                            |    3|          5|    1|          5|
    |layer_output_30_we0                            |    1|          2|    1|          2|
    |layer_output_31_address0                       |   24|          5|    7|         35|
    |layer_output_31_ce0                            |    3|          5|    1|          5|
    |layer_output_31_we0                            |    1|          2|    1|          2|
    |layer_output_32_address0                       |   24|          5|    7|         35|
    |layer_output_32_ce0                            |    3|          5|    1|          5|
    |layer_output_32_we0                            |    1|          2|    1|          2|
    |layer_output_33_address0                       |   24|          5|    7|         35|
    |layer_output_33_ce0                            |    3|          5|    1|          5|
    |layer_output_33_we0                            |    1|          2|    1|          2|
    |layer_output_34_address0                       |   24|          5|    7|         35|
    |layer_output_34_ce0                            |    3|          5|    1|          5|
    |layer_output_34_we0                            |    1|          2|    1|          2|
    |layer_output_address0                          |   24|          5|    7|         35|
    |layer_output_ce0                               |    3|          5|    1|          5|
    |layer_output_we0                               |    1|          2|    1|          2|
    |norm_output_35_address0                        |    8|          4|    6|         24|
    |norm_output_35_address1                        |    8|          4|    6|         24|
    |norm_output_35_ce0                             |    1|          4|    1|          4|
    |norm_output_35_ce1                             |    1|          4|    1|          4|
    |norm_output_35_d1                              |   32|          4|   32|        128|
    |norm_output_35_we1                             |    1|          4|    1|          4|
    |norm_output_36_address0                        |    8|          4|    6|         24|
    |norm_output_36_address1                        |    8|          4|    6|         24|
    |norm_output_36_ce0                             |    1|          4|    1|          4|
    |norm_output_36_ce1                             |    1|          4|    1|          4|
    |norm_output_36_d1                              |   32|          4|   32|        128|
    |norm_output_36_we1                             |    1|          4|    1|          4|
    |norm_output_37_address0                        |    8|          4|    6|         24|
    |norm_output_37_address1                        |    8|          4|    6|         24|
    |norm_output_37_ce0                             |    1|          4|    1|          4|
    |norm_output_37_ce1                             |    1|          4|    1|          4|
    |norm_output_37_d1                              |   32|          4|   32|        128|
    |norm_output_37_we1                             |    1|          4|    1|          4|
    |norm_output_38_address0                        |    8|          4|    6|         24|
    |norm_output_38_address1                        |    8|          4|    6|         24|
    |norm_output_38_ce0                             |    1|          4|    1|          4|
    |norm_output_38_ce1                             |    1|          4|    1|          4|
    |norm_output_38_d1                              |   32|          4|   32|        128|
    |norm_output_38_we1                             |    1|          4|    1|          4|
    |norm_output_39_address0                        |    8|          4|    6|         24|
    |norm_output_39_address1                        |    8|          4|    6|         24|
    |norm_output_39_ce0                             |    1|          4|    1|          4|
    |norm_output_39_ce1                             |    1|          4|    1|          4|
    |norm_output_39_d1                              |   32|          4|   32|        128|
    |norm_output_39_we1                             |    1|          4|    1|          4|
    |norm_output_40_address0                        |    8|          4|    6|         24|
    |norm_output_40_address1                        |    8|          4|    6|         24|
    |norm_output_40_ce0                             |    1|          4|    1|          4|
    |norm_output_40_ce1                             |    1|          4|    1|          4|
    |norm_output_40_d1                              |   32|          4|   32|        128|
    |norm_output_40_we1                             |    1|          4|    1|          4|
    |norm_output_41_address0                        |    8|          4|    6|         24|
    |norm_output_41_address1                        |    8|          4|    6|         24|
    |norm_output_41_ce0                             |    1|          4|    1|          4|
    |norm_output_41_ce1                             |    1|          4|    1|          4|
    |norm_output_41_d1                              |   32|          4|   32|        128|
    |norm_output_41_we1                             |    1|          4|    1|          4|
    |norm_output_42_address0                        |    8|          4|    6|         24|
    |norm_output_42_address1                        |    8|          4|    6|         24|
    |norm_output_42_ce0                             |    1|          4|    1|          4|
    |norm_output_42_ce1                             |    1|          4|    1|          4|
    |norm_output_42_d1                              |   32|          4|   32|        128|
    |norm_output_42_we1                             |    1|          4|    1|          4|
    |norm_output_43_address0                        |    8|          4|    6|         24|
    |norm_output_43_address1                        |    8|          4|    6|         24|
    |norm_output_43_ce0                             |    1|          4|    1|          4|
    |norm_output_43_ce1                             |    1|          4|    1|          4|
    |norm_output_43_d1                              |   32|          4|   32|        128|
    |norm_output_43_we1                             |    1|          4|    1|          4|
    |norm_output_address0                           |    8|          4|    6|         24|
    |norm_output_address1                           |    8|          4|    6|         24|
    |norm_output_ce0                                |    1|          4|    1|          4|
    |norm_output_ce1                                |    1|          4|    1|          4|
    |norm_output_d1                                 |   32|          4|   32|        128|
    |norm_output_we1                                |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_10_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_10_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_10_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_10_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_11_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_11_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_11_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_11_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_12_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_12_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_12_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_12_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_13_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_13_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_13_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_13_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_14_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_14_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_14_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_14_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_address0    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_15_address1    |    8|          4|    6|         24|
    |p_ZZ11llama_layerE11norm_output_15_ce0         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_ce1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE11norm_output_15_d1          |   32|          4|   32|        128|
    |p_ZZ11llama_layerE11norm_output_15_we1         |    1|          4|    1|          4|
    |p_ZZ11llama_layerE13current_token_10_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_10_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_10_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_10_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_10_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_10_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_11_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_11_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_11_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_11_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_11_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_11_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_12_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_12_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_12_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_12_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_12_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_12_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_13_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_13_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_13_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_13_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_13_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_13_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_14_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_14_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_14_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_14_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_14_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_14_we1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_15_address0  |   24|          8|    6|         48|
    |p_ZZ11llama_layerE13current_token_15_address1  |   24|          5|    6|         30|
    |p_ZZ11llama_layerE13current_token_15_ce0       |    3|          8|    1|          8|
    |p_ZZ11llama_layerE13current_token_15_ce1       |    3|          5|    1|          5|
    |p_ZZ11llama_layerE13current_token_15_d1        |   96|          5|   32|        160|
    |p_ZZ11llama_layerE13current_token_15_we1       |    3|          5|    1|          5|
    |phi_mul_fu_308                                 |   32|          2|   29|         58|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 4680|       1398| 2218|      10083|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |all_weights_read_reg_1534                                       |   64|   0|   64|          0|
    |ap_CS_fsm                                                       |  160|   0|  160|          0|
    |ap_sync_reg_grp_FFN_1_fu_841_ap_done                            |    1|   0|    1|          0|
    |ap_sync_reg_grp_FFN_1_fu_841_ap_ready                           |    1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done                    |    1|   0|    1|          0|
    |ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready                   |    1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_1_fu_1093_ap_done                        |    1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_1_fu_1093_ap_ready                       |    1|   0|    1|          0|
    |gmem0_addr_reg_1579                                             |   64|   0|   64|          0|
    |grp_FFN_1_fu_841_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_fu_1140_ce                                                  |    1|   0|    1|          0|
    |grp_fu_1140_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1140_p1                                                  |   32|   0|   32|          0|
    |grp_fu_1690_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1690_p1                                                  |   32|   0|   32|          0|
    |grp_fu_1694_p0                                                  |   32|   0|   32|          0|
    |grp_fu_1694_p1                                                  |   32|   0|   32|          0|
    |grp_kernel_mhsa_1_fu_643_ap_start_reg                           |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg    |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg   |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg  |    1|   0|    1|          0|
    |grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg    |    1|   0|    1|          0|
    |grp_matmul_1_fu_1093_ap_start_reg                               |    1|   0|    1|          0|
    |key_cache_read_reg_1529                                         |   64|   0|   64|          0|
    |layer_1_reg_1600                                                |    4|   0|    4|          0|
    |layer_fu_312                                                    |    4|   0|    4|          0|
    |lm_head_weight_reg_1685                                         |   64|   0|   64|          0|
    |output_logits_read_reg_1549                                     |   64|   0|   64|          0|
    |phi_mul_fu_308                                                  |   29|   0|   29|          0|
    |phi_mul_load_reg_1587                                           |   29|   0|   29|          0|
    |position_read_reg_1519                                          |   32|   0|   32|          0|
    |pre_grp_fu_1140_p2_reg                                          |   32|   0|   32|          0|
    |reg_1182                                                        |   32|   0|   32|          0|
    |reg_1192                                                        |   32|   0|   32|          0|
    |trunc_ln27_1_reg_1611                                           |   62|   0|   62|          0|
    |trunc_ln27_4_reg_1645                                           |   62|   0|   62|          0|
    |trunc_ln3_reg_1674                                              |   62|   0|   62|          0|
    |trunc_ln_reg_1572                                               |   62|   0|   62|          0|
    |value_cache_read_reg_1524                                       |   64|   0|   64|          0|
    |w1_reg_1656                                                     |   64|   0|   64|          0|
    |w2_reg_1661                                                     |   64|   0|   64|          0|
    |w3_reg_1666                                                     |   64|   0|   64|          0|
    |wk_reg_1627                                                     |   64|   0|   64|          0|
    |wo_reg_1637                                                     |   64|   0|   64|          0|
    |wq_reg_1622                                                     |   64|   0|   64|          0|
    |wv_reg_1632                                                     |   64|   0|   64|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           | 1647|   0| 1647|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|   llama_layer|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|   llama_layer|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|   llama_layer|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN        |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA        |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN        |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA        |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN        |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA        |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID          |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN        |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA        |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR       |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID         |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN        |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST      |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK       |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA        |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST        |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID          |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER        |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR       |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID         |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN        |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST      |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK       |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT       |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS        |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA        |   in|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID          |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP        |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP        |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID          |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER        |   in|    1|       m_axi|         gmem4|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

