{
  "Top": "filtr_Gauss",
  "RtlTop": "filtr_Gauss",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "927931",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filtr_Gauss",
    "Version": "1.0",
    "DisplayName": "Filtr_gauss",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/.settings\/filtrGauss.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1.vhd",
      "impl\/vhdl\/filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1.vhd",
      "impl\/vhdl\/filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/rozmycie.vhd",
      "impl\/vhdl\/rozmycie_buffer_val_0.vhd",
      "impl\/vhdl\/start_for_Mat2AXIvideo_U0.vhd",
      "impl\/vhdl\/start_for_rozmycie_U0.vhd",
      "impl\/vhdl\/filtr_Gauss.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1.v",
      "impl\/verilog\/filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1.v",
      "impl\/verilog\/filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/rozmycie.v",
      "impl\/verilog\/rozmycie_buffer_val_0.v",
      "impl\/verilog\/start_for_Mat2AXIvideo_U0.v",
      "impl\/verilog\/start_for_rozmycie_U0.v",
      "impl\/verilog\/filtr_Gauss.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/lsriw\/HLS\/HLS\/Rozmycie_Gaussa\/solution1\/.autopilot\/db\/filtr_Gauss.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "in_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_keep_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_strb_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_keep_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_strb_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filtr_Gauss",
      "Instances": [
        {
          "ModuleName": "rozmycie",
          "InstanceName": "rozmycie_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "925203",
          "LatencyAvg": "925203",
          "LatencyWorst": "925203",
          "PipelineII": "925203",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "720",
            "Latency": "925200",
            "PipelineII": "",
            "PipelineDepth": "1285",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1280",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "126",
          "LUT": "438",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rozmycie": {
        "Latency": {
          "LatencyBest": "927928",
          "LatencyAvg": "927928",
          "LatencyWorst": "927928",
          "PipelineII": "927928",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [{
            "Name": "OUT_LOOP",
            "TripCount": "721",
            "Latency": "927927",
            "PipelineII": "",
            "PipelineDepth": "1287",
            "Loops": [{
                "Name": "IN_LOOP",
                "TripCount": "1281",
                "Latency": "1284",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "465",
          "LUT": "541"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "924481",
          "LatencyAvg": "924481",
          "LatencyWorst": "924481",
          "PipelineII": "924481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "720",
            "Latency": "924480",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1281",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "87",
          "LUT": "342",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "filtr_Gauss": {
        "Latency": {
          "LatencyBest": "927931",
          "LatencyAvg": "927931",
          "LatencyWorst": "927931",
          "PipelineII": "927929",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "688",
          "LUT": "1363"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "filtr_Gauss",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-22 10:55:51 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
