Warning (10268): Verilog HDL information at datapathFSM.v(114): always construct contains both blocking and non-blocking assignments File: C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapathFSM.v Line: 114
