time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
9,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]",[None]
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
9,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
12,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['1', None]",[None]
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
13,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']",[None]
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
15,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']",[None]
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",[None]
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
20,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']",[None]
20,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']",[None]
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', '2']",[None]
20,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']",['1']
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['3', None]",['1']
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
25,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
25,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '2']",['1']
26,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['3', None]",['1']
28,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],['2'],"[None, None]",['1']
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', None]",['1']
29,4 added to ready queue,enqueue,4,,['4'],['2'],"['3', None]",['1']
29,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",['2'],"['3', None]",[None]
29,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],['2'],"['3', '4']",[None]
29,2 dispatched to IO0,dispatch_io,2,IO0,['1'],[],"['3', '4']",['2']
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']",['2']
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '4']",['2']
34,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['3'],['4'],"['1', None]",['2']
34,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']",['2']
37,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],['4'],"[None, '3']",['2']
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['4'],"['1', '3']",['2']
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],['4'],"['1', None]",['2']
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']",['2']
40,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['4', '1']","[None, '3']",['2']
43,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],"['4', '1']","[None, None]",['2']
43,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
47,5 added to ready queue,enqueue,5,,['5'],"['4', '1']","['3', None]",['2']
47,3 finished all bursts,finished,3,CPU0,['5'],"['4', '1']","[None, None]",['2']
47,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '1']","['5', None]",['2']
51,6 added to ready queue,enqueue,6,,['6'],"['4', '1']","['5', None]",['2']
51,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '1']","['5', '6']",['2']
52,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '1']","[None, '6']",['2']
52,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '1']","['5', '6']",['2']
55,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['4', '1']","['5', '6']",[None]
55,4 dispatched to IO0,dispatch_io,4,IO0,['2'],['1'],"['5', '6']",['4']
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '6']",['1'],"['5', None]",['4']
56,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],['1'],"['5', '2']",['4']
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']",['1'],"[None, '2']",['4']
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],['1'],"['6', '2']",['4']
61,7 added to ready queue,enqueue,7,,"['5', '7']",['1'],"['6', '2']",['4']
61,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '7', '2']",['1'],"['6', None]",['4']
61,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '2']",['1'],"['6', '5']",['4']
62,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '2', '6']",['1'],"[None, '5']",['4']
62,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['7', '2', '6']","['1', '5']","[None, None]",['4']
62,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '6']","['1', '5']","['7', None]",['4']
62,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],"['1', '5']","['7', '2']",['4']
64,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['6'],"['1', '5', '7']","[None, '2']",['4']
64,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7']","['6', '2']",['4']
66,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['1', '5', '7']","[None, '2']",['4']
66,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['6', '2']","['1', '5', '7']","[None, None]",['4']
66,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['2'],"['1', '5', '7']","['6', None]",['4']
66,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['1', '5', '7']","['6', '2']",['4']
67,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['1', '5', '7', '2']","['6', None]",['4']
71,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
76,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
76,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
78,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['1', '5', '7', '2']","['6', None]",[None]
78,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['1', '5', '7', '2']","['6', '4']",[None]
78,1 dispatched to IO0,dispatch_io,1,IO0,[],"['5', '7', '2']","['6', '4']",['1']
79,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['5', '7', '2']","['6', '4']",[None]
79,5 dispatched to IO0,dispatch_io,5,IO0,['1'],"['7', '2']","['6', '4']",['5']
81,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '6']","['7', '2']","[None, '4']",['5']
81,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['6'],"['7', '2']","['1', '4']",['5']
82,8 added to ready queue,enqueue,8,,"['6', '8']","['7', '2']","['1', '4']",['5']
82,1 finished all bursts,finished,1,CPU0,"['6', '8']","['7', '2']","[None, '4']",['5']
82,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['8'],"['7', '2']","['6', '4']",['5']
83,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '4']","['7', '2']","['6', None]",['5']
83,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['7', '2']","['6', '8']",['5']
86,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '6']","['7', '2']","[None, '8']",['5']
86,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '2']","['4', '8']",['5']
87,8 finished CPU → wait queue,cpu_to_io,8,CPU1,['6'],"['7', '2', '8']","['4', None]",['5']
87,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '2', '8']","['4', '6']",['5']
91,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '2', '8']","[None, '6']",['5']
91,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '2', '8']","['4', '6']",['5']
92,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['7', '2', '8']","[None, '6']",['5']
92,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']","['7', '2', '8']","[None, None]",['5']
92,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '6', '5']","['7', '2', '8']","[None, None]",[None]
92,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '5']","['7', '2', '8']","['4', None]",[None]
92,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['7', '2', '8']","['4', '6']",[None]
92,7 dispatched to IO0,dispatch_io,7,IO0,['5'],"['2', '8']","['4', '6']",['7']
93,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['5', '6']","['2', '8']","['4', None]",['7']
93,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['2', '8']","['4', '5']",['7']
97,9 added to ready queue,enqueue,9,,"['6', '9']","['2', '8']","['4', '5']",['7']
97,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '9', '4']","['2', '8']","[None, '5']",['7']
97,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '4']","['2', '8']","['6', '5']",['7']
98,10 added to ready queue,enqueue,10,,"['9', '4', '10']","['2', '8']","['6', '5']",['7']
98,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '4', '10', '5']","['2', '8']","['6', None]",['7']
98,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '10', '5']","['2', '8']","['6', '9']",['7']
100,11 added to ready queue,enqueue,11,,"['4', '10', '5', '11']","['2', '8']","['6', '9']",['7']
102,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '10', '5', '11', '6']","['2', '8']","[None, '9']",['7']
102,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '5', '11', '6']","['2', '8']","['4', '9']",['7']
103,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '5', '11', '6', '9']","['2', '8']","['4', None]",['7']
103,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '11', '6', '9']","['2', '8']","['4', '10']",['7']
104,12 added to ready queue,enqueue,12,,"['5', '11', '6', '9', '12']","['2', '8']","['4', '10']",['7']
104,13 added to ready queue,enqueue,13,,"['5', '11', '6', '9', '12', '13']","['2', '8']","['4', '10']",['7']
104,14 added to ready queue,enqueue,14,,"['5', '11', '6', '9', '12', '13', '14']","['2', '8']","['4', '10']",['7']
105,15 added to ready queue,enqueue,15,,"['5', '11', '6', '9', '12', '13', '14', '15']","['2', '8']","['4', '10']",['7']
107,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['5', '11', '6', '9', '12', '13', '14', '15']","['2', '8', '4']","[None, '10']",['7']
107,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '6', '9', '12', '13', '14', '15']","['2', '8', '4']","['5', '10']",['7']
108,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '6', '9', '12', '13', '14', '15', '10']","['2', '8', '4']","['5', None]",['7']
108,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '9', '12', '13', '14', '15', '10']","['2', '8', '4']","['5', '11']",['7']
110,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '9', '12', '13', '14', '15', '10', '7']","['2', '8', '4']","['5', '11']",[None]
110,2 dispatched to IO0,dispatch_io,2,IO0,"['6', '9', '12', '13', '14', '15', '10', '7']","['8', '4']","['5', '11']",['2']
111,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '9', '12', '13', '14', '15', '10', '7', '2']","['8', '4']","['5', '11']",[None]
111,8 dispatched to IO0,dispatch_io,8,IO0,"['6', '9', '12', '13', '14', '15', '10', '7', '2']",['4'],"['5', '11']",['8']
112,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '9', '12', '13', '14', '15', '10', '7', '2', '5']",['4'],"[None, '11']",['8']
112,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '12', '13', '14', '15', '10', '7', '2', '5']",['4'],"['6', '11']",['8']
113,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['9', '12', '13', '14', '15', '10', '7', '2', '5']","['4', '11']","['6', None]",['8']
113,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '13', '14', '15', '10', '7', '2', '5']","['4', '11']","['6', '9']",['8']
117,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['12', '13', '14', '15', '10', '7', '2', '5', '6']","['4', '11']","[None, '9']",['8']
117,8 finished I/O → ready queue,io_to_ready,8,IO0,"['12', '13', '14', '15', '10', '7', '2', '5', '6', '8']","['4', '11']","[None, '9']",[None]
117,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '14', '15', '10', '7', '2', '5', '6', '8']","['4', '11']","['12', '9']",[None]
117,4 dispatched to IO0,dispatch_io,4,IO0,"['13', '14', '15', '10', '7', '2', '5', '6', '8']",['11'],"['12', '9']",['4']
118,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['13', '14', '15', '10', '7', '2', '5', '6', '8', '9']",['11'],"['12', None]",['4']
118,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '15', '10', '7', '2', '5', '6', '8', '9']",['11'],"['12', '13']",['4']
120,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['14', '15', '10', '7', '2', '5', '6', '8', '9']","['11', '12']","[None, '13']",['4']
120,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '10', '7', '2', '5', '6', '8', '9']","['11', '12']","['14', '13']",['4']
121,16 added to ready queue,enqueue,16,,"['15', '10', '7', '2', '5', '6', '8', '9', '16']","['11', '12']","['14', '13']",['4']
123,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '10', '7', '2', '5', '6', '8', '9', '16', '13']","['11', '12']","['14', None]",['4']
123,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '7', '2', '5', '6', '8', '9', '16', '13']","['11', '12']","['14', '15']",['4']
125,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '7', '2', '5', '6', '8', '9', '16', '13', '14']","['11', '12']","[None, '15']",['4']
125,4 finished I/O → ready queue,io_to_ready,4,IO0,"['10', '7', '2', '5', '6', '8', '9', '16', '13', '14', '4']","['11', '12']","[None, '15']",[None]
125,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '2', '5', '6', '8', '9', '16', '13', '14', '4']","['11', '12']","['10', '15']",[None]
125,11 dispatched to IO0,dispatch_io,11,IO0,"['7', '2', '5', '6', '8', '9', '16', '13', '14', '4']",['12'],"['10', '15']",['11']
127,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['7', '2', '5', '6', '8', '9', '16', '13', '14', '4']","['12', '10']","[None, '15']",['11']
127,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '5', '6', '8', '9', '16', '13', '14', '4']","['12', '10']","['7', '15']",['11']
128,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['2', '5', '6', '8', '9', '16', '13', '14', '4', '15']","['12', '10']","['7', None]",['11']
128,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '6', '8', '9', '16', '13', '14', '4', '15']","['12', '10']","['7', '2']",['11']
131,11 finished I/O → ready queue,io_to_ready,11,IO0,"['5', '6', '8', '9', '16', '13', '14', '4', '15', '11']","['12', '10']","['7', '2']",[None]
131,12 dispatched to IO0,dispatch_io,12,IO0,"['5', '6', '8', '9', '16', '13', '14', '4', '15', '11']",['10'],"['7', '2']",['12']
132,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '6', '8', '9', '16', '13', '14', '4', '15', '11', '7']",['10'],"[None, '2']",['12']
132,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '8', '9', '16', '13', '14', '4', '15', '11', '7']",['10'],"['5', '2']",['12']
133,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '8', '9', '16', '13', '14', '4', '15', '11', '7', '2']",['10'],"['5', None]",['12']
133,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '9', '16', '13', '14', '4', '15', '11', '7', '2']",['10'],"['5', '6']",['12']
134,17 added to ready queue,enqueue,17,,"['8', '9', '16', '13', '14', '4', '15', '11', '7', '2', '17']",['10'],"['5', '6']",['12']
134,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['8', '9', '16', '13', '14', '4', '15', '11', '7', '2', '17', '5']",['10'],"[None, '6']",['12']
134,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '16', '13', '14', '4', '15', '11', '7', '2', '17', '5']",['10'],"['8', '6']",['12']
137,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '16', '13', '14', '4', '15', '11', '7', '2', '17', '5', '8']",['10'],"[None, '6']",['12']
137,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '13', '14', '4', '15', '11', '7', '2', '17', '5', '8']",['10'],"['9', '6']",['12']
138,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '13', '14', '4', '15', '11', '7', '2', '17', '5', '8', '6']",['10'],"['9', None]",['12']
138,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '14', '4', '15', '11', '7', '2', '17', '5', '8', '6']",['10'],"['9', '16']",['12']
139,12 finished I/O → ready queue,io_to_ready,12,IO0,"['13', '14', '4', '15', '11', '7', '2', '17', '5', '8', '6', '12']",['10'],"['9', '16']",[None]
139,10 dispatched to IO0,dispatch_io,10,IO0,"['13', '14', '4', '15', '11', '7', '2', '17', '5', '8', '6', '12']",[],"['9', '16']",['10']
142,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '14', '4', '15', '11', '7', '2', '17', '5', '8', '6', '12', '9']",[],"[None, '16']",['10']
142,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '4', '15', '11', '7', '2', '17', '5', '8', '6', '12', '9']",[],"['13', '16']",['10']
143,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '4', '15', '11', '7', '2', '17', '5', '8', '6', '12', '9', '16']",[],"['13', None]",['10']
143,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '15', '11', '7', '2', '17', '5', '8', '6', '12', '9', '16']",[],"['13', '14']",['10']
144,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['4', '15', '11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13']",[],"[None, '14']",['10']
144,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13']",[],"['4', '14']",['10']
148,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13', '14']",[],"['4', None]",['10']
148,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13', '14']",[],"['4', '15']",['10']
149,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4']",[],"[None, '15']",['10']
149,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['11', '7', '2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15']",[],"[None, None]",['10']
149,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15']",[],"['11', None]",['10']
149,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15']",[],"['11', '7']",['10']
151,18 added to ready queue,enqueue,18,,"['2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18']",[],"['11', '7']",['10']
151,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['2', '17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7']",[],"['11', None]",['10']
151,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7']",[],"['11', '2']",['10']
154,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11']",[],"[None, '2']",['10']
154,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11']",[],"['17', '2']",['10']
156,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['5', '8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11']",['2'],"['17', None]",['10']
156,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11']",['2'],"['17', '5']",['10']
159,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17']",['2'],"[None, '5']",['10']
159,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17']",['2'],"['8', '5']",['10']
161,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17']","['2', '5']","['8', None]",['10']
161,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17']","['2', '5']","['8', '6']",['10']
163,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17']","['2', '5', '6']","['8', None]",['10']
163,10 finished I/O → ready queue,io_to_ready,10,IO0,"['12', '9', '16', '13', '14', '4', '15', '18', '7', '11', '17', '10']","['2', '5', '6']","['8', None]",[None]
163,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '16', '13', '14', '4', '15', '18', '7', '11', '17', '10']","['2', '5', '6']","['8', '12']",[None]
163,2 dispatched to IO0,dispatch_io,2,IO0,"['9', '16', '13', '14', '4', '15', '18', '7', '11', '17', '10']","['5', '6']","['8', '12']",['2']
164,19 added to ready queue,enqueue,19,,"['9', '16', '13', '14', '4', '15', '18', '7', '11', '17', '10', '19']","['5', '6']","['8', '12']",['2']
164,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['9', '16', '13', '14', '4', '15', '18', '7', '11', '17', '10', '19']","['5', '6', '8']","[None, '12']",['2']
164,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '13', '14', '4', '15', '18', '7', '11', '17', '10', '19']","['5', '6', '8']","['9', '12']",['2']
165,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['16', '13', '14', '4', '15', '18', '7', '11', '17', '10', '19']","['5', '6', '8', '9']","[None, '12']",['2']
165,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '14', '4', '15', '18', '7', '11', '17', '10', '19']","['5', '6', '8', '9']","['16', '12']",['2']
168,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '14', '4', '15', '18', '7', '11', '17', '10', '19', '12']","['5', '6', '8', '9']","['16', None]",['2']
168,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '4', '15', '18', '7', '11', '17', '10', '19', '12']","['5', '6', '8', '9']","['16', '13']",['2']
170,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['14', '4', '15', '18', '7', '11', '17', '10', '19', '12', '16']","['5', '6', '8', '9']","[None, '13']",['2']
170,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '15', '18', '7', '11', '17', '10', '19', '12', '16']","['5', '6', '8', '9']","['14', '13']",['2']
173,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '15', '18', '7', '11', '17', '10', '19', '12', '16', '13']","['5', '6', '8', '9']","['14', None]",['2']
173,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '18', '7', '11', '17', '10', '19', '12', '16', '13']","['5', '6', '8', '9']","['14', '4']",['2']
175,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '18', '7', '11', '17', '10', '19', '12', '16', '13', '14']","['5', '6', '8', '9']","[None, '4']",['2']
175,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '7', '11', '17', '10', '19', '12', '16', '13', '14']","['5', '6', '8', '9']","['15', '4']",['2']
178,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['18', '7', '11', '17', '10', '19', '12', '16', '13', '14']","['5', '6', '8', '9', '4']","['15', None]",['2']
178,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '11', '17', '10', '19', '12', '16', '13', '14']","['5', '6', '8', '9', '4']","['15', '18']",['2']
180,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '11', '17', '10', '19', '12', '16', '13', '14', '15']","['5', '6', '8', '9', '4']","[None, '18']",['2']
180,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '17', '10', '19', '12', '16', '13', '14', '15']","['5', '6', '8', '9', '4']","['7', '18']",['2']
183,20 added to ready queue,enqueue,20,,"['11', '17', '10', '19', '12', '16', '13', '14', '15', '20']","['5', '6', '8', '9', '4']","['7', '18']",['2']
183,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['11', '17', '10', '19', '12', '16', '13', '14', '15', '20', '18']","['5', '6', '8', '9', '4']","['7', None]",['2']
183,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '10', '19', '12', '16', '13', '14', '15', '20', '18']","['5', '6', '8', '9', '4']","['7', '11']",['2']
185,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '10', '19', '12', '16', '13', '14', '15', '20', '18', '7']","['5', '6', '8', '9', '4']","[None, '11']",['2']
185,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '19', '12', '16', '13', '14', '15', '20', '18', '7']","['5', '6', '8', '9', '4']","['17', '11']",['2']
187,2 finished I/O → ready queue,io_to_ready,2,IO0,"['10', '19', '12', '16', '13', '14', '15', '20', '18', '7', '2']","['5', '6', '8', '9', '4']","['17', '11']",[None]
187,5 dispatched to IO0,dispatch_io,5,IO0,"['10', '19', '12', '16', '13', '14', '15', '20', '18', '7', '2']","['6', '8', '9', '4']","['17', '11']",['5']
188,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '19', '12', '16', '13', '14', '15', '20', '18', '7', '2', '11']","['6', '8', '9', '4']","['17', None]",['5']
188,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '12', '16', '13', '14', '15', '20', '18', '7', '2', '11']","['6', '8', '9', '4']","['17', '10']",['5']
190,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '12', '16', '13', '14', '15', '20', '18', '7', '2', '11', '17']","['6', '8', '9', '4']","[None, '10']",['5']
190,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '16', '13', '14', '15', '20', '18', '7', '2', '11', '17']","['6', '8', '9', '4']","['19', '10']",['5']
193,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '16', '13', '14', '15', '20', '18', '7', '2', '11', '17', '10']","['6', '8', '9', '4']","['19', None]",['5']
193,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '13', '14', '15', '20', '18', '7', '2', '11', '17', '10']","['6', '8', '9', '4']","['19', '12']",['5']
194,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['16', '13', '14', '15', '20', '18', '7', '2', '11', '17', '10', '12']","['6', '8', '9', '4']","['19', None]",['5']
194,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '14', '15', '20', '18', '7', '2', '11', '17', '10', '12']","['6', '8', '9', '4']","['19', '16']",['5']
195,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['13', '14', '15', '20', '18', '7', '2', '11', '17', '10', '12', '19']","['6', '8', '9', '4']","[None, '16']",['5']
195,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '15', '20', '18', '7', '2', '11', '17', '10', '12', '19']","['6', '8', '9', '4']","['13', '16']",['5']
198,21 added to ready queue,enqueue,21,,"['14', '15', '20', '18', '7', '2', '11', '17', '10', '12', '19', '21']","['6', '8', '9', '4']","['13', '16']",['5']
199,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '15', '20', '18', '7', '2', '11', '17', '10', '12', '19', '21', '16']","['6', '8', '9', '4']","['13', None]",['5']
199,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '20', '18', '7', '2', '11', '17', '10', '12', '19', '21', '16']","['6', '8', '9', '4']","['13', '14']",['5']
200,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '20', '18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13']","['6', '8', '9', '4']","[None, '14']",['5']
200,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13']","['6', '8', '9', '4']","['15', '14']",['5']
202,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['20', '18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14']","['6', '8', '9', '4']","['15', None]",['5']
202,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14']","['6', '8', '9', '4']","['15', '20']",['5']
203,5 finished I/O → ready queue,io_to_ready,5,IO0,"['18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5']","['6', '8', '9', '4']","['15', '20']",[None]
203,6 dispatched to IO0,dispatch_io,6,IO0,"['18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5']","['8', '9', '4']","['15', '20']",['6']
205,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['18', '7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15']","['8', '9', '4']","[None, '20']",['6']
205,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15']","['8', '9', '4']","['18', '20']",['6']
207,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20']","['8', '9', '4']","['18', None]",['6']
207,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20']","['8', '9', '4']","['18', '7']",['6']
209,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['2', '11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18']","['8', '9', '4']","[None, '7']",['6']
209,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18']","['8', '9', '4']","['2', '7']",['6']
211,7 finished all bursts,finished,7,CPU1,"['11', '17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18']","['8', '9', '4']","['2', None]",['6']
211,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18']","['8', '9', '4']","['2', '11']",['6']
214,22 added to ready queue,enqueue,22,,"['17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22']","['8', '9', '4']","['2', '11']",['6']
214,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['17', '10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2']","['8', '9', '4']","[None, '11']",['6']
214,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2']","['8', '9', '4']","['17', '11']",['6']
216,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11']","['8', '9', '4']","['17', None]",['6']
216,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11']","['8', '9', '4']","['17', '10']",['6']
218,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['12', '19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11']","['8', '9', '4', '17']","[None, '10']",['6']
218,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11']","['8', '9', '4', '17']","['12', '10']",['6']
219,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['19', '21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11', '10']","['8', '9', '4', '17']","['12', None]",['6']
219,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11', '10']","['8', '9', '4', '17']","['12', '19']",['6']
223,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '16', '13', '14', '5', '15', '20', '18', '22', '2', '11', '10', '12']","['8', '9', '4', '17']","[None, '19']",['6']
223,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '13', '14', '5', '15', '20', '18', '22', '2', '11', '10', '12']","['8', '9', '4', '17']","['21', '19']",['6']
224,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '13', '14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19']","['8', '9', '4', '17']","['21', None]",['6']
224,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19']","['8', '9', '4', '17']","['21', '16']",['6']
228,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['13', '14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19']","['8', '9', '4', '17', '21']","[None, '16']",['6']
228,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19']","['8', '9', '4', '17', '21']","['13', '16']",['6']
229,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19', '13']","['8', '9', '4', '17', '21']","[None, '16']",['6']
229,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '5', '15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16']","['8', '9', '4', '17', '21']","[None, None]",['6']
229,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16']","['8', '9', '4', '17', '21']","['14', None]",['6']
229,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16']","['8', '9', '4', '17', '21']","['14', '5']",['6']
233,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6']","['8', '9', '4', '17', '21']","['14', '5']",[None]
233,8 dispatched to IO0,dispatch_io,8,IO0,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6']","['9', '4', '17', '21']","['14', '5']",['8']
234,23 added to ready queue,enqueue,23,,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23']","['9', '4', '17', '21']","['14', '5']",['8']
234,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14']","['9', '4', '17', '21']","[None, '5']",['8']
234,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5']","['9', '4', '17', '21']","[None, None]",['8']
234,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5']","['9', '4', '17', '21']","['15', None]",['8']
234,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5']","['9', '4', '17', '21']","['15', '20']",['8']
235,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['18', '22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5']","['9', '4', '17', '21', '15']","[None, '20']",['8']
235,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5']","['9', '4', '17', '21', '15']","['18', '20']",['8']
237,8 finished I/O → ready queue,io_to_ready,8,IO0,"['22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8']","['9', '4', '17', '21', '15']","['18', '20']",[None]
237,9 dispatched to IO0,dispatch_io,9,IO0,"['22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8']","['4', '17', '21', '15']","['18', '20']",['9']
239,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20']","['4', '17', '21', '15']","['18', None]",['9']
239,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20']","['4', '17', '21', '15']","['18', '22']",['9']
240,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18']","['4', '17', '21', '15']","[None, '22']",['9']
240,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18']","['4', '17', '21', '15']","['2', '22']",['9']
243,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2']","['4', '17', '21', '15']","[None, '22']",['9']
243,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['11', '10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2']","['4', '17', '21', '15', '22']","[None, None]",['9']
243,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['10', '12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2']","['4', '17', '21', '15', '22']","['11', None]",['9']
243,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2']","['4', '17', '21', '15', '22']","['11', '10']",['9']
244,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2', '11']","['4', '17', '21', '15', '22']","[None, '10']",['9']
244,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2', '11']","['4', '17', '21', '15', '22']","['12', '10']",['9']
246,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['19', '13', '16', '6', '23', '14', '5', '8', '20', '18', '2', '11', '12']","['4', '17', '21', '15', '22']","[None, '10']",['9']
246,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '16', '6', '23', '14', '5', '8', '20', '18', '2', '11', '12']","['4', '17', '21', '15', '22']","['19', '10']",['9']
247,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['13', '16', '6', '23', '14', '5', '8', '20', '18', '2', '11', '12', '19']","['4', '17', '21', '15', '22']","[None, '10']",['9']
247,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '6', '23', '14', '5', '8', '20', '18', '2', '11', '12', '19']","['4', '17', '21', '15', '22']","['13', '10']",['9']
248,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['16', '6', '23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10']","['4', '17', '21', '15', '22']","['13', None]",['9']
248,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10']","['4', '17', '21', '15', '22']","['13', '16']",['9']
250,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['6', '23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10']","['4', '17', '21', '15', '22', '16']","['13', None]",['9']
250,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10']","['4', '17', '21', '15', '22', '16']","['13', '6']",['9']
251,24 added to ready queue,enqueue,24,,"['23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10', '24']","['4', '17', '21', '15', '22', '16']","['13', '6']",['9']
252,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '14', '5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13']","['4', '17', '21', '15', '22', '16']","[None, '6']",['9']
252,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13']","['4', '17', '21', '15', '22', '16']","['23', '6']",['9']
255,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6']","['4', '17', '21', '15', '22', '16']","['23', None]",['9']
255,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6']","['4', '17', '21', '15', '22', '16']","['23', '14']",['9']
256,9 finished I/O → ready queue,io_to_ready,9,IO0,"['5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9']","['4', '17', '21', '15', '22', '16']","['23', '14']",[None]
256,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9']","['17', '21', '15', '22', '16']","['23', '14']",['4']
257,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23']","['17', '21', '15', '22', '16']","[None, '14']",['4']
257,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23']","['17', '21', '15', '22', '16']","['5', '14']",['4']
259,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['8', '20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14']","['17', '21', '15', '22', '16']","['5', None]",['4']
259,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14']","['17', '21', '15', '22', '16']","['5', '8']",['4']
260,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['20', '18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5']","['17', '21', '15', '22', '16']","[None, '8']",['4']
260,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5']","['17', '21', '15', '22', '16']","['20', '8']",['4']
261,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['18', '2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8']","['17', '21', '15', '22', '16']","['20', None]",['4']
261,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8']","['17', '21', '15', '22', '16']","['20', '18']",['4']
262,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['2', '11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20']","['17', '21', '15', '22', '16']","[None, '18']",['4']
262,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20']","['17', '21', '15', '22', '16']","['2', '18']",['4']
263,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['11', '12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18']","['17', '21', '15', '22', '16']","['2', None]",['4']
263,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18']","['17', '21', '15', '22', '16']","['2', '11']",['4']
266,25 added to ready queue,enqueue,25,,"['12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25']","['17', '21', '15', '22', '16']","['2', '11']",['4']
267,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2']","['17', '21', '15', '22', '16']","[None, '11']",['4']
267,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2']","['17', '21', '15', '22', '16']","['12', '11']",['4']
268,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11']","['17', '21', '15', '22', '16']","['12', None]",['4']
268,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11']","['17', '21', '15', '22', '16']","['12', '19']",['4']
272,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12']","['17', '21', '15', '22', '16']","[None, '19']",['4']
272,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12']","['17', '21', '15', '22', '16']","['10', '19']",['4']
273,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['24', '13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19']","['17', '21', '15', '22', '16']","['10', None]",['4']
273,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19']","['17', '21', '15', '22', '16']","['10', '24']",['4']
274,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['13', '6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19']","['17', '21', '15', '22', '16', '10']","[None, '24']",['4']
274,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19']","['17', '21', '15', '22', '16', '10']","['13', '24']",['4']
278,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24']","['17', '21', '15', '22', '16', '10']","['13', None]",['4']
278,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24']","['17', '21', '15', '22', '16', '10']","['13', '6']",['4']
279,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13']","['17', '21', '15', '22', '16', '10']","[None, '6']",['4']
279,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13']","['17', '21', '15', '22', '16', '10']","['9', '6']",['4']
281,4 finished I/O → ready queue,io_to_ready,4,IO0,"['23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4']","['17', '21', '15', '22', '16', '10']","['9', '6']",[None]
281,17 dispatched to IO0,dispatch_io,17,IO0,"['23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4']","['21', '15', '22', '16', '10']","['9', '6']",['17']
283,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['23', '14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4']","['21', '15', '22', '16', '10', '6']","['9', None]",['17']
283,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4']","['21', '15', '22', '16', '10', '6']","['9', '23']",['17']
284,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['14', '5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9']","['21', '15', '22', '16', '10', '6']","[None, '23']",['17']
284,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9']","['21', '15', '22', '16', '10', '6']","['14', '23']",['17']
288,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23']","['21', '15', '22', '16', '10', '6']","['14', None]",['17']
288,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23']","['21', '15', '22', '16', '10', '6']","['14', '5']",['17']
289,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14']","['21', '15', '22', '16', '10', '6']","[None, '5']",['17']
289,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14']","['21', '15', '22', '16', '10', '6']","['8', '5']",['17']
293,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['20', '18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5']","['21', '15', '22', '16', '10', '6']","['8', None]",['17']
293,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5']","['21', '15', '22', '16', '10', '6']","['8', '20']",['17']
294,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['18', '25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5']","['21', '15', '22', '16', '10', '6', '8']","[None, '20']",['17']
294,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5']","['21', '15', '22', '16', '10', '6', '8']","['18', '20']",['17']
297,17 finished I/O → ready queue,io_to_ready,17,IO0,"['25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17']","['21', '15', '22', '16', '10', '6', '8']","['18', '20']",[None]
297,21 dispatched to IO0,dispatch_io,21,IO0,"['25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17']","['15', '22', '16', '10', '6', '8']","['18', '20']",['21']
298,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20']","['15', '22', '16', '10', '6', '8']","['18', None]",['21']
298,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20']","['15', '22', '16', '10', '6', '8']","['18', '25']",['21']
299,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18']","['15', '22', '16', '10', '6', '8']","[None, '25']",['21']
299,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18']","['15', '22', '16', '10', '6', '8']","['2', '25']",['21']
303,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['11', '12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25']","['15', '22', '16', '10', '6', '8']","['2', None]",['21']
303,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25']","['15', '22', '16', '10', '6', '8']","['2', '11']",['21']
304,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2']","['15', '22', '16', '10', '6', '8']","[None, '11']",['21']
304,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2']","['15', '22', '16', '10', '6', '8']","['12', '11']",['21']
308,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11']","['15', '22', '16', '10', '6', '8']","['12', None]",['21']
308,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11']","['15', '22', '16', '10', '6', '8']","['12', '19']",['21']
309,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8']","[None, '19']",['21']
309,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['24', '13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8', '19']","[None, None]",['21']
309,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8', '19']","['24', None]",['21']
309,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8', '19']","['24', '13']",['21']
311,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['4', '9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8', '19', '13']","['24', None]",['21']
311,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12']","['15', '22', '16', '10', '6', '8', '19', '13']","['24', '4']",['21']
312,21 finished I/O → ready queue,io_to_ready,21,IO0,"['9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12', '21']","['15', '22', '16', '10', '6', '8', '19', '13']","['24', '4']",[None]
312,15 dispatched to IO0,dispatch_io,15,IO0,"['9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12', '21']","['22', '16', '10', '6', '8', '19', '13']","['24', '4']",['15']
314,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['9', '23', '14', '5', '17', '20', '18', '25', '2', '11', '12', '21', '24']","['22', '16', '10', '6', '8', '19', '13']","[None, '4']",['15']
314,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['23', '14', '5', '17', '20', '18', '25', '2', '11', '12', '21', '24']","['22', '16', '10', '6', '8', '19', '13']","['9', '4']",['15']
316,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['23', '14', '5', '17', '20', '18', '25', '2', '11', '12', '21', '24', '4']","['22', '16', '10', '6', '8', '19', '13']","['9', None]",['15']
316,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '5', '17', '20', '18', '25', '2', '11', '12', '21', '24', '4']","['22', '16', '10', '6', '8', '19', '13']","['9', '23']",['15']
317,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['14', '5', '17', '20', '18', '25', '2', '11', '12', '21', '24', '4', '23']","['22', '16', '10', '6', '8', '19', '13']","['9', None]",['15']
317,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['5', '17', '20', '18', '25', '2', '11', '12', '21', '24', '4', '23']","['22', '16', '10', '6', '8', '19', '13']","['9', '14']",['15']
318,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '17', '20', '18', '25', '2', '11', '12', '21', '24', '4', '23']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '14']",['15']
318,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '20', '18', '25', '2', '11', '12', '21', '24', '4', '23']","['22', '16', '10', '6', '8', '19', '13', '9']","['5', '14']",['15']
320,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['17', '20', '18', '25', '2', '11', '12', '21', '24', '4', '23', '14']","['22', '16', '10', '6', '8', '19', '13', '9']","['5', None]",['15']
320,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '18', '25', '2', '11', '12', '21', '24', '4', '23', '14']","['22', '16', '10', '6', '8', '19', '13', '9']","['5', '17']",['15']
323,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['20', '18', '25', '2', '11', '12', '21', '24', '4', '23', '14', '5']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '17']",['15']
323,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '25', '2', '11', '12', '21', '24', '4', '23', '14', '5']","['22', '16', '10', '6', '8', '19', '13', '9']","['20', '17']",['15']
325,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '25', '2', '11', '12', '21', '24', '4', '23', '14', '5', '17']","['22', '16', '10', '6', '8', '19', '13', '9']","['20', None]",['15']
325,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '2', '11', '12', '21', '24', '4', '23', '14', '5', '17']","['22', '16', '10', '6', '8', '19', '13', '9']","['20', '18']",['15']
328,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['25', '2', '11', '12', '21', '24', '4', '23', '14', '5', '17', '20']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '18']",['15']
328,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['2', '11', '12', '21', '24', '4', '23', '14', '5', '17', '20']","['22', '16', '10', '6', '8', '19', '13', '9']","['25', '18']",['15']
330,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['2', '11', '12', '21', '24', '4', '23', '14', '5', '17', '20', '18']","['22', '16', '10', '6', '8', '19', '13', '9']","['25', None]",['15']
330,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '12', '21', '24', '4', '23', '14', '5', '17', '20', '18']","['22', '16', '10', '6', '8', '19', '13', '9']","['25', '2']",['15']
331,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['11', '12', '21', '24', '4', '23', '14', '5', '17', '20', '18', '2']","['22', '16', '10', '6', '8', '19', '13', '9']","['25', None]",['15']
331,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '21', '24', '4', '23', '14', '5', '17', '20', '18', '2']","['22', '16', '10', '6', '8', '19', '13', '9']","['25', '11']",['15']
333,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['12', '21', '24', '4', '23', '14', '5', '17', '20', '18', '2', '25']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '11']",['15']
333,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '24', '4', '23', '14', '5', '17', '20', '18', '2', '25']","['22', '16', '10', '6', '8', '19', '13', '9']","['12', '11']",['15']
334,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['21', '24', '4', '23', '14', '5', '17', '20', '18', '2', '25', '12']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '11']",['15']
334,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '4', '23', '14', '5', '17', '20', '18', '2', '25', '12']","['22', '16', '10', '6', '8', '19', '13', '9']","['21', '11']",['15']
336,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['24', '4', '23', '14', '5', '17', '20', '18', '2', '25', '12', '11']","['22', '16', '10', '6', '8', '19', '13', '9']","['21', None]",['15']
336,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['4', '23', '14', '5', '17', '20', '18', '2', '25', '12', '11']","['22', '16', '10', '6', '8', '19', '13', '9']","['21', '24']",['15']
339,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '23', '14', '5', '17', '20', '18', '2', '25', '12', '11', '21']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '24']",['15']
339,15 finished I/O → ready queue,io_to_ready,15,IO0,"['4', '23', '14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15']","['22', '16', '10', '6', '8', '19', '13', '9']","[None, '24']",[None]
339,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['23', '14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15']","['22', '16', '10', '6', '8', '19', '13', '9']","['4', '24']",[None]
339,22 dispatched to IO0,dispatch_io,22,IO0,"['23', '14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15']","['16', '10', '6', '8', '19', '13', '9']","['4', '24']",['22']
340,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15', '24']","['16', '10', '6', '8', '19', '13', '9']","['4', None]",['22']
340,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15', '24']","['16', '10', '6', '8', '19', '13', '9']","['4', '23']",['22']
344,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['14', '5', '17', '20', '18', '2', '25', '12', '11', '21', '15', '24']","['16', '10', '6', '8', '19', '13', '9', '4']","[None, '23']",['22']
344,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '17', '20', '18', '2', '25', '12', '11', '21', '15', '24']","['16', '10', '6', '8', '19', '13', '9', '4']","['14', '23']",['22']
345,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '17', '20', '18', '2', '25', '12', '11', '21', '15', '24', '23']","['16', '10', '6', '8', '19', '13', '9', '4']","['14', None]",['22']
345,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '20', '18', '2', '25', '12', '11', '21', '15', '24', '23']","['16', '10', '6', '8', '19', '13', '9', '4']","['14', '5']",['22']
349,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['17', '20', '18', '2', '25', '12', '11', '21', '15', '24', '23', '14']","['16', '10', '6', '8', '19', '13', '9', '4']","[None, '5']",['22']
349,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '18', '2', '25', '12', '11', '21', '15', '24', '23', '14']","['16', '10', '6', '8', '19', '13', '9', '4']","['17', '5']",['22']
350,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['20', '18', '2', '25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4']","[None, '5']",['22']
350,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['20', '18', '2', '25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4', '5']","[None, None]",['22']
350,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '2', '25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4', '5']","['20', None]",['22']
350,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['2', '25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4', '5']","['20', '18']",['22']
351,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['2', '25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4', '5', '20']","[None, '18']",['22']
351,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['25', '12', '11', '21', '15', '24', '23', '14', '17']","['16', '10', '6', '8', '19', '13', '9', '4', '5', '20']","['2', '18']",['22']
355,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '12', '11', '21', '15', '24', '23', '14', '17', '18']","['16', '10', '6', '8', '19', '13', '9', '4', '5', '20']","['2', None]",['22']
355,22 finished I/O → ready queue,io_to_ready,22,IO0,"['25', '12', '11', '21', '15', '24', '23', '14', '17', '18', '22']","['16', '10', '6', '8', '19', '13', '9', '4', '5', '20']","['2', None]",[None]
355,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '11', '21', '15', '24', '23', '14', '17', '18', '22']","['16', '10', '6', '8', '19', '13', '9', '4', '5', '20']","['2', '25']",[None]
355,16 dispatched to IO0,dispatch_io,16,IO0,"['12', '11', '21', '15', '24', '23', '14', '17', '18', '22']","['10', '6', '8', '19', '13', '9', '4', '5', '20']","['2', '25']",['16']
356,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '11', '21', '15', '24', '23', '14', '17', '18', '22', '2']","['10', '6', '8', '19', '13', '9', '4', '5', '20']","[None, '25']",['16']
356,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '21', '15', '24', '23', '14', '17', '18', '22', '2']","['10', '6', '8', '19', '13', '9', '4', '5', '20']","['12', '25']",['16']
357,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['11', '21', '15', '24', '23', '14', '17', '18', '22', '2', '25']","['10', '6', '8', '19', '13', '9', '4', '5', '20']","['12', None]",['16']
357,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '15', '24', '23', '14', '17', '18', '22', '2', '25']","['10', '6', '8', '19', '13', '9', '4', '5', '20']","['12', '11']",['16']
358,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['21', '15', '24', '23', '14', '17', '18', '22', '2', '25']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11']","['12', None]",['16']
358,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '24', '23', '14', '17', '18', '22', '2', '25']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11']","['12', '21']",['16']
361,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '24', '23', '14', '17', '18', '22', '2', '25', '12']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11']","[None, '21']",['16']
361,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['15', '24', '23', '14', '17', '18', '22', '2', '25', '12']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, None]",['16']
361,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '23', '14', '17', '18', '22', '2', '25', '12']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['15', None]",['16']
361,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '14', '17', '18', '22', '2', '25', '12']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['15', '24']",['16']
366,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['23', '14', '17', '18', '22', '2', '25', '12', '15']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, '24']",['16']
366,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '14', '17', '18', '22', '2', '25', '12', '15', '24']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, None]",['16']
366,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '17', '18', '22', '2', '25', '12', '15', '24']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['23', None]",['16']
366,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '18', '22', '2', '25', '12', '15', '24']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['23', '14']",['16']
368,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['17', '18', '22', '2', '25', '12', '15', '24', '23']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, '14']",['16']
368,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '22', '2', '25', '12', '15', '24', '23']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['17', '14']",['16']
370,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['18', '22', '2', '25', '12', '15', '24', '23', '14']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['17', None]",['16']
370,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '2', '25', '12', '15', '24', '23', '14']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['17', '18']",['16']
373,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '2', '25', '12', '15', '24', '23', '14', '17']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, '18']",['16']
373,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '25', '12', '15', '24', '23', '14', '17']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['22', '18']",['16']
374,16 finished I/O → ready queue,io_to_ready,16,IO0,"['2', '25', '12', '15', '24', '23', '14', '17', '16']","['10', '6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['22', '18']",[None]
374,10 dispatched to IO0,dispatch_io,10,IO0,"['2', '25', '12', '15', '24', '23', '14', '17', '16']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['22', '18']",['10']
375,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['2', '25', '12', '15', '24', '23', '14', '17', '16', '18']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['22', None]",['10']
375,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '12', '15', '24', '23', '14', '17', '16', '18']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['22', '2']",['10']
378,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '12', '15', '24', '23', '14', '17', '16', '18', '22']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, '2']",['10']
378,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '15', '24', '23', '14', '17', '16', '18', '22']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['25', '2']",['10']
380,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '15', '24', '23', '14', '17', '16', '18', '22', '2']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['25', None]",['10']
380,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '24', '23', '14', '17', '16', '18', '22', '2']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['25', '12']",['10']
383,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '24', '23', '14', '17', '16', '18', '22', '2', '25']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","[None, '12']",['10']
383,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '23', '14', '17', '16', '18', '22', '2', '25']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['15', '12']",['10']
385,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '23', '14', '17', '16', '18', '22', '2', '25', '12']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['15', None]",['10']
385,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '14', '17', '16', '18', '22', '2', '25', '12']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21']","['15', '24']",['10']
388,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['23', '14', '17', '16', '18', '22', '2', '25', '12']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, '24']",['10']
388,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '14', '17', '16', '18', '22', '2', '25', '12', '24']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, None]",['10']
388,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '17', '16', '18', '22', '2', '25', '12', '24']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['23', None]",['10']
388,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '16', '18', '22', '2', '25', '12', '24']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['23', '14']",['10']
393,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '16', '18', '22', '2', '25', '12', '24', '23']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, '14']",['10']
393,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '16', '18', '22', '2', '25', '12', '24', '23', '14']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, None]",['10']
393,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '18', '22', '2', '25', '12', '24', '23', '14']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['17', None]",['10']
393,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '22', '2', '25', '12', '24', '23', '14']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['17', '16']",['10']
396,10 finished I/O → ready queue,io_to_ready,10,IO0,"['18', '22', '2', '25', '12', '24', '23', '14', '10']","['6', '8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['17', '16']",[None]
396,6 dispatched to IO0,dispatch_io,6,IO0,"['18', '22', '2', '25', '12', '24', '23', '14', '10']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['17', '16']",['6']
398,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '22', '2', '25', '12', '24', '23', '14', '10', '17']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, '16']",['6']
398,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '22', '2', '25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","[None, None]",['6']
398,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '2', '25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['18', None]",['6']
398,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15']","['18', '22']",['6']
399,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['2', '25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","['18', None]",['6']
399,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","['18', '2']",['6']
402,2 finished all bursts,finished,2,CPU1,"['25', '12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","['18', None]",['6']
402,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '24', '23', '14', '10', '17', '16']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","['18', '25']",['6']
403,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '24', '23', '14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","[None, '25']",['6']
403,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '23', '14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22']","['12', '25']",['6']
404,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['24', '23', '14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25']","['12', None]",['6']
404,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25']","['12', '24']",['6']
406,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['23', '14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","[None, '24']",['6']
406,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '10', '17', '16', '18']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['23', '24']",['6']
407,6 finished I/O → ready queue,io_to_ready,6,IO0,"['14', '10', '17', '16', '18', '6']","['8', '19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['23', '24']",[None]
407,8 dispatched to IO0,dispatch_io,8,IO0,"['14', '10', '17', '16', '18', '6']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['23', '24']",['8']
409,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['14', '10', '17', '16', '18', '6', '24']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['23', None]",['8']
409,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '17', '16', '18', '6', '24']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['23', '14']",['8']
411,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['10', '17', '16', '18', '6', '24', '23']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","[None, '14']",['8']
411,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '16', '18', '6', '24', '23']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['10', '14']",['8']
412,8 finished I/O → ready queue,io_to_ready,8,IO0,"['17', '16', '18', '6', '24', '23', '8']","['19', '13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['10', '14']",[None]
412,19 dispatched to IO0,dispatch_io,19,IO0,"['17', '16', '18', '6', '24', '23', '8']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['10', '14']",['19']
414,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '16', '18', '6', '24', '23', '8', '14']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['10', None]",['19']
414,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '18', '6', '24', '23', '8', '14']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12']","['10', '17']",['19']
415,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['16', '18', '6', '24', '23', '8', '14']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10']","[None, '17']",['19']
415,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['16', '18', '6', '24', '23', '8', '14', '17']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10']","[None, None]",['19']
415,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '6', '24', '23', '8', '14', '17']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10']","['16', None]",['19']
415,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '24', '23', '8', '14', '17']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10']","['16', '18']",['19']
419,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['6', '24', '23', '8', '14', '17', '16']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10']","[None, '18']",['19']
419,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['6', '24', '23', '8', '14', '17', '16']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, None]",['19']
419,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '23', '8', '14', '17', '16']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', None]",['19']
419,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '8', '14', '17', '16']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', '24']",['19']
420,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '8', '14', '17', '16', '24']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', None]",['19']
420,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['8', '14', '17', '16', '24']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', '23']",['19']
421,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['8', '14', '17', '16', '24', '23']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', None]",['19']
421,19 finished I/O → ready queue,io_to_ready,19,IO0,"['8', '14', '17', '16', '24', '23', '19']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', None]",[None]
421,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '17', '16', '24', '23', '19']","['13', '9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', '8']",[None]
421,13 dispatched to IO0,dispatch_io,13,IO0,"['14', '17', '16', '24', '23', '19']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', '8']",['13']
423,8 finished all bursts,finished,8,CPU1,"['14', '17', '16', '24', '23', '19']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', None]",['13']
423,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '16', '24', '23', '19']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['6', '14']",['13']
424,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['17', '16', '24', '23', '19', '6']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '14']",['13']
424,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '24', '23', '19', '6']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['17', '14']",['13']
425,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['16', '24', '23', '19', '6', '14']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['17', None]",['13']
425,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '23', '19', '6', '14']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['17', '16']",['13']
429,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['24', '23', '19', '6', '14', '17']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '16']",['13']
429,13 finished I/O → ready queue,io_to_ready,13,IO0,"['24', '23', '19', '6', '14', '17', '13']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '16']",[None]
429,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '19', '6', '14', '17', '13']","['9', '4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['24', '16']",[None]
429,9 dispatched to IO0,dispatch_io,9,IO0,"['23', '19', '6', '14', '17', '13']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['24', '16']",['9']
430,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '19', '6', '14', '17', '13', '16']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['24', None]",['9']
430,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '6', '14', '17', '13', '16']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['24', '23']",['9']
434,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '6', '14', '17', '13', '16', '24']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '23']",['9']
434,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '14', '17', '13', '16', '24']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['19', '23']",['9']
435,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['6', '14', '17', '13', '16', '24', '23']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['19', None]",['9']
435,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '17', '13', '16', '24', '23']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['19', '6']",['9']
439,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '17', '13', '16', '24', '23', '19']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '6']",['9']
439,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '13', '16', '24', '23', '19']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['14', '6']",['9']
440,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['17', '13', '16', '24', '23', '19', '6']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['14', None]",['9']
440,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '16', '24', '23', '19', '6']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['14', '17']",['9']
444,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '16', '24', '23', '19', '6', '14']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '17']",['9']
444,9 finished I/O → ready queue,io_to_ready,9,IO0,"['13', '16', '24', '23', '19', '6', '14', '9']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","[None, '17']",[None]
444,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '24', '23', '19', '6', '14', '9']","['4', '5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['13', '17']",[None]
444,4 dispatched to IO0,dispatch_io,4,IO0,"['16', '24', '23', '19', '6', '14', '9']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18']","['13', '17']",['4']
445,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['16', '24', '23', '19', '6', '14', '9']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['13', None]",['4']
445,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '23', '19', '6', '14', '9']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['13', '16']",['4']
449,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '23', '19', '6', '14', '9', '13']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","[None, '16']",['4']
449,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '19', '6', '14', '9', '13']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['24', '16']",['4']
450,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '19', '6', '14', '9', '13', '16']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['24', None]",['4']
450,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '6', '14', '9', '13', '16']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['24', '23']",['4']
452,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['19', '6', '14', '9', '13', '16', '23']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['24', None]",['4']
452,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '14', '9', '13', '16', '23']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","['24', '19']",['4']
453,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['6', '14', '9', '13', '16', '23', '24']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17']","[None, '19']",['4']
453,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['6', '14', '9', '13', '16', '23', '24']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19']","[None, None]",['4']
453,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '14', '9', '13', '16', '23', '24', '4']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19']","[None, None]",[None]
453,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '9', '13', '16', '23', '24', '4']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19']","['6', None]",[None]
453,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '13', '16', '23', '24', '4']","['5', '20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19']","['6', '14']",[None]
453,5 dispatched to IO0,dispatch_io,5,IO0,"['9', '13', '16', '23', '24', '4']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19']","['6', '14']",['5']
455,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['9', '13', '16', '23', '24', '4']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6']","[None, '14']",['5']
455,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '16', '23', '24', '4']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6']","['9', '14']",['5']
457,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '16', '23', '24', '4']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14']","['9', None]",['5']
457,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['16', '23', '24', '4']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14']","['9', '13']",['5']
460,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '23', '24', '4', '9']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14']","[None, '13']",['5']
460,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '24', '4', '9']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14']","['16', '13']",['5']
462,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['23', '24', '4', '9']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, '13']",['5']
462,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '24', '4', '9', '13']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, None]",['5']
462,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '4', '9', '13']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['23', None]",['5']
462,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['4', '9', '13']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['23', '24']",['5']
465,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '9', '13', '5']","['20', '11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['23', '24']",[None]
465,20 dispatched to IO0,dispatch_io,20,IO0,"['4', '9', '13', '5']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['23', '24']",['20']
467,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['4', '9', '13', '5', '23']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, '24']",['20']
467,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['4', '9', '13', '5', '23', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, None]",['20']
467,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '13', '5', '23', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['4', None]",['20']
467,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '5', '23', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['4', '9']",['20']
468,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['13', '5', '23', '24', '4']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, '9']",['20']
468,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '23', '24', '4']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","['13', '9']",['20']
469,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['5', '23', '24', '4', '13']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16']","[None, '9']",['20']
469,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['5', '23', '24', '4', '13']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, None]",['20']
469,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '24', '4', '13']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['5', None]",['20']
469,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '4', '13']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['5', '23']",['20']
471,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['24', '4', '13', '23']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['5', None]",['20']
471,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['4', '13', '23']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['5', '24']",['20']
474,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '13', '23', '5']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, '24']",['20']
474,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['4', '13', '23', '5', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, None]",['20']
474,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['13', '23', '5', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['4', None]",['20']
474,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '5', '24']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['4', '13']",['20']
479,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['23', '5', '24', '4']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, '13']",['20']
479,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '5', '24', '4', '13']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, None]",['20']
479,20 finished I/O → ready queue,io_to_ready,20,IO0,"['23', '5', '24', '4', '13', '20']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","[None, None]",[None]
479,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '24', '4', '13', '20']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['23', None]",[None]
479,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['24', '4', '13', '20']","['11', '21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['23', '5']",[None]
479,11 dispatched to IO0,dispatch_io,11,IO0,"['24', '4', '13', '20']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9']","['23', '5']",['11']
482,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['24', '4', '13', '20']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23']","[None, '5']",['11']
482,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['4', '13', '20']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23']","['24', '5']",['11']
484,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '13', '20', '5']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23']","['24', None]",['11']
484,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '20', '5']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23']","['24', '4']",['11']
485,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['13', '20', '5']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","['24', None]",['11']
485,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '5']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","['24', '13']",['11']
487,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '5', '24']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","[None, '13']",['11']
487,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '24']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","['20', '13']",['11']
490,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '24', '13']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","['20', None]",['11']
490,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['24', '13']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4']","['20', '5']",['11']
491,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['24', '13']","['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20']","[None, '5']",['11']
491,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['13'],"['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20']","['24', '5']",['11']
493,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['13'],"['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5']","['24', None]",['11']
493,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5']","['24', '13']",['11']
494,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['21', '15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5']","['24', '13']",[None]
494,21 dispatched to IO0,dispatch_io,21,IO0,['11'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5']","['24', '13']",['21']
495,24 finished CPU → wait queue,cpu_to_io,24,CPU0,['11'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, '13']",['21']
495,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['11', '13']","['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, None]",['21']
495,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', None]",['21']
495,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
500,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, '13']",['21']
500,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '13']","['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, None]",['21']
500,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', None]",['21']
500,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
502,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,['13'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', None]",['21']
502,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
503,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, '13']",['21']
503,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
507,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', None]",['21']
507,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
508,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","[None, '13']",['21']
508,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24']","['11', '13']",['21']
509,13 finished CPU → wait queue,cpu_to_io,13,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13']","['11', None]",['21']
509,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13']","['11', None]",[None]
509,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['15', '22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13']","['11', '21']",[None]
509,15 dispatched to IO0,dispatch_io,15,IO0,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13']","['11', '21']",['15']
513,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, '21']",['15']
514,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, None]",['15']
514,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', None]",['15']
519,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, None]",['15']
519,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', None]",['15']
524,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, None]",['15']
524,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', None]",['15']
529,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, None]",['15']
529,15 finished I/O → ready queue,io_to_ready,15,IO0,"['21', '15']","['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","[None, None]",[None]
529,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['15'],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', None]",[None]
529,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['22', '25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', '15']",[None]
529,22 dispatched to IO0,dispatch_io,22,IO0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11']","['21', '15']",['22']
533,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '15']",['22']
534,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['22']
534,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['22']
539,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['22']
539,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['22']
541,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['22']
541,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['22']
546,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['22']
546,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['22']
549,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",[None]
549,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['25', '12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",[None]
549,25 dispatched to IO0,dispatch_io,25,IO0,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
551,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '22']",['25']
551,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
553,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['25']
553,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
555,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '22']",['25']
555,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
558,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '22']",['25']
558,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['15', '22']","['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['25']
558,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['25']
558,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
563,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '22']",['25']
563,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '22']","['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['25']
563,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['25']
563,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
566,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, '22']",['25']
566,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['15', '22']","['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","[None, None]",['25']
566,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', None]",['25']
566,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21']","['15', '22']",['25']
569,22 finished CPU → wait queue,cpu_to_io,22,CPU1,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['15', None]",['25']
570,15 finished all bursts,finished,15,CPU0,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, None]",['25']
570,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, None]",[None]
570,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",[None]
570,12 dispatched to IO0,dispatch_io,12,IO0,[],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['12']
575,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, None]",['12']
575,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['12']
580,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, None]",['12']
580,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['12']
582,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",[None]
582,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['10', '18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",[None]
582,10 dispatched to IO0,dispatch_io,10,IO0,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
585,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, '12']",['10']
585,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
587,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, '12']",['10']
587,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '12']","['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, None]",['10']
587,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['10']
587,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
589,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,['12'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['10']
589,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
591,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, '12']",['10']
591,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
594,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', None]",['10']
594,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
596,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","[None, '12']",['10']
596,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22']","['25', '12']",['10']
597,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', None]",['10']
601,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","[None, None]",['10']
601,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', None]",['10']
603,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","[None, None]",['10']
603,10 finished I/O → ready queue,io_to_ready,10,IO0,"['25', '10']","['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","[None, None]",[None]
603,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', None]",[None]
603,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['18', '17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', '10']",[None]
603,18 dispatched to IO0,dispatch_io,18,IO0,[],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', '10']",['18']
608,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","[None, '10']",['18']
608,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '10']","['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","[None, None]",['18']
608,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', None]",['18']
608,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12']","['25', '10']",['18']
609,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25']","[None, '10']",['18']
611,10 finished CPU → wait queue,cpu_to_io,10,CPU1,[],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['18']
622,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",[None]
622,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",[None]
622,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",['17']
627,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['17']
627,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",['17']
628,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['17']
628,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",['17']
633,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['17']
633,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",['17']
638,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['17']
638,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",['17']
643,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['17']
643,17 finished I/O → ready queue,io_to_ready,17,IO0,"['18', '17']","['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","[None, None]",[None]
643,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['17'],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', None]",[None]
643,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['19', '6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', '17']",[None]
643,19 dispatched to IO0,dispatch_io,19,IO0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10']","['18', '17']",['19']
648,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18']","[None, '17']",['19']
648,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18']","[None, None]",['19']
648,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18']","['17', None]",['19']
653,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18']","[None, None]",['19']
653,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18']","['17', None]",['19']
658,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17']","[None, None]",['19']
660,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17']","[None, None]",[None]
660,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['6', '14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17']","['19', None]",[None]
660,6 dispatched to IO0,dispatch_io,6,IO0,[],"['14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17']","['19', None]",['6']
662,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",['6']
682,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",[None]
682,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['14', '16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['6', None]",[None]
682,14 dispatched to IO0,dispatch_io,14,IO0,[],"['16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['6', None]",['14']
684,6 finished all bursts,finished,6,CPU0,[],"['16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",['14']
691,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",[None]
691,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['14', None]",[None]
691,16 dispatched to IO0,dispatch_io,16,IO0,[],"['9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['14', None]",['16']
694,14 finished all bursts,finished,14,CPU0,[],"['9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",['16']
706,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","[None, None]",[None]
706,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['16', None]",[None]
706,9 dispatched to IO0,dispatch_io,9,IO0,[],"['23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19']","['16', None]",['9']
711,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","[None, None]",['9']
722,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","[None, None]",[None]
722,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', None]",[None]
722,23 dispatched to IO0,dispatch_io,23,IO0,[],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', None]",['23']
727,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","[None, None]",['23']
727,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', None]",['23']
732,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","[None, None]",['23']
732,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', None]",['23']
735,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', None]",[None]
735,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['4', '20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', '23']",[None]
735,4 dispatched to IO0,dispatch_io,4,IO0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', '23']",['4']
737,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","[None, '23']",['4']
737,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16']","['9', '23']",['4']
739,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9']","[None, '23']",['4']
740,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9']","[None, None]",['4']
740,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9']","['23', None]",['4']
745,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['4']
756,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",[None]
756,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['20', '5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['4', None]",[None]
756,20 dispatched to IO0,dispatch_io,20,IO0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['4', None]",['20']
761,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['20']
761,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['4', None]",['20']
763,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['20']
763,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['4', None]",['20']
768,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['20']
768,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['4', None]",['20']
771,4 finished all bursts,finished,4,CPU0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['20']
772,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",[None]
772,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['5', '24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', None]",[None]
772,5 dispatched to IO0,dispatch_io,5,IO0,[],"['24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', None]",['5']
777,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, None]",['5']
777,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', None]",['5']
781,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', None]",[None]
781,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['24', '13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', '5']",[None]
781,24 dispatched to IO0,dispatch_io,24,IO0,[],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', '5']",['24']
782,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","[None, '5']",['24']
782,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23']","['20', '5']",['24']
783,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, '5']",['24']
786,5 finished all bursts,finished,5,CPU1,[],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, None]",['24']
791,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, None]",[None]
791,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","['24', None]",[None]
791,13 dispatched to IO0,dispatch_io,13,IO0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","['24', None]",['13']
796,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, None]",['13']
796,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","['24', None]",['13']
801,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, None]",['13']
801,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","['24', None]",['13']
806,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","[None, None]",['13']
806,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20']","['24', None]",['13']
808,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","[None, None]",['13']
812,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","[None, None]",[None]
812,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","['13', None]",[None]
812,11 dispatched to IO0,dispatch_io,11,IO0,[],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","['13', None]",['11']
817,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","[None, None]",['11']
817,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24']","['13', None]",['11']
818,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","[None, None]",['11']
829,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","[None, None]",[None]
829,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","['11', None]",[None]
829,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","['11', None]",['21']
834,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","[None, None]",['21']
834,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","['11', None]",['21']
839,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","[None, None]",['21']
839,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13']","['11', None]",['21']
840,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['21']
841,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",[None]
841,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",[None]
841,22 dispatched to IO0,dispatch_io,22,IO0,[],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['22']
846,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['22']
846,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['22']
851,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['22']
851,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['22']
855,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",[None]
855,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '22']",[None]
855,12 dispatched to IO0,dispatch_io,12,IO0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '22']",['12']
856,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, '22']",['12']
856,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '22']",['12']
860,22 finished all bursts,finished,22,CPU1,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['12']
861,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['12']
861,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['12']
864,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['12']
864,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['12']
869,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['12']
869,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['12']
874,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['12']
874,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",['12']
877,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', None]",[None]
877,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['25', '10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '12']",[None]
877,25 dispatched to IO0,dispatch_io,25,IO0,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '12']",['25']
879,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, '12']",['25']
879,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['21', '12']",['25']
881,21 finished all bursts,finished,21,CPU0,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, '12']",['25']
882,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['25']
882,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",['25']
887,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['25']
887,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",['25']
889,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",[None]
889,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', '25']",[None]
889,10 dispatched to IO0,dispatch_io,10,IO0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', '25']",['10']
890,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, '25']",['10']
890,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', '25']",['10']
892,25 finished all bursts,finished,25,CPU1,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",['10']
895,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['10']
895,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",['10']
900,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['10']
900,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['12', None]",['10']
903,12 finished all bursts,finished,12,CPU0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['10']
910,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",[None]
910,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '17', '19', '16', '9', '23', '20', '24', '13', '11']","['10', None]",[None]
910,18 dispatched to IO0,dispatch_io,18,IO0,[],"['17', '19', '16', '9', '23', '20', '24', '13', '11']","['10', None]",['18']
915,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['18']
915,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '19', '16', '9', '23', '20', '24', '13', '11']","['10', None]",['18']
918,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['17', '19', '16', '9', '23', '20', '24', '13', '11']","[None, None]",['18']
918,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '19', '16', '9', '23', '20', '24', '13', '11']","['10', None]",['18']
919,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['17', '19', '16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",['18']
920,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['17', '19', '16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",[None]
920,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '19', '16', '9', '23', '20', '24', '13', '11', '10']","['18', None]",[None]
920,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","['18', None]",['17']
925,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",['17']
925,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","['18', None]",['17']
926,18 finished all bursts,finished,18,CPU0,[],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",['17']
931,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",[None]
931,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '16', '9', '23', '20', '24', '13', '11', '10']","['17', None]",[None]
931,19 dispatched to IO0,dispatch_io,19,IO0,[],"['16', '9', '23', '20', '24', '13', '11', '10']","['17', None]",['19']
936,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '9', '23', '20', '24', '13', '11', '10']","[None, None]",['19']
936,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '9', '23', '20', '24', '13', '11', '10']","['17', None]",['19']
937,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '9', '23', '20', '24', '13', '11', '10', '17']","[None, None]",['19']
944,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['16', '9', '23', '20', '24', '13', '11', '10', '17']","[None, None]",[None]
944,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['16', '9', '23', '20', '24', '13', '11', '10', '17']","['19', None]",[None]
944,16 dispatched to IO0,dispatch_io,16,IO0,[],"['9', '23', '20', '24', '13', '11', '10', '17']","['19', None]",['16']
948,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['9', '23', '20', '24', '13', '11', '10', '17']","[None, None]",['16']
948,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '23', '20', '24', '13', '11', '10', '17']","['19', None]",['16']
953,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '23', '20', '24', '13', '11', '10', '17']","[None, None]",['16']
953,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '23', '20', '24', '13', '11', '10', '17']","['19', None]",['16']
954,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['9', '23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['16']
969,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['9', '23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",[None]
969,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",[None]
969,9 dispatched to IO0,dispatch_io,9,IO0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
974,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['9']
974,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
979,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['9']
979,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
984,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['9']
984,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
985,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['9']
985,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
990,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['23', '20', '24', '13', '11', '10', '17', '19']","[None, None]",['9']
990,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",['9']
992,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', None]",[None]
992,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['23', '20', '24', '13', '11', '10', '17', '19']","['16', '9']",[None]
992,23 dispatched to IO0,dispatch_io,23,IO0,[],"['20', '24', '13', '11', '10', '17', '19']","['16', '9']",['23']
995,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '17', '19']","[None, '9']",['23']
995,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '17', '19']","['16', '9']",['23']
997,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['20', '24', '13', '11', '10', '17', '19', '16']","[None, '9']",['23']
997,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['20', '24', '13', '11', '10', '17', '19', '16']","[None, None]",['23']
997,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['20', '24', '13', '11', '10', '17', '19', '16']","['9', None]",['23']
1002,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['20', '24', '13', '11', '10', '17', '19', '16']","[None, None]",['23']
1002,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['20', '24', '13', '11', '10', '17', '19', '16']","['9', None]",['23']
1004,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['20', '24', '13', '11', '10', '17', '19', '16']","[None, None]",['23']
1004,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['20', '24', '13', '11', '10', '17', '19', '16']","['9', None]",['23']
1005,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['20', '24', '13', '11', '10', '17', '19', '16']","['9', None]",[None]
1005,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '24', '13', '11', '10', '17', '19', '16']","['9', '23']",[None]
1005,20 dispatched to IO0,dispatch_io,20,IO0,[],"['24', '13', '11', '10', '17', '19', '16']","['9', '23']",['20']
1009,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '13', '11', '10', '17', '19', '16']","[None, '23']",['20']
1009,23 finished all bursts,finished,23,CPU1,['9'],"['24', '13', '11', '10', '17', '19', '16']","[None, None]",['20']
1009,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '13', '11', '10', '17', '19', '16']","['9', None]",['20']
1014,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '13', '11', '10', '17', '19', '16']","[None, None]",['20']
1014,20 finished I/O → ready queue,io_to_ready,20,IO0,"['9', '20']","['24', '13', '11', '10', '17', '19', '16']","[None, None]",[None]
1014,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['20'],"['24', '13', '11', '10', '17', '19', '16']","['9', None]",[None]
1014,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['24', '13', '11', '10', '17', '19', '16']","['9', '20']",[None]
1014,24 dispatched to IO0,dispatch_io,24,IO0,[],"['13', '11', '10', '17', '19', '16']","['9', '20']",['24']
1016,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['13', '11', '10', '17', '19', '16', '9']","[None, '20']",['24']
1019,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '11', '10', '17', '19', '16', '9']","[None, None]",['24']
1019,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '17', '19', '16', '9']","['20', None]",['24']
1022,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['13', '11', '10', '17', '19', '16', '9']","[None, None]",['24']
1022,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '17', '19', '16', '9']","['20', None]",['24']
1027,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '11', '10', '17', '19', '16', '9']","[None, None]",['24']
1027,24 finished I/O → ready queue,io_to_ready,24,IO0,"['20', '24']","['13', '11', '10', '17', '19', '16', '9']","[None, None]",[None]
1027,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['13', '11', '10', '17', '19', '16', '9']","['20', None]",[None]
1027,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['13', '11', '10', '17', '19', '16', '9']","['20', '24']",[None]
1027,13 dispatched to IO0,dispatch_io,13,IO0,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1032,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '17', '19', '16', '9']","[None, '24']",['13']
1032,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['11', '10', '17', '19', '16', '9']","[None, None]",['13']
1032,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['11', '10', '17', '19', '16', '9']","['20', None]",['13']
1032,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1035,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['11', '10', '17', '19', '16', '9']","[None, '24']",['13']
1035,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1036,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['11', '10', '17', '19', '16', '9']","['20', None]",['13']
1036,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1040,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '17', '19', '16', '9']","[None, '24']",['13']
1040,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1041,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '17', '19', '16', '9']","['20', None]",['13']
1041,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1044,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['11', '10', '17', '19', '16', '9']","[None, '24']",['13']
1044,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['20', '24']","['11', '10', '17', '19', '16', '9']","[None, None]",['13']
1044,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['11', '10', '17', '19', '16', '9']","['20', None]",['13']
1044,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '17', '19', '16', '9']","['20', '24']",['13']
1046,20 finished all bursts,finished,20,CPU0,[],"['11', '10', '17', '19', '16', '9']","[None, '24']",['13']
1047,24 finished all bursts,finished,24,CPU1,[],"['11', '10', '17', '19', '16', '9']","[None, None]",['13']
1050,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['11', '10', '17', '19', '16', '9']","[None, None]",[None]
1050,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '10', '17', '19', '16', '9']","['13', None]",[None]
1050,11 dispatched to IO0,dispatch_io,11,IO0,[],"['10', '17', '19', '16', '9']","['13', None]",['11']
1053,13 finished all bursts,finished,13,CPU0,[],"['10', '17', '19', '16', '9']","[None, None]",['11']
1067,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['10', '17', '19', '16', '9']","[None, None]",[None]
1067,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['10', '17', '19', '16', '9']","['11', None]",[None]
1067,10 dispatched to IO0,dispatch_io,10,IO0,[],"['17', '19', '16', '9']","['11', None]",['10']
1072,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['17', '19', '16', '9']","[None, None]",['10']
1072,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '19', '16', '9']","['11', None]",['10']
1077,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['17', '19', '16', '9']","[None, None]",['10']
1077,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '19', '16', '9']","['11', None]",['10']
1082,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['17', '19', '16', '9']","[None, None]",['10']
1082,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '19', '16', '9']","['11', None]",['10']
1084,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['17', '19', '16', '9']","[None, None]",['10']
1084,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '19', '16', '9']","['11', None]",['10']
1086,11 finished all bursts,finished,11,CPU0,[],"['17', '19', '16', '9']","[None, None]",['10']
1087,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['17', '19', '16', '9']","[None, None]",[None]
1087,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '19', '16', '9']","['10', None]",[None]
1087,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '16', '9']","['10', None]",['17']
1092,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['19', '16', '9']","[None, None]",['17']
1092,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '16', '9']","['10', None]",['17']
1096,10 finished all bursts,finished,10,CPU0,[],"['19', '16', '9']","[None, None]",['17']
1109,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['19', '16', '9']","[None, None]",[None]
1109,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '16', '9']","['17', None]",[None]
1109,19 dispatched to IO0,dispatch_io,19,IO0,[],"['16', '9']","['17', None]",['19']
1114,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '9']","[None, None]",['19']
1114,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '9']","['17', None]",['19']
1117,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['16', '9']","[None, None]",['19']
1117,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '9']","['17', None]",['19']
1122,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '9']","[None, None]",['19']
1122,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '9']","['17', None]",['19']
1127,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '9', '17']","[None, None]",['19']
1127,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['16', '9', '17']","[None, None]",[None]
1127,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['16', '9', '17']","['19', None]",[None]
1127,16 dispatched to IO0,dispatch_io,16,IO0,[],"['9', '17']","['19', None]",['16']
1132,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '17']","[None, None]",['16']
1132,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17']","['19', None]",['16']
1133,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['9', '17']","[None, None]",['16']
1133,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17']","['19', None]",['16']
1137,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['9', '17', '19']","[None, None]",['16']
1144,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['9', '17', '19']","[None, None]",[None]
1144,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '17', '19']","['16', None]",[None]
1144,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '19']","['16', None]",['9']
1149,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19']","[None, None]",['9']
1149,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '19']","['16', None]",['9']
1154,16 finished all bursts,finished,16,CPU0,[],"['17', '19']","[None, None]",['9']
1154,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '19']","[None, None]",[None]
1154,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '19']","['9', None]",[None]
1154,17 dispatched to IO0,dispatch_io,17,IO0,[],['19'],"['9', None]",['17']
1158,9 finished all bursts,finished,9,CPU0,[],['19'],"[None, None]",['17']
1170,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],['19'],"[None, None]",[None]
1170,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['19'],"['17', None]",[None]
1170,19 dispatched to IO0,dispatch_io,19,IO0,[],[],"['17', None]",['19']
1175,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",['19']
1175,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['19']
1180,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, None]",['19']
1180,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['19']
1185,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",['19']
1185,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['19']
1190,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",['19']
1190,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['19']
1192,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],[],"['17', None]",[None]
1192,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],[],"['17', '19']",[None]
1194,19 finished all bursts,finished,19,CPU1,[],[],"['17', None]",[None]
1195,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1195,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1197,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, None]",[None]
1197,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, None]",['17']
1218,17 finished all bursts,finished,17,IO0,[],[],"[None, None]",[None]
