m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl
Eaddr_slave
Z1 w1647714881
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 325
R0
Z5 8avlm_avls_1x1/simulation/submodules/addr_slave.vhd
Z6 Favlm_avls_1x1/simulation/submodules/addr_slave.vhd
l0
L6 1
VA25@WP=kUe=5M<b1c1;V;1
!s100 =^8h2RJg1Ui05A]mF7FOd0
Z7 OL;C;2021.2;73
32
Z8 !s110 1647714887
!i10b 1
Z9 !s108 1647714887.000000
Z10 !s90 -reportprogress|300|avlm_avls_1x1/simulation/submodules/addr_slave.vhd|-work|slave_0|
Z11 !s107 avlm_avls_1x1/simulation/submodules/addr_slave.vhd|
!i113 0
Z12 o-work slave_0
Z13 tExplicit 1 CvgOpt 0
Abehaviour
R2
R3
R4
DEx4 work 10 addr_slave 0 22 A25@WP=kUe=5M<b1c1;V;1
!i122 325
l54
L33 210
VV12j?[lOA2ODL`GG_g9^R1
!s100 S1d50d=Ggd`e^no=T6DNN2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 0
R12
R13
vrlKCtDdYGKbfGEBH0Xs4dBNNEQWyYtzwHV+BFIXLYRg=
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z15 DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 5AYjKjibHG^JCcLD7RLeX1
Z16 DXx25 altera_common_sv_packages 13 avalon_mm_pkg 0 22 N^zozObZADOZVo@0U1cRG2
Z17 DXx25 altera_common_sv_packages 20 avalon_utilities_pkg 0 22 Yi=lIYP>D^IhGgjXBhMi^0
Z18 !s110 1647827606
!i10b 0
!s100 URnmW<lB>9CfT:>EmJWF83
ICJ_LjkPZjJ`lhPNO][K?:2
!i119 1
!i8a 1794644800
S1
R0
Z19 w1647827606
8avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv
Favlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv
!i122 462
Z20 L0 12 1
Z21 VDg1SIo80bB@j0V0VzS_@n1
Z22 OL;L;2021.2;73
r1
!s85 0
31
Z23 !s108 1647827606.000000
!s107 avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv|
!s90 -reportprogress|300|-sv|avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv|-L|altera_common_sv_packages|-work|slave_0|
!i113 0
Z24 o-sv -L altera_common_sv_packages -work slave_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z25 tCvgOpt 0
n7a6851d
Ealtera_avalon_mm_slave_bfm_vhdl
Z26 w1647714916
Z27 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z28 DPx4 work 35 altera_avalon_mm_slave_bfm_vhdl_pkg 0 22 GLRW?1Fj05=FA:5c6[4:V1
R3
R4
!i122 465
R0
Z29 8avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd
Z30 Favlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd
l0
L21 1
VnlIV1O7oV36o`BoR7M1^=0
!s100 Uk[0]bJf4nB1<ViS^efW23
R7
32
R18
!i10b 1
R23
Z31 !s90 -reportprogress|300|avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd|-work|slave_0|
Z32 !s107 avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd|
!i113 0
R12
R13
Amm_slave_bfm_vhdl_a
R27
R28
R3
R4
Z33 DEx4 work 31 altera_avalon_mm_slave_bfm_vhdl 0 22 nlIV1O7oV36o`BoR7M1^=0
!i122 465
l172
Z34 L87 168
Z35 Vc>j^j6_CPlklKfXh1@g_A2
Z36 !s100 Zh6zdmNQ^3<=K_8h3?]e40
R7
32
R18
!i10b 1
R23
R31
R32
!i113 0
R12
R13
Paltera_avalon_mm_slave_bfm_vhdl_pkg
R27
R3
R4
!i122 464
R26
R0
Z37 8avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd
Z38 Favlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd
l0
L22 1
VGLRW?1Fj05=FA:5c6[4:V1
!s100 ]IEm@0Q1NdPgdm>iRjWa>2
R7
32
b1
R18
!i10b 1
R23
Z39 !s90 -reportprogress|300|avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd|-work|slave_0|
Z40 !s107 avlm_avls_1x1/simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd|
!i113 0
R12
R13
Bbody
R28
R27
R3
R4
!i122 464
l0
L481 1
V[T^34KZCD;Zo`[^KGJ[^I1
!s100 Wa<fS_kCOoDdXh>XLMZ?R0
R7
32
R18
!i10b 1
R23
R39
R40
!i113 0
R12
R13
vdfo2LICapGZBC6cZy4HbGO+/0CK2ZvajWQr5MCVwbBtmUe9ah068Whu/mIl0OfC3
R14
DXx4 work 47 altera_avalon_mm_slave_bfm_vhdl_wrapper_sv_unit 0 22 =5BdZb64TDMgWKTCK>Hi]0
R15
R16
R17
R18
R21
r1
!s85 0
!i10b 0
!s100 loWIC?>Hmh5^6d2FcYY^z0
IhbIA6;SU[PnBVb>B`DfPA0
!i119 1
!i8a 1967697296
!s105 altera_avalon_mm_slave_bfm_vhdl_wrapper_sv_unit
S1
R0
R19
Z41 8avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv
Z42 Favlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv
!i122 463
R20
R22
31
R23
Z43 !s107 avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv|
Z44 !s90 -reportprogress|300|-sv|avlm_avls_1x1/simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv|-L|altera_common_sv_packages|-work|slave_0|
!i113 0
R24
R25
n22f72c2
XnH0g0H8mj/h9pF6ycMUr4QiQUjEz9dQBSygj5V9h3vOlE5gmrXllKe9Coj16SAkv
R14
R18
V=5BdZb64TDMgWKTCK>Hi]0
r1
!s85 0
!i10b 0
!s100 =:aAUjY^^Q]A?75<?h9842
I=5BdZb64TDMgWKTCK>Hi]0
!i103 1
!i119 1
!i8a 1582836480
S1
R0
R26
R41
R42
!i122 463
L0 12 0
R22
31
R23
R43
R44
!i113 0
R24
R25
n5d48344
vinterrupt_logic
Z45 !s110 1647434517
!i10b 1
!s100 MXN8Y:L>l?5hVC_Ci59m23
IkLIWT>QDS@6]XQbe2LEkc0
R0
Z46 w1647412569
8avlm_avls_1x1/simulation/submodules/interrupt_logic.v
Favlm_avls_1x1/simulation/submodules/interrupt_logic.v
!i122 44
L0 1 123
R21
R22
r1
!s85 0
31
Z47 !s108 1647434517.000000
!s107 avlm_avls_1x1/simulation/submodules/interrupt_logic.v|
!s90 -reportprogress|300|avlm_avls_1x1/simulation/submodules/interrupt_logic.v|-work|slave_0|
!i113 0
Z48 o-work slave_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R25
vregister_with_bytelanes
R45
!i10b 1
!s100 [_m`lLM[SPj>>0C@@B54:2
ISfO_eVWD@LiTgC<4Y4d1L1
R0
R46
Z49 8avlm_avls_1x1/simulation/submodules/slave_template.v
Z50 Favlm_avls_1x1/simulation/submodules/slave_template.v
!i122 43
L0 746 43
R21
R22
r1
!s85 0
31
R47
Z51 !s107 avlm_avls_1x1/simulation/submodules/slave_template.v|
Z52 !s90 -reportprogress|300|avlm_avls_1x1/simulation/submodules/slave_template.v|-work|slave_0|
!i113 0
R48
R25
vslave_template
R45
!i10b 1
!s100 D4bJT7?_eg97[3ODPOzg20
Il4932E3CKH;i6kelTSfMV0
R0
R46
R49
R50
!i122 43
L0 57 685
R21
R22
r1
!s85 0
31
R47
R51
R52
!i113 0
R48
R25
