Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 10 16:00:33 2024
| Host         : PopTop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Setup_wrapper_control_sets_placed.rpt
| Design       : Setup_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   120 |
|    Minimum number of control sets                        |   120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   120 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |    19 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           14 |
| No           | No                    | Yes                    |              24 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             212 |           69 |
| Yes          | No                    | Yes                    |            1699 |         1152 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                          Enable Signal                         |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][0]_CE_cooolgate_en_sig_55    | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[10][10]_CE_cooolgate_en_sig_79  | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[19][0]_CE_cooolgate_en_sig_52   | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[17][10]_CE_cooolgate_en_sig_81  | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[2][10]_CE_cooolgate_en_sig_85   | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[1][10]_CE_cooolgate_en_sig_83   | Setup_i/util_vector_logic_0/Res[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_en                                       |                                    |                1 |              2 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][25]_CE_cooolgate_en_sig_108 | Setup_i/util_vector_logic_0/Res[0] |                2 |              3 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][29]_CE_cooolgate_en_sig_110 | Setup_i/util_vector_logic_0/Res[0] |                3 |              3 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][20]_CE_cooolgate_en_sig_104 | Setup_i/util_vector_logic_0/Res[0] |                3 |              3 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][17]_CE_cooolgate_en_sig_102 | Setup_i/util_vector_logic_0/Res[0] |                3 |              3 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][21]_CE_cooolgate_en_sig_106 | Setup_i/util_vector_logic_0/Res[0] |                3 |              3 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][57]_CE_cooolgate_en_sig_100 | Setup_i/util_vector_logic_0/Res[0] |                2 |              4 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][10]_CE_cooolgate_en_sig_96  | Setup_i/util_vector_logic_0/Res[0] |                2 |              4 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][11]_CE_cooolgate_en_sig_98  | Setup_i/util_vector_logic_0/Res[0] |                3 |              4 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/nextState[4]_i_1_n_0                          | Setup_i/util_vector_logic_0/Res[0] |                3 |              5 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[19][10]_CE_cooolgate_en_sig_54  | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][10]_CE_cooolgate_en_sig_57   | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[19][0]_CE_cooolgate_en_sig_53   | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][0]_CE_cooolgate_en_sig_56    | Setup_i/util_vector_logic_0/Res[0] |                3 |              8 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[3][0]_CE_cooolgate_en_sig_90    | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[2][10]_CE_cooolgate_en_sig_86   | Setup_i/util_vector_logic_0/Res[0] |                3 |              8 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[10][10]_CE_cooolgate_en_sig_80  | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[17][10]_CE_cooolgate_en_sig_82  | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[3][10]_CE_cooolgate_en_sig_88   | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[1][10]_CE_cooolgate_en_sig_84   | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[15]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[7]_i_1_n_0                          | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[39]_i_1_n_0                            | Setup_i/util_vector_logic_0/Res[0] |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[47]_i_1_n_0                            | Setup_i/util_vector_logic_0/Res[0] |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[55]_i_1_n_0                            | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][15]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][7]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                1 |              8 |         8.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[2][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                3 |              8 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[63]_i_1_n_0                            | Setup_i/util_vector_logic_0/Res[0] |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][7]_i_1_n_0                       | Setup_i/util_vector_logic_0/Res[0] |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][15]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/mem_read_i_1_n_0                              | Setup_i/util_vector_logic_0/Res[0] |                5 |             10 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/state[4]_i_1_n_0                              | Setup_i/util_vector_logic_0/Res[0] |                5 |             11 |         2.20 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/stateIndexMain[3]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                6 |             12 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_addr[12]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |                5 |             13 |         2.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                7 |             15 |         2.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               14 |             15 |         1.07 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |             15 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[3][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                9 |             15 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               12 |             15 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                9 |             15 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               12 |             15 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               13 |             15 |         1.15 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[4][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               10 |             15 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                7 |             15 |         2.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[2][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |                6 |             15 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][31]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |                9 |             15 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][31]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               12 |             15 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[31]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |               16 |             16 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/CIR[15]_i_1_n_0                               | Setup_i/util_vector_logic_0/Res[0] |                8 |             16 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/aligned_address0                              |                                    |                6 |             16 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                | Setup_i/util_vector_logic_0/Res[0] |               16 |             24 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               14 |             28 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[3][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               21 |             32 |         1.52 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               21 |             32 |         1.52 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[2][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               25 |             32 |         1.28 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               26 |             32 |         1.23 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               20 |             32 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               29 |             32 |         1.10 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               24 |             32 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               17 |             32 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0                          |                                    |                6 |             32 |         5.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               26 |             32 |         1.23 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[4][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               20 |             32 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[63]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |               30 |             32 |         1.07 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               19 |             32 |         1.68 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/addr[31]_i_1_n_0                              | Setup_i/util_vector_logic_0/Res[0] |                8 |             32 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               20 |             32 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               28 |             32 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               16 |             32 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               23 |             32 |         1.39 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               25 |             32 |         1.28 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               31 |             32 |         1.03 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][63]_i_1_n_0                     | Setup_i/util_vector_logic_0/Res[0] |               23 |             32 |         1.39 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/temp_data1[63]_i_1_n_0                        |                                    |               14 |             32 |         2.29 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/temp_data1[31]_i_1_n_0                        |                                    |               15 |             32 |         2.13 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][63]_i_1_n_0                      | Setup_i/util_vector_logic_0/Res[0] |               30 |             32 |         1.07 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/alignedDDR_address0                           |                                    |                5 |             34 |         6.80 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                |                                    |               14 |             44 |         3.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[31]_i_1_n_0                            | Setup_i/util_vector_logic_0/Res[0] |               27 |             46 |         1.70 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument3[63]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |               48 |             64 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_dout[63]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |               31 |             64 |         2.06 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/write_data0                                   |                                    |               22 |             64 |         2.91 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument1[63]_i_1_n_0                         | Setup_i/util_vector_logic_0/Res[0] |               47 |             64 |         1.36 |
+----------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+


