/* SPDX-License-Identifier: MIT */
/*
 * Apple's A9 GPU (G5P, has_apple_g5p): the G5P paths of the PowerVR driver.
 * Built only with -Dimagination-g5p-experimental=true (PVR_APPLE_G5P).
 *
 * G5P follows G9P's shape (pvr_g9p.h, the G9P driver): it keeps the pvr_*
 * object model (devices, command buffers, render passes, descriptors,
 * images, the queue, WSI, pdsc and csbgen) and replaces the pieces that
 * face the hardware through hooks, each in a
 * PVR_HAS_FEATURE(dev_info, apple_g5p) branch of its own. The programs it
 * uploads come from pdsc (PDS) and from the G5P backend in
 * src/imagination/g5p (USC); none is a captured Apple binary.
 */

#ifndef PVR_G5P_H
#define PVR_G5P_H

#include <stdbool.h>
#include <stdint.h>
#include <vulkan/vulkan_core.h>

#include "pvr_common.h"
#include "pvr_macros.h"

struct pvr_cmd_buffer;
struct pvr_device;
struct pvr_render_job;
struct pvr_renderpass_hwsetup_render;
struct pvr_sub_cmd_gfx;
struct pvr_suballoc_bo;

/* Colour-target counts with programs: 1, 2 and 4, the counts with an Apple witness (others are refused) */
#define PVR_G5P_MRT_VARIANTS 3

/*
 * The device-level programs every G5P render uses, uploaded once per
 * device. PDS programs are built with pdsc, USC programs by the G5P
 * backend's generators (src/imagination/g5p/g5p_mrt_programs.h,
 * g5p_usc.h). A kick is the shape the hardware's program registers take: 16
 * bytes of data (the USC program's DOUTU word) and, at +0x20, DOUTU + HALT.
 */
struct pvr_g5p_programs {
   /* PDS: a lone HALT with 16 zero data bytes (the context store and resume
    * tasks, as on G9P, and the TA context program, ta_pds; route (b) on
    * hardware) */
   struct pvr_pds_upload halt;
   /* USC: background clear and end of tile, per target-count variant */
   struct pvr_suballoc_bo *clear_usc[PVR_G5P_MRT_VARIANTS];
   struct pvr_suballoc_bo *eot_usc[PVR_G5P_MRT_VARIANTS];
   /* PDS kicks of the clear programs (PDS_BGRND0's shader) */
   struct pvr_pds_upload clear_kick[PVR_G5P_MRT_VARIANTS];
   /* PDS code: the clear colour's DOUTD (PDS_BGRND0's texunicode; its data,
    * {floats, control}, is per render) and the end of tile, DOUTD of the PBE
    * words then DOUTU of the end-of-tile program (data per render) */
   struct pvr_pds_upload clear_dma, eot;
   /* the TA's end-of-stream program (the render's TA program slot): a
    * branch to the next 64-byte block, padding, end of task; and its kick */
   struct pvr_suballoc_bo *ta_usc;
   struct pvr_pds_upload ta_kick;
   /* the TA scratch the kernel's records point into, and the V2 tables of
    * a render that has none of its own (the template's sizes) */
   struct pvr_suballoc_bo *scratch, *scissor_pool, *dbias_pool;
};

/* G5P's per-device state (pvr_device::g5p), allocated by g5p_device_init() */
struct pvr_g5p_device {
   struct pvr_g5p_programs programs;
};

/* What a G5P render job hands its fragment stream (pvr_render_job::g5p) */
struct pvr_g5p_job {
   uint64_t vdm_va;             /* the control stream, one block */
   uint32_t background[8];      /* PDS_BGRND0..3 (64-bit registers: 8-byte aligned) */
   uint32_t eot[4];             /* EVENT_PIXEL_PDS data, code, info */
   uint32_t vdm_bytes;          /* through STREAM_TERMINATE */
   uint32_t width, height;
   unsigned targets;            /* colour targets, 1, 2 or 4 */
   bool enabled;
};

/* ---- graphics (pvr_arch_g5p_gfx.c, pvr_g5p_nir.c) ---- */

struct pco_g5p_fs_key;
struct pco_g5p_program;
struct pco_g5p_vs_link;
struct pvr_graphics_pipeline;
struct vk_graphics_pipeline_state;

/* The most vertex attributes and fetches of a G5P pipeline (PCO_G5P_MAX_ATTRIBS) */
#define PVR_G5P_MAX_FETCH 16

/* One vertex fetch: a DDMAD of `dwords` from binding `binding` at `offset`
 * into the unified store at dword `ao` (the A9 ICD's g5p_fetch) */
struct pvr_g5p_fetch {
   uint8_t binding, dwords, ao;
   uint32_t offset;
};

/* One common-store upload of the fragment program (the backend's
 * pco_g5p_upload): `kind` a pco_g5p_upload_kind, read at each draw from the
 * bound descriptor (set, binding) + offset bytes (the level of an image-size
 * upload), `dwords` into common-store dword `common` */
#define PVR_G5P_MAX_FS_UPLOADS 12
struct pvr_g5p_upload {
   uint8_t kind, set, binding, dwords;
   uint16_t offset, common;
};

/*
 * A G5P graphics pipeline (pvr_graphics_pipeline::g5p): the programs of its
 * draws, uploaded once, and what each draw's words derive from. The PDS
 * programs are pdsc's, the USC programs the G5P backend's.
 */
struct pvr_g5p_pipeline {
   struct pvr_suballoc_bo *vs_usc, *fs_usc;
   uint32_t vs_usc_size, fs_usc_size;
   /* PDS: the vertex fetch code (VDM_STATE3), the fragment launch (data
    * {DOUTU}, DOUTU.end at +0x20: the PPP shader base), the coefficient
    * program (data, then its code; none without varyings) */
   struct pvr_pds_upload fetch, fs_launch, varying;
   /* static PPP blocks: the varying format (4 words) and the fragment
    * pointers and sizes (6 words) */
   struct pvr_suballoc_bo *static_vary, *static_frag;
   uint32_t static_vary_words[4], static_frag_words[6];
   /* the vertex program: DOUTU temps, output dwords, unified-store size,
    * system values the fetch writes (bit 0 vertex index, 1 instance index)
    * and their registers */
   unsigned vs_temps, vs_outputs, vs_unified, vs_written_temps;
   uint8_t vs_id_mask, vs_id_reg[2];
   unsigned fs_temps;
   unsigned fetch_count;
   struct pvr_g5p_fetch fetch_list[PVR_G5P_MAX_FETCH];
   /* the fragment program discards (punch-through, no triangle merging);
    * it reads a flat varying */
   bool fs_discard, fs_flat;
   /* the fragment program's tile read (pco_g5p_program::blend_mode: 0 none)
    * and colour write mask, for the ISP pass type (pvr_g5p_blend.h) */
   unsigned fs_blend_mode;
   uint8_t fs_write_mask;
   /* the fragment program's uploads (descriptor state, image sizes, blend
    * constants) and their loader, DOUTD per upload from the per-draw data
    * behind UNIFORMDATABASE (no uploads: the device HALT) */
   unsigned fs_num_uploads, fs_common_dwords;
   struct pvr_g5p_upload fs_uploads[PVR_G5P_MAX_FS_UPLOADS];
   struct pvr_pds_upload fs_loader;
};

/* A non-indexed draw (CmdDraw) */
struct pvr_g5p_draw {
   uint32_t count, instances, first, first_instance;
};

/* SPIR-V of one stage -> the G5P backend's program (pvr_g5p_nir.c).
 * false with out->refusal set. */
bool pvr_g5p_compile_stage(const VkPipelineShaderStageCreateInfo *stage_info, bool half_output,
                           const uint8_t *attrib_components, const struct pco_g5p_fs_key *key,
                           const struct pco_g5p_vs_link *link, struct pco_g5p_program *out);

#ifdef PVR_PER_ARCH

VkResult PVR_PER_ARCH(g5p_graphics_pipeline_compile)(struct pvr_device *device,
                                                     const VkGraphicsPipelineCreateInfo *create_info,
                                                     struct pvr_graphics_pipeline *pipeline,
                                                     const struct vk_graphics_pipeline_state *vk_state);
void PVR_PER_ARCH(g5p_graphics_pipeline_destroy)(struct pvr_device *device,
                                                 struct pvr_graphics_pipeline *pipeline);
VkResult PVR_PER_ARCH(g5p_cmd_draw)(struct pvr_cmd_buffer *cmd_buffer, const struct pvr_g5p_draw *draw);
VkResult PVR_PER_ARCH(g5p_cmd_draw_indexed)(struct pvr_cmd_buffer *cmd_buffer);

#   define pvr_arch_g5p_graphics_pipeline_compile PVR_PER_ARCH(g5p_graphics_pipeline_compile)
#   define pvr_arch_g5p_graphics_pipeline_destroy PVR_PER_ARCH(g5p_graphics_pipeline_destroy)
#   define pvr_arch_g5p_cmd_draw PVR_PER_ARCH(g5p_cmd_draw)
#   define pvr_arch_g5p_cmd_draw_indexed PVR_PER_ARCH(g5p_cmd_draw_indexed)

VkResult PVR_PER_ARCH(g5p_device_init)(struct pvr_device *device);
void PVR_PER_ARCH(g5p_device_finish)(struct pvr_device *device);
VkResult PVR_PER_ARCH(g5p_job_init)(struct pvr_cmd_buffer *cmd_buffer,
                                    struct pvr_sub_cmd_gfx *sub_cmd,
                                    const struct pvr_renderpass_hwsetup_render *hw_render,
                                    struct pvr_render_job *job);
uint32_t PVR_PER_ARCH(g5p_frag_stream)(const struct pvr_device *device,
                                       const struct pvr_render_job *job, uint8_t *buf,
                                       uint32_t size);

#   define pvr_arch_g5p_device_init PVR_PER_ARCH(g5p_device_init)
#   define pvr_arch_g5p_device_finish PVR_PER_ARCH(g5p_device_finish)
#   define pvr_arch_g5p_job_init PVR_PER_ARCH(g5p_job_init)
#   define pvr_arch_g5p_frag_stream PVR_PER_ARCH(g5p_frag_stream)

#endif /* PVR_PER_ARCH */

#endif /* PVR_G5P_H */
