<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREBCLKSCLKALIGN</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.111</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\user\CoreBclkSclkAlign.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\test\user\ICB_BclkSclkAlign.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\test\user\PF_CCC_C0.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\test\user\PF_DRI_C0.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl\vlog\test\user\PLL_BclkSclkAlign.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="20"><name>rtl\vlog\core\PLL_BclkSclkAlign.v</name><userFileType>Verilog</userFileType></file><file fileid="21"><name>rtl\vlog\core\ICB_BclkSclkAlign.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>