<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_xdmac.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_xdmac.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_XDMAC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_XDMAC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Extensible DMA Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_XDMAC Extensible DMA Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief XdmacChid hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_xdmac_chid.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_xdmac_chid.html#a48370215d81bb27c628d2e6bb980d979">00042</a>   __O  uint32_t XDMAC_CIE;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x0) Channel Interrupt Enable Register */</span>
<a name="l00043"></a><a class="code" href="struct_xdmac_chid.html#a2a3b070b9623b9b21460f4daf2de232a">00043</a>   __O  uint32_t XDMAC_CID;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x4) Channel Interrupt Disable Register */</span>
<a name="l00044"></a><a class="code" href="struct_xdmac_chid.html#a5a8ac8e72fa0ea26b697c70ff4338c22">00044</a>   __O  uint32_t XDMAC_CIM;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x8) Channel Interrupt Mask Register */</span>
<a name="l00045"></a><a class="code" href="struct_xdmac_chid.html#a5105999966c7ec3deb32f942088364ee">00045</a>   __I  uint32_t XDMAC_CIS;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0xC) Channel Interrupt Status Register */</span>
<a name="l00046"></a><a class="code" href="struct_xdmac_chid.html#ac8ee344a687cdd63e85b77b9ed48d9bc">00046</a>   __IO uint32_t XDMAC_CSA;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x10) Channel Source Address Register */</span>
<a name="l00047"></a><a class="code" href="struct_xdmac_chid.html#ab8fec84591862c9c18a34b7f6948a48c">00047</a>   __IO uint32_t XDMAC_CDA;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x14) Channel Destination Address Register */</span>
<a name="l00048"></a><a class="code" href="struct_xdmac_chid.html#aedf874eb46f9e7ed0f6a45f41709140a">00048</a>   __IO uint32_t XDMAC_CNDA;    <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x18) Channel Next Descriptor Address Register */</span>
<a name="l00049"></a><a class="code" href="struct_xdmac_chid.html#ab6a8a3cc36aa7c26bd124fea6c26ee41">00049</a>   __IO uint32_t XDMAC_CNDC;    <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x1C) Channel Next Descriptor Control Register */</span>
<a name="l00050"></a><a class="code" href="struct_xdmac_chid.html#a769a4033d99e6a45b5b9e560d3e77f17">00050</a>   __IO uint32_t XDMAC_CUBC;    <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x20) Channel Microblock Control Register */</span>
<a name="l00051"></a><a class="code" href="struct_xdmac_chid.html#a986a84a9ee00d34c1d74b04ee725b611">00051</a>   __IO uint32_t XDMAC_CBC;     <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x24) Channel Block Control Register */</span>
<a name="l00052"></a><a class="code" href="struct_xdmac_chid.html#a40e50c30b41f380d7785357798c24064">00052</a>   __IO uint32_t XDMAC_CC;      <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x28) Channel Configuration Register */</span>
<a name="l00053"></a><a class="code" href="struct_xdmac_chid.html#a047398a3a0794fece968f282f45b636f">00053</a>   __IO uint32_t XDMAC_CDS_MSP; <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x2C) Channel Data Stride Memory Set Pattern */</span>
<a name="l00054"></a><a class="code" href="struct_xdmac_chid.html#a7e06f0350dc8af037da55c2a3ea20802">00054</a>   __IO uint32_t XDMAC_CSUS;    <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x30) Channel Source Microblock Stride */</span>
<a name="l00055"></a><a class="code" href="struct_xdmac_chid.html#a9cf9094ee6fa6d8ca235dc5b019df206">00055</a>   __IO uint32_t XDMAC_CDUS;    <span class="comment">/**&lt; \brief (XdmacChid Offset: 0x34) Channel Destination Microblock Stride */</span>
<a name="l00056"></a>00056   __I  uint32_t Reserved1[2];
<a name="l00057"></a>00057 } <a class="code" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a>;<span class="comment"></span>
<a name="l00058"></a>00058 <span class="comment">/** \brief Xdmac hardware registers */</span>
<a name="l00059"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf818f6567ac43dc9885685b5d2fbda3">00059</a> <span class="preprocessor">#define XDMACCHID_NUMBER 24</span>
<a name="l00060"></a><a class="code" href="struct_xdmac.html">00060</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00061"></a><a class="code" href="struct_xdmac.html#a9020084782fdc20ed5f298292d9271a0">00061</a>   __IO uint32_t  XDMAC_GTYPE;                  <span class="comment">/**&lt; \brief (Xdmac Offset: 0x00) Global Type Register */</span>
<a name="l00062"></a><a class="code" href="struct_xdmac.html#af4ed331334658505e35d1d47193c812a">00062</a>   __I  uint32_t  XDMAC_GCFG;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x04) Global Configuration Register */</span>
<a name="l00063"></a><a class="code" href="struct_xdmac.html#af717798bcfaa615bf7eecc7e94be4981">00063</a>   __IO uint32_t  XDMAC_GWAC;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x08) Global Weighted Arbiter Configuration Register */</span>
<a name="l00064"></a><a class="code" href="struct_xdmac.html#a317e5f246410d323d741d8fa59e46115">00064</a>   __O  uint32_t  XDMAC_GIE;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x0C) Global Interrupt Enable Register */</span>
<a name="l00065"></a><a class="code" href="struct_xdmac.html#a6f3414e30f46a0bcdcd34f1e978d5e44">00065</a>   __O  uint32_t  XDMAC_GID;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x10) Global Interrupt Disable Register */</span>
<a name="l00066"></a><a class="code" href="struct_xdmac.html#a2933c65231fe443c5841b815431f2973">00066</a>   __I  uint32_t  XDMAC_GIM;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x14) Global Interrupt Mask Register */</span>
<a name="l00067"></a><a class="code" href="struct_xdmac.html#af51090999592b6d9ac927c1939156de1">00067</a>   __I  uint32_t  XDMAC_GIS;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x18) Global Interrupt Status Register */</span>
<a name="l00068"></a><a class="code" href="struct_xdmac.html#a888fd4e1cd3a0f250e5908e1fba0268c">00068</a>   __O  uint32_t  XDMAC_GE;                     <span class="comment">/**&lt; \brief (Xdmac Offset: 0x1C) Global Channel Enable Register */</span>
<a name="l00069"></a><a class="code" href="struct_xdmac.html#a52262bdbd2c988f1d87a0cbb98f9cb04">00069</a>   __O  uint32_t  XDMAC_GD;                     <span class="comment">/**&lt; \brief (Xdmac Offset: 0x20) Global Channel Disable Register */</span>
<a name="l00070"></a><a class="code" href="struct_xdmac.html#ae21f31aab14d89144e0eccc46a81028f">00070</a>   __I  uint32_t  XDMAC_GS;                     <span class="comment">/**&lt; \brief (Xdmac Offset: 0x24) Global Channel Status Register */</span>
<a name="l00071"></a><a class="code" href="struct_xdmac.html#ada6643c50a81fa3a966bbcd526c92c92">00071</a>   __IO uint32_t  XDMAC_GRS;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x28) Global Channel Read Suspend Register */</span>
<a name="l00072"></a><a class="code" href="struct_xdmac.html#a0b798a0bcf1a4698a117514fce204cae">00072</a>   __IO uint32_t  XDMAC_GWS;                    <span class="comment">/**&lt; \brief (Xdmac Offset: 0x2C) Global Channel Write Suspend Register */</span>
<a name="l00073"></a><a class="code" href="struct_xdmac.html#a5b9b148fbd65ee66068ffaac98f4cdfe">00073</a>   __O  uint32_t  XDMAC_GRWS;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x30) Global Channel Read Write Suspend Register */</span>
<a name="l00074"></a><a class="code" href="struct_xdmac.html#ad80503154b04a9b85fa9e01dd39a9ffa">00074</a>   __O  uint32_t  XDMAC_GRWR;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x34) Global Channel Read Write Resume Register */</span>
<a name="l00075"></a><a class="code" href="struct_xdmac.html#ac0d8e32b993ed718d8e3374680318f3c">00075</a>   __O  uint32_t  XDMAC_GSWR;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x38) Global Channel Software Request Register */</span>
<a name="l00076"></a><a class="code" href="struct_xdmac.html#a367067a338bcf0b70ab601b93ac65810">00076</a>   __I  uint32_t  XDMAC_GSWS;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x3C) Global Channel Software Request Status Register */</span>
<a name="l00077"></a><a class="code" href="struct_xdmac.html#a1cfecf3e892a413632bb605a67bdc109">00077</a>   __O  uint32_t  XDMAC_GSWF;                   <span class="comment">/**&lt; \brief (Xdmac Offset: 0x40) Global Channel Software Flush Request Register */</span>
<a name="l00078"></a>00078   __I  uint32_t  Reserved1[3];
<a name="l00079"></a><a class="code" href="struct_xdmac.html#abdc68816f56e9843df7003e253afc43d">00079</a>        <a class="code" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> XDMAC_CHID[XDMACCHID_NUMBER]; <span class="comment">/**&lt; \brief (Xdmac Offset: 0x50) chid = 0 .. 23 */</span>
<a name="l00080"></a>00080 } <a class="code" href="struct_xdmac.html">Xdmac</a>;
<a name="l00081"></a>00081 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00082"></a>00082 <span class="comment">/* -------- XDMAC_GTYPE : (XDMAC Offset: 0x00) Global Type Register -------- */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define XDMAC_GTYPE_NB_CH_Pos 0</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga328569748b28b82889b721d39052d718">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GTYPE_NB_CH_Msk (0x1fu &lt;&lt; XDMAC_GTYPE_NB_CH_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GTYPE) Number of Channels Minus One */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define XDMAC_GTYPE_NB_CH(value) ((XDMAC_GTYPE_NB_CH_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_NB_CH_Pos)))</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GTYPE_FIFO_SZ_Pos 5</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga08a59d0d9db12238e0dc10d4ea8697f7">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GTYPE_FIFO_SZ_Msk (0x7ffu &lt;&lt; XDMAC_GTYPE_FIFO_SZ_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GTYPE) Number of Bytes */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define XDMAC_GTYPE_FIFO_SZ(value) ((XDMAC_GTYPE_FIFO_SZ_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_FIFO_SZ_Pos)))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GTYPE_NB_REQ_Pos 16</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a8056bc749cb1b851a8728e052ff8df">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GTYPE_NB_REQ_Msk (0x7fu &lt;&lt; XDMAC_GTYPE_NB_REQ_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GTYPE) Number of Peripheral Requests Minus One */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define XDMAC_GTYPE_NB_REQ(value) ((XDMAC_GTYPE_NB_REQ_Msk &amp; ((value) &lt;&lt; XDMAC_GTYPE_NB_REQ_Pos)))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_GCFG : (XDMAC Offset: 0x04) Global Configuration Register -------- */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaee684143af79eee039c09e5a64870e95">00093</a> <span class="preprocessor">#define XDMAC_GCFG_CGDISREG (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GCFG) Configuration Registers Clock Gating Disable */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaaa6336ac2d9b3688e8b0fb95227a9bd6">00094</a> <span class="preprocessor">#define XDMAC_GCFG_CGDISPIPE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GCFG) Pipeline Clock Gating Disable */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab0fb4ebc87f4c98e10897ad63dc6aa3d">00095</a> <span class="preprocessor">#define XDMAC_GCFG_CGDISFIFO (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GCFG) FIFO Clock Gating Disable */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf607a7afb3abbff0edc4564639b97540">00096</a> <span class="preprocessor">#define XDMAC_GCFG_CGDISIF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GCFG) Bus Interface Clock Gating Disable */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga40712994203cadf3b6c5707382388c4d">00097</a> <span class="preprocessor">#define XDMAC_GCFG_BXKBEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GCFG) Boundary X Kilobyte Enable */</span>
<a name="l00098"></a>00098 <span class="comment">/* -------- XDMAC_GWAC : (XDMAC Offset: 0x08) Global Weighted Arbiter Configuration Register -------- */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define XDMAC_GWAC_PW0_Pos 0</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadef4291ddb2a151ed09ecc0996539a65">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW0_Msk (0xfu &lt;&lt; XDMAC_GWAC_PW0_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GWAC) Pool Weight 0 */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define XDMAC_GWAC_PW0(value) ((XDMAC_GWAC_PW0_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW0_Pos)))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW1_Pos 4</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9c49f40eca71d1ed56b31aef5a806622">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW1_Msk (0xfu &lt;&lt; XDMAC_GWAC_PW1_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GWAC) Pool Weight 1 */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define XDMAC_GWAC_PW1(value) ((XDMAC_GWAC_PW1_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW1_Pos)))</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW2_Pos 8</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga39726505d8cc18f46068e7f61ffbcaf9">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW2_Msk (0xfu &lt;&lt; XDMAC_GWAC_PW2_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GWAC) Pool Weight 2 */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define XDMAC_GWAC_PW2(value) ((XDMAC_GWAC_PW2_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW2_Pos)))</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW3_Pos 12</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac31acc6cafab418535e14afff5007dcb">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_GWAC_PW3_Msk (0xfu &lt;&lt; XDMAC_GWAC_PW3_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_GWAC) Pool Weight 3 */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define XDMAC_GWAC_PW3(value) ((XDMAC_GWAC_PW3_Msk &amp; ((value) &lt;&lt; XDMAC_GWAC_PW3_Pos)))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_GIE : (XDMAC Offset: 0x0C) Global Interrupt Enable Register -------- */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadbbadf876f62ef83f1c74c0052f7a93b">00112</a> <span class="preprocessor">#define XDMAC_GIE_IE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 0 Interrupt Enable Bit */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2af267fc97c04d7f816385899844ead4">00113</a> <span class="preprocessor">#define XDMAC_GIE_IE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 1 Interrupt Enable Bit */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadd3f86aa5900db703e5714a436cdaa79">00114</a> <span class="preprocessor">#define XDMAC_GIE_IE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 2 Interrupt Enable Bit */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac4600c391ee82c49736d445c177c5ab0">00115</a> <span class="preprocessor">#define XDMAC_GIE_IE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 3 Interrupt Enable Bit */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1a7d8d676a346b330b540dd15b67648a">00116</a> <span class="preprocessor">#define XDMAC_GIE_IE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 4 Interrupt Enable Bit */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaac60864eb52c0ae64f8deb0367203eec">00117</a> <span class="preprocessor">#define XDMAC_GIE_IE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 5 Interrupt Enable Bit */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaab76640bd56c7730ca7897937d8b1aaf">00118</a> <span class="preprocessor">#define XDMAC_GIE_IE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 6 Interrupt Enable Bit */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga15ab42a45435846e087233dad7d134b4">00119</a> <span class="preprocessor">#define XDMAC_GIE_IE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 7 Interrupt Enable Bit */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad2ed7c6cd88101bb19a6e8667635ce34">00120</a> <span class="preprocessor">#define XDMAC_GIE_IE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 8 Interrupt Enable Bit */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0671e27ceb6465349cd2a404e9966a0f">00121</a> <span class="preprocessor">#define XDMAC_GIE_IE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 9 Interrupt Enable Bit */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6991fba6daf220729f3fea17454f4dc3">00122</a> <span class="preprocessor">#define XDMAC_GIE_IE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 10 Interrupt Enable Bit */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6716033130387971fa801ac0b3765602">00123</a> <span class="preprocessor">#define XDMAC_GIE_IE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 11 Interrupt Enable Bit */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa61d7502e1771149ca873f96ca6fd241">00124</a> <span class="preprocessor">#define XDMAC_GIE_IE12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 12 Interrupt Enable Bit */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga500f9c7036940c7f5502e5b3e96500a0">00125</a> <span class="preprocessor">#define XDMAC_GIE_IE13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 13 Interrupt Enable Bit */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac7d4e1ba59050c1d61e1ef76e631b69d">00126</a> <span class="preprocessor">#define XDMAC_GIE_IE14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 14 Interrupt Enable Bit */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2579d9d4258c77f029bc7c1c8cbfdb78">00127</a> <span class="preprocessor">#define XDMAC_GIE_IE15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 15 Interrupt Enable Bit */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadb36202f8976f63fe5d6aaabf6a27e8f">00128</a> <span class="preprocessor">#define XDMAC_GIE_IE16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 16 Interrupt Enable Bit */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabf4db38e40902cf91e7bad012e275b32">00129</a> <span class="preprocessor">#define XDMAC_GIE_IE17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 17 Interrupt Enable Bit */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga82fcb4a7ef1c4e04af140572f17e365b">00130</a> <span class="preprocessor">#define XDMAC_GIE_IE18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 18 Interrupt Enable Bit */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfd8d16862f137ca4703a3eeefb59a12">00131</a> <span class="preprocessor">#define XDMAC_GIE_IE19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 19 Interrupt Enable Bit */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1cb2f5ad39f8406f598c865da4424d1d">00132</a> <span class="preprocessor">#define XDMAC_GIE_IE20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 20 Interrupt Enable Bit */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab242bc36c3ee83a624326e0efb805d3e">00133</a> <span class="preprocessor">#define XDMAC_GIE_IE21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 21 Interrupt Enable Bit */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacf583723841f01cf3728225721c70bcb">00134</a> <span class="preprocessor">#define XDMAC_GIE_IE22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 22 Interrupt Enable Bit */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b30667a452f99a51e48982ccf791c3e">00135</a> <span class="preprocessor">#define XDMAC_GIE_IE23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GIE) XDMAC Channel 23 Interrupt Enable Bit */</span>
<a name="l00136"></a>00136 <span class="comment">/* -------- XDMAC_GID : (XDMAC Offset: 0x10) Global Interrupt Disable Register -------- */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad6223e655e18ead0fcce4d7629e93dae">00137</a> <span class="preprocessor">#define XDMAC_GID_ID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 0 Interrupt Disable Bit */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7c0a6cdf1cc2b43b5be39585f239c487">00138</a> <span class="preprocessor">#define XDMAC_GID_ID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 1 Interrupt Disable Bit */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga63617a482449eabce076405ae57d4b54">00139</a> <span class="preprocessor">#define XDMAC_GID_ID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 2 Interrupt Disable Bit */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga136f76879d303af15fb3646adad852f2">00140</a> <span class="preprocessor">#define XDMAC_GID_ID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 3 Interrupt Disable Bit */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabdaf24b8013b864621da9275ee386e5f">00141</a> <span class="preprocessor">#define XDMAC_GID_ID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 4 Interrupt Disable Bit */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga20599a64f9830380ef0a9c31f259f12f">00142</a> <span class="preprocessor">#define XDMAC_GID_ID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 5 Interrupt Disable Bit */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9109603d6ec4e71d46b8b0fc55fe18e6">00143</a> <span class="preprocessor">#define XDMAC_GID_ID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 6 Interrupt Disable Bit */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaccc124840ee1fe21d2e8cce5acc848f6">00144</a> <span class="preprocessor">#define XDMAC_GID_ID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 7 Interrupt Disable Bit */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b16d74449a13430beb076c383f29d06">00145</a> <span class="preprocessor">#define XDMAC_GID_ID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 8 Interrupt Disable Bit */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaadd7f612f8967340698c4ddbb97b1c89">00146</a> <span class="preprocessor">#define XDMAC_GID_ID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 9 Interrupt Disable Bit */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab01136f6cf6c393d5aad46664de6d156">00147</a> <span class="preprocessor">#define XDMAC_GID_ID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 10 Interrupt Disable Bit */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad8ac063bf335f123b4bbc71846a444f3">00148</a> <span class="preprocessor">#define XDMAC_GID_ID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 11 Interrupt Disable Bit */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac51763ac5a6d82aed8f3cb532a5aedfc">00149</a> <span class="preprocessor">#define XDMAC_GID_ID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 12 Interrupt Disable Bit */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga44acd2a0c8a409f745db7bad4db9b3aa">00150</a> <span class="preprocessor">#define XDMAC_GID_ID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 13 Interrupt Disable Bit */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaea9633a73f772ded8916111422e4b393">00151</a> <span class="preprocessor">#define XDMAC_GID_ID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 14 Interrupt Disable Bit */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9e73b64488afdc1273052c8c9d9de89f">00152</a> <span class="preprocessor">#define XDMAC_GID_ID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 15 Interrupt Disable Bit */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gada2bac26acfeb71f245776a5791c59cc">00153</a> <span class="preprocessor">#define XDMAC_GID_ID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 16 Interrupt Disable Bit */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b006fcdf5075da27c33cda0e086c36f">00154</a> <span class="preprocessor">#define XDMAC_GID_ID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 17 Interrupt Disable Bit */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga05cc9622f438622e2eda8fe889acff20">00155</a> <span class="preprocessor">#define XDMAC_GID_ID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 18 Interrupt Disable Bit */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a91dac9ad1ffc4b866e5b245af09679">00156</a> <span class="preprocessor">#define XDMAC_GID_ID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 19 Interrupt Disable Bit */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga08dccbe7002e661de088d758556669e9">00157</a> <span class="preprocessor">#define XDMAC_GID_ID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 20 Interrupt Disable Bit */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5a34cf2d8f8e9ec0826a3cece37ac469">00158</a> <span class="preprocessor">#define XDMAC_GID_ID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 21 Interrupt Disable Bit */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2338ff2bd4f86afdcbfa7d0913756686">00159</a> <span class="preprocessor">#define XDMAC_GID_ID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 22 Interrupt Disable Bit */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f24488e7defdafa4925c263a8bf11de">00160</a> <span class="preprocessor">#define XDMAC_GID_ID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GID) XDMAC Channel 23 Interrupt Disable Bit */</span>
<a name="l00161"></a>00161 <span class="comment">/* -------- XDMAC_GIM : (XDMAC Offset: 0x14) Global Interrupt Mask Register -------- */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaea5735d09f16def6693e242d66de4044">00162</a> <span class="preprocessor">#define XDMAC_GIM_IM0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 0 Interrupt Mask Bit */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8d8b5af5d9a210c3f9fc1a2efa2a296d">00163</a> <span class="preprocessor">#define XDMAC_GIM_IM1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 1 Interrupt Mask Bit */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad9079ddc14260cc704ada3e29d89489b">00164</a> <span class="preprocessor">#define XDMAC_GIM_IM2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 2 Interrupt Mask Bit */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga22aa8be0150570e8e3383e37094c9fbb">00165</a> <span class="preprocessor">#define XDMAC_GIM_IM3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 3 Interrupt Mask Bit */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5317bf1a98f6a56f0eb1058b0fd79daa">00166</a> <span class="preprocessor">#define XDMAC_GIM_IM4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 4 Interrupt Mask Bit */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga852cfb379d37b1a185a162db9a5283ac">00167</a> <span class="preprocessor">#define XDMAC_GIM_IM5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 5 Interrupt Mask Bit */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac52a33a5c4cc9b86d5da9d494a2858bf">00168</a> <span class="preprocessor">#define XDMAC_GIM_IM6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 6 Interrupt Mask Bit */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1025f6c916b7c5ec58134dc82bbfee84">00169</a> <span class="preprocessor">#define XDMAC_GIM_IM7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 7 Interrupt Mask Bit */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga492c9f7af8cf57bfb69e195c679b363b">00170</a> <span class="preprocessor">#define XDMAC_GIM_IM8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 8 Interrupt Mask Bit */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafb032f5d027c70c0eebf91cb6ddf5d1b">00171</a> <span class="preprocessor">#define XDMAC_GIM_IM9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 9 Interrupt Mask Bit */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa5475c9c18b5db0fc31133402953ca37">00172</a> <span class="preprocessor">#define XDMAC_GIM_IM10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 10 Interrupt Mask Bit */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a1147aa2d18de1fcfd7b8a37e04773d">00173</a> <span class="preprocessor">#define XDMAC_GIM_IM11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 11 Interrupt Mask Bit */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga34dd5e05cf86ee11909de04b3ff5419e">00174</a> <span class="preprocessor">#define XDMAC_GIM_IM12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 12 Interrupt Mask Bit */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4611f66b54a21c17a173adb0781a8f95">00175</a> <span class="preprocessor">#define XDMAC_GIM_IM13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 13 Interrupt Mask Bit */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4a85edf110e3c5495df8c57a6d627795">00176</a> <span class="preprocessor">#define XDMAC_GIM_IM14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 14 Interrupt Mask Bit */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabf4db71518e316b155b931bbe7c702af">00177</a> <span class="preprocessor">#define XDMAC_GIM_IM15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 15 Interrupt Mask Bit */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4e45fc2e30ae669b5d6d62bbf6df3bc4">00178</a> <span class="preprocessor">#define XDMAC_GIM_IM16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 16 Interrupt Mask Bit */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadc87fdc846591e0952372bdd44e718f2">00179</a> <span class="preprocessor">#define XDMAC_GIM_IM17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 17 Interrupt Mask Bit */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac9ba7abdd98352fb65f6946af72a58a6">00180</a> <span class="preprocessor">#define XDMAC_GIM_IM18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 18 Interrupt Mask Bit */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3199699de67040aa4e178a18daa4a98a">00181</a> <span class="preprocessor">#define XDMAC_GIM_IM19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 19 Interrupt Mask Bit */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf21fd73ed12d64f2769ebc683fdf7423">00182</a> <span class="preprocessor">#define XDMAC_GIM_IM20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 20 Interrupt Mask Bit */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga05e14aae00dc2892375b5e19f3170336">00183</a> <span class="preprocessor">#define XDMAC_GIM_IM21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 21 Interrupt Mask Bit */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga43b6b9d6aaadf0988683b0eb40e750bc">00184</a> <span class="preprocessor">#define XDMAC_GIM_IM22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 22 Interrupt Mask Bit */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3f9dff2633a35cd73b1830b16a2fe4f9">00185</a> <span class="preprocessor">#define XDMAC_GIM_IM23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GIM) XDMAC Channel 23 Interrupt Mask Bit */</span>
<a name="l00186"></a>00186 <span class="comment">/* -------- XDMAC_GIS : (XDMAC Offset: 0x18) Global Interrupt Status Register -------- */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf450b51a279db6b8d3b33fed3a8c1fd0">00187</a> <span class="preprocessor">#define XDMAC_GIS_IS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 0 Interrupt Status Bit */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacdc4f97368ca2faf016b4656abf76352">00188</a> <span class="preprocessor">#define XDMAC_GIS_IS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 1 Interrupt Status Bit */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaad6b50edce8df75a1e8826ff18bec840">00189</a> <span class="preprocessor">#define XDMAC_GIS_IS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 2 Interrupt Status Bit */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga46dc212b877bc41d3adde293a2d0489e">00190</a> <span class="preprocessor">#define XDMAC_GIS_IS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 3 Interrupt Status Bit */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab83e7f9e1c0fd2725946ec491c68c842">00191</a> <span class="preprocessor">#define XDMAC_GIS_IS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 4 Interrupt Status Bit */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad2ab9452a1d9fedb96b4e85f58373bd0">00192</a> <span class="preprocessor">#define XDMAC_GIS_IS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 5 Interrupt Status Bit */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae8fc9f0c7e15efbce32b1a55002256fb">00193</a> <span class="preprocessor">#define XDMAC_GIS_IS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 6 Interrupt Status Bit */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3751dd2b334d0791295c98938d7254e7">00194</a> <span class="preprocessor">#define XDMAC_GIS_IS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 7 Interrupt Status Bit */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga71064a246464247923d65f807efffb33">00195</a> <span class="preprocessor">#define XDMAC_GIS_IS8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 8 Interrupt Status Bit */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf99577cfbfc930e2f4cb2c660febc9b7">00196</a> <span class="preprocessor">#define XDMAC_GIS_IS9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 9 Interrupt Status Bit */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5cd4b2fdc22c3850c737566c7d52c95b">00197</a> <span class="preprocessor">#define XDMAC_GIS_IS10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 10 Interrupt Status Bit */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f391f03d6a9abf76c17d55bdec52e42">00198</a> <span class="preprocessor">#define XDMAC_GIS_IS11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 11 Interrupt Status Bit */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga89146b8e65b8970f50430d6038456c22">00199</a> <span class="preprocessor">#define XDMAC_GIS_IS12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 12 Interrupt Status Bit */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf30192e2dbf6e6f897e3f9df77deb154">00200</a> <span class="preprocessor">#define XDMAC_GIS_IS13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 13 Interrupt Status Bit */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga64c50ded9329f01b7b90a73a0e791c13">00201</a> <span class="preprocessor">#define XDMAC_GIS_IS14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 14 Interrupt Status Bit */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11899dbc7d75d084ec3119b673498602">00202</a> <span class="preprocessor">#define XDMAC_GIS_IS15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 15 Interrupt Status Bit */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga57e5b26aac09e37ea56cdab1d6783f2f">00203</a> <span class="preprocessor">#define XDMAC_GIS_IS16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 16 Interrupt Status Bit */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga61c533f3a05c83c31f9bc490b01ed918">00204</a> <span class="preprocessor">#define XDMAC_GIS_IS17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 17 Interrupt Status Bit */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacce7a0751bbc5aee765b5ce073f8b480">00205</a> <span class="preprocessor">#define XDMAC_GIS_IS18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 18 Interrupt Status Bit */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga86b78d0f5c2ba23059eab72da3be00c2">00206</a> <span class="preprocessor">#define XDMAC_GIS_IS19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 19 Interrupt Status Bit */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0e6e8908254acfba38534d2ff0888ad6">00207</a> <span class="preprocessor">#define XDMAC_GIS_IS20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 20 Interrupt Status Bit */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac295c95899f625f0e4cda67eb419d947">00208</a> <span class="preprocessor">#define XDMAC_GIS_IS21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 21 Interrupt Status Bit */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga082976f9bd28175bf176a0d18b189f32">00209</a> <span class="preprocessor">#define XDMAC_GIS_IS22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 22 Interrupt Status Bit */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafc5c854a9b221358cf44924baaa0131b">00210</a> <span class="preprocessor">#define XDMAC_GIS_IS23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GIS) XDMAC Channel 23 Interrupt Status Bit */</span>
<a name="l00211"></a>00211 <span class="comment">/* -------- XDMAC_GE : (XDMAC Offset: 0x1C) Global Channel Enable Register -------- */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8170d942b70d7965be1fbd8a25ac338c">00212</a> <span class="preprocessor">#define XDMAC_GE_EN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 0 Enable Bit */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad73af77e7736ee161eb3b1729b1dd5ac">00213</a> <span class="preprocessor">#define XDMAC_GE_EN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 1 Enable Bit */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2d25e38a6c8711e483a1aa5cbc1ee759">00214</a> <span class="preprocessor">#define XDMAC_GE_EN2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 2 Enable Bit */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac8966be573efb792792f1fc52dbb4d24">00215</a> <span class="preprocessor">#define XDMAC_GE_EN3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 3 Enable Bit */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b63a679fd60e87894a596a83d547f23">00216</a> <span class="preprocessor">#define XDMAC_GE_EN4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 4 Enable Bit */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga641516d0a48d3b59b724515cdc5cfa05">00217</a> <span class="preprocessor">#define XDMAC_GE_EN5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 5 Enable Bit */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7184479e8e6e51d8d85dde6969a48f08">00218</a> <span class="preprocessor">#define XDMAC_GE_EN6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 6 Enable Bit */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga71423804c462e25f409c85b03c2e6e19">00219</a> <span class="preprocessor">#define XDMAC_GE_EN7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 7 Enable Bit */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae2045022596d426867532b0f843ee8e0">00220</a> <span class="preprocessor">#define XDMAC_GE_EN8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 8 Enable Bit */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac02caa59bd030c77c6395e45f861c036">00221</a> <span class="preprocessor">#define XDMAC_GE_EN9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 9 Enable Bit */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2d8008d0aa8872e6ef9bf64f538e1993">00222</a> <span class="preprocessor">#define XDMAC_GE_EN10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 10 Enable Bit */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga013492b60af861be681c5f4228cd5bad">00223</a> <span class="preprocessor">#define XDMAC_GE_EN11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 11 Enable Bit */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3c1cecb0d289dd49c841007acce6d9ae">00224</a> <span class="preprocessor">#define XDMAC_GE_EN12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 12 Enable Bit */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8e0ac8f5deaca114b846161bf1eb8d75">00225</a> <span class="preprocessor">#define XDMAC_GE_EN13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 13 Enable Bit */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5bd35693eb84fa1e3ee7b0f5e880bf7a">00226</a> <span class="preprocessor">#define XDMAC_GE_EN14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 14 Enable Bit */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b0df7bf6997e2dd570485f419cbff60">00227</a> <span class="preprocessor">#define XDMAC_GE_EN15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 15 Enable Bit */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga300f9caa0c3553e6c573db532bf2eba8">00228</a> <span class="preprocessor">#define XDMAC_GE_EN16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 16 Enable Bit */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa3efea4f525d14fad59327566e4ec765">00229</a> <span class="preprocessor">#define XDMAC_GE_EN17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 17 Enable Bit */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga916599ce08376cfd58416b64610b4557">00230</a> <span class="preprocessor">#define XDMAC_GE_EN18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 18 Enable Bit */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacf97937c1ee54faf1bd7544ea34606d0">00231</a> <span class="preprocessor">#define XDMAC_GE_EN19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 19 Enable Bit */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga08a23ef24a9217a609aa129d6babf19e">00232</a> <span class="preprocessor">#define XDMAC_GE_EN20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 20 Enable Bit */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacd6eb4a1b55b172fa27dcdcf0faadc5b">00233</a> <span class="preprocessor">#define XDMAC_GE_EN21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 21 Enable Bit */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga78fd9156a5a27e5496cd3479c1e9a152">00234</a> <span class="preprocessor">#define XDMAC_GE_EN22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 22 Enable Bit */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c782281191233ca112bd2852f44e161">00235</a> <span class="preprocessor">#define XDMAC_GE_EN23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GE) XDMAC Channel 23 Enable Bit */</span>
<a name="l00236"></a>00236 <span class="comment">/* -------- XDMAC_GD : (XDMAC Offset: 0x20) Global Channel Disable Register -------- */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga94435fab84d489c652c9d136f548f0fa">00237</a> <span class="preprocessor">#define XDMAC_GD_DI0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 0 Disable Bit */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga615e876348858f2058b7ac2d31c0de74">00238</a> <span class="preprocessor">#define XDMAC_GD_DI1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 1 Disable Bit */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f4a8795e564061a6a7acf7eb6028168">00239</a> <span class="preprocessor">#define XDMAC_GD_DI2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 2 Disable Bit */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga984c3c35241ce9064d60d320618aaf2d">00240</a> <span class="preprocessor">#define XDMAC_GD_DI3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 3 Disable Bit */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae9e0aedd3de507bf8a06c4e8986d2c07">00241</a> <span class="preprocessor">#define XDMAC_GD_DI4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 4 Disable Bit */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga60d916de2e46fe413e227be2f89c34c6">00242</a> <span class="preprocessor">#define XDMAC_GD_DI5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 5 Disable Bit */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa05294e7a420d40c8caf6015b97855ea">00243</a> <span class="preprocessor">#define XDMAC_GD_DI6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 6 Disable Bit */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga62ee1b40020bcd4d376e86b78fda684b">00244</a> <span class="preprocessor">#define XDMAC_GD_DI7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 7 Disable Bit */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga583d6b7ae7a7b0bc597d346eb0fce30e">00245</a> <span class="preprocessor">#define XDMAC_GD_DI8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 8 Disable Bit */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga32a4c1cde4529c6e36f773ad59096f35">00246</a> <span class="preprocessor">#define XDMAC_GD_DI9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 9 Disable Bit */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d01dfa12505dea9cc2ec67b9050eee6">00247</a> <span class="preprocessor">#define XDMAC_GD_DI10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 10 Disable Bit */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8dea29efc83a6c4bab3976289db2d0ad">00248</a> <span class="preprocessor">#define XDMAC_GD_DI11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 11 Disable Bit */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabb333481cdf65ef6f5c2f3c556f374ea">00249</a> <span class="preprocessor">#define XDMAC_GD_DI12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 12 Disable Bit */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4310a5e9b1859011cd715852e41be37c">00250</a> <span class="preprocessor">#define XDMAC_GD_DI13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 13 Disable Bit */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaec1ccad71fdc07b3d00f9ac69656610d">00251</a> <span class="preprocessor">#define XDMAC_GD_DI14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 14 Disable Bit */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa05c8f0bdae9410d6f7ae6e46b923ce1">00252</a> <span class="preprocessor">#define XDMAC_GD_DI15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 15 Disable Bit */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e0b291279e8425d971f032c96def559">00253</a> <span class="preprocessor">#define XDMAC_GD_DI16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 16 Disable Bit */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac1ef9df7d2953111a2c8732738123219">00254</a> <span class="preprocessor">#define XDMAC_GD_DI17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 17 Disable Bit */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga41f440aac9ed36e1cf623eaba35e0858">00255</a> <span class="preprocessor">#define XDMAC_GD_DI18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 18 Disable Bit */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2beedb10ec9be2288aef8483107ce498">00256</a> <span class="preprocessor">#define XDMAC_GD_DI19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 19 Disable Bit */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga90e4d1da2f64d5c4cc1b8a7474a07ab6">00257</a> <span class="preprocessor">#define XDMAC_GD_DI20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 20 Disable Bit */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa3e8934d6f3a2c0d8ad798847f06436d">00258</a> <span class="preprocessor">#define XDMAC_GD_DI21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 21 Disable Bit */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7589783f4a9b90b5fa21d1284d336b9d">00259</a> <span class="preprocessor">#define XDMAC_GD_DI22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 22 Disable Bit */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga85609f40a3a6d18b03a9a3bc3ee5de19">00260</a> <span class="preprocessor">#define XDMAC_GD_DI23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GD) XDMAC Channel 23 Disable Bit */</span>
<a name="l00261"></a>00261 <span class="comment">/* -------- XDMAC_GS : (XDMAC Offset: 0x24) Global Channel Status Register -------- */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1f281dddcd304f6c3640871b46ef30a4">00262</a> <span class="preprocessor">#define XDMAC_GS_ST0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 0 Status Bit */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabb3c1766ca6777455a6a8335c2735547">00263</a> <span class="preprocessor">#define XDMAC_GS_ST1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 1 Status Bit */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaad2372e10666a467e53851c022f0fe35">00264</a> <span class="preprocessor">#define XDMAC_GS_ST2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 2 Status Bit */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b4380ef3dfccc3adaa46148e04a949b">00265</a> <span class="preprocessor">#define XDMAC_GS_ST3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 3 Status Bit */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga41a6875632aaa59c36dc449d641f8907">00266</a> <span class="preprocessor">#define XDMAC_GS_ST4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 4 Status Bit */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga66cec1166d66f2dcabcf376fe894184d">00267</a> <span class="preprocessor">#define XDMAC_GS_ST5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 5 Status Bit */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae09a23f4736036595854f6e0eb2720de">00268</a> <span class="preprocessor">#define XDMAC_GS_ST6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 6 Status Bit */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga50982e0944397fc3dbed8ce5233e28e7">00269</a> <span class="preprocessor">#define XDMAC_GS_ST7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 7 Status Bit */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga90636833999e6bf9db85e8060da2a7a8">00270</a> <span class="preprocessor">#define XDMAC_GS_ST8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 8 Status Bit */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab355da0dda85d8c175f3c4d020856a69">00271</a> <span class="preprocessor">#define XDMAC_GS_ST9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 9 Status Bit */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga83a7b44661d7cd702a7073c33e1b9c17">00272</a> <span class="preprocessor">#define XDMAC_GS_ST10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 10 Status Bit */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga90df4b5b1f5c6f95c34d394957f81dcb">00273</a> <span class="preprocessor">#define XDMAC_GS_ST11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 11 Status Bit */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga75d250625c62a582c67d0b00ad312aee">00274</a> <span class="preprocessor">#define XDMAC_GS_ST12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 12 Status Bit */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5232688a8548b3cdb7eae8758789a653">00275</a> <span class="preprocessor">#define XDMAC_GS_ST13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 13 Status Bit */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9bf00e94409a21d2e8c7c58a7fccf06d">00276</a> <span class="preprocessor">#define XDMAC_GS_ST14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 14 Status Bit */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga08aff7222448401014b175658aa70b91">00277</a> <span class="preprocessor">#define XDMAC_GS_ST15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 15 Status Bit */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga35b503104ab3b30af069a9b7424ba86d">00278</a> <span class="preprocessor">#define XDMAC_GS_ST16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 16 Status Bit */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga02397991ddd0012a38902046d897eda9">00279</a> <span class="preprocessor">#define XDMAC_GS_ST17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 17 Status Bit */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9161260910ed5f8b9f414efae94c0cc3">00280</a> <span class="preprocessor">#define XDMAC_GS_ST18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 18 Status Bit */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga91998b4a38f5e4a13c94fe6cb234f90a">00281</a> <span class="preprocessor">#define XDMAC_GS_ST19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 19 Status Bit */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f88aaf3cba4427ccc4f787a586152ee">00282</a> <span class="preprocessor">#define XDMAC_GS_ST20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 20 Status Bit */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfa1a36ea67f27dc90570c4700fd44ab">00283</a> <span class="preprocessor">#define XDMAC_GS_ST21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 21 Status Bit */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1aa6ebb0d48c2768233a8d90d7d0fcd6">00284</a> <span class="preprocessor">#define XDMAC_GS_ST22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 22 Status Bit */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8127f732f32134d5594e53b8ed3af43b">00285</a> <span class="preprocessor">#define XDMAC_GS_ST23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GS) XDMAC Channel 23 Status Bit */</span>
<a name="l00286"></a>00286 <span class="comment">/* -------- XDMAC_GRS : (XDMAC Offset: 0x28) Global Channel Read Suspend Register -------- */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabdaaff68652ca4eea25d319bd4ba9332">00287</a> <span class="preprocessor">#define XDMAC_GRS_RS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 0 Read Suspend Bit */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3187e2816f38472e4c7f86a8d465a987">00288</a> <span class="preprocessor">#define XDMAC_GRS_RS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 1 Read Suspend Bit */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ec127b13d81545d1a3bf5143df25066">00289</a> <span class="preprocessor">#define XDMAC_GRS_RS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 2 Read Suspend Bit */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga56b12b2c3164d44feaf69ae4e6f380f0">00290</a> <span class="preprocessor">#define XDMAC_GRS_RS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 3 Read Suspend Bit */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga71c76db137cc27c106f1e16685a2e664">00291</a> <span class="preprocessor">#define XDMAC_GRS_RS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 4 Read Suspend Bit */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5630777e39d56d67681255f2b92e6690">00292</a> <span class="preprocessor">#define XDMAC_GRS_RS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 5 Read Suspend Bit */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga29240606751efde1eddddee0a69f794d">00293</a> <span class="preprocessor">#define XDMAC_GRS_RS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 6 Read Suspend Bit */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga97bfb9613268310cc105e266a5de67db">00294</a> <span class="preprocessor">#define XDMAC_GRS_RS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 7 Read Suspend Bit */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga32b8fc593e4e6fa2c960be97a0438b3d">00295</a> <span class="preprocessor">#define XDMAC_GRS_RS8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 8 Read Suspend Bit */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae8e9520a4093611786252db38cc1a16f">00296</a> <span class="preprocessor">#define XDMAC_GRS_RS9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 9 Read Suspend Bit */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5ee728d5a4eabfd95eb0a4dffd027b8b">00297</a> <span class="preprocessor">#define XDMAC_GRS_RS10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 10 Read Suspend Bit */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac7504e9bed30b1c2566b60e7a8b70e6e">00298</a> <span class="preprocessor">#define XDMAC_GRS_RS11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 11 Read Suspend Bit */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6a24ee94942af8b768dec6da7b542a53">00299</a> <span class="preprocessor">#define XDMAC_GRS_RS12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 12 Read Suspend Bit */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga869ea958b0e4e235b5621100e1a4b5e8">00300</a> <span class="preprocessor">#define XDMAC_GRS_RS13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 13 Read Suspend Bit */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf994213094562d9cecc354c5e44bd950">00301</a> <span class="preprocessor">#define XDMAC_GRS_RS14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 14 Read Suspend Bit */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga969f17c7bc5f39fb295fb1b0d0c603a7">00302</a> <span class="preprocessor">#define XDMAC_GRS_RS15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 15 Read Suspend Bit */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabb4ed21e866632b3c359e0ac8882bd20">00303</a> <span class="preprocessor">#define XDMAC_GRS_RS16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 16 Read Suspend Bit */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga94f80489fec221edc792e6699bd3584b">00304</a> <span class="preprocessor">#define XDMAC_GRS_RS17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 17 Read Suspend Bit */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga82639e212ba9f799f87041418038d27b">00305</a> <span class="preprocessor">#define XDMAC_GRS_RS18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 18 Read Suspend Bit */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8cafcec3c5bf363f2c8d05e0f0fc18fc">00306</a> <span class="preprocessor">#define XDMAC_GRS_RS19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 19 Read Suspend Bit */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6e2a7747e739d255dee50ddddbc95eae">00307</a> <span class="preprocessor">#define XDMAC_GRS_RS20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 20 Read Suspend Bit */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga68985c03fa4fbc30106b43c715f29572">00308</a> <span class="preprocessor">#define XDMAC_GRS_RS21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 21 Read Suspend Bit */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf70ad58f793569619a3d5c9d4888e47b">00309</a> <span class="preprocessor">#define XDMAC_GRS_RS22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 22 Read Suspend Bit */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac4995f8d82b3e0f1ecd5d3fd23faf07d">00310</a> <span class="preprocessor">#define XDMAC_GRS_RS23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GRS) XDMAC Channel 23 Read Suspend Bit */</span>
<a name="l00311"></a>00311 <span class="comment">/* -------- XDMAC_GWS : (XDMAC Offset: 0x2C) Global Channel Write Suspend Register -------- */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae9d8e3bc421d6598d6c38bd9737c4663">00312</a> <span class="preprocessor">#define XDMAC_GWS_WS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 0 Write Suspend Bit */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga40e227115fbe8d8ceecf54748af8832b">00313</a> <span class="preprocessor">#define XDMAC_GWS_WS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 1 Write Suspend Bit */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac99ecf0d6005fbbf533ff7de3d726d24">00314</a> <span class="preprocessor">#define XDMAC_GWS_WS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 2 Write Suspend Bit */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1f956fa7166c1887d1f448065f2203da">00315</a> <span class="preprocessor">#define XDMAC_GWS_WS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 3 Write Suspend Bit */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga795d428bf1d1dc929685846adc83b396">00316</a> <span class="preprocessor">#define XDMAC_GWS_WS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 4 Write Suspend Bit */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabb36f787c157fbeb5596b4e2309ee620">00317</a> <span class="preprocessor">#define XDMAC_GWS_WS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 5 Write Suspend Bit */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf020fcfc3275c831440f00010cb79fa5">00318</a> <span class="preprocessor">#define XDMAC_GWS_WS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 6 Write Suspend Bit */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad232fcd27dff7422952c0db5fabcc562">00319</a> <span class="preprocessor">#define XDMAC_GWS_WS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 7 Write Suspend Bit */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga41db481dbe5ef98bdfadafb163ab44a1">00320</a> <span class="preprocessor">#define XDMAC_GWS_WS8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 8 Write Suspend Bit */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa9e8df036c04164f03a9c3d8fc3a998d">00321</a> <span class="preprocessor">#define XDMAC_GWS_WS9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 9 Write Suspend Bit */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga785649e229ace291846618a24f59d5c4">00322</a> <span class="preprocessor">#define XDMAC_GWS_WS10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 10 Write Suspend Bit */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadad888e46603bdf86cd68a2ddfb00a92">00323</a> <span class="preprocessor">#define XDMAC_GWS_WS11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 11 Write Suspend Bit */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3c6cdf6490c1c2d97cddfa500fb3defa">00324</a> <span class="preprocessor">#define XDMAC_GWS_WS12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 12 Write Suspend Bit */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga608597bb9a67083c923219173c8f8a9e">00325</a> <span class="preprocessor">#define XDMAC_GWS_WS13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 13 Write Suspend Bit */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaef982c63fca662e2c6713a20f88d8560">00326</a> <span class="preprocessor">#define XDMAC_GWS_WS14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 14 Write Suspend Bit */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga68687faf35932ee32b211c8774bc322b">00327</a> <span class="preprocessor">#define XDMAC_GWS_WS15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 15 Write Suspend Bit */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2622597403053771acfd77121ae262fc">00328</a> <span class="preprocessor">#define XDMAC_GWS_WS16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 16 Write Suspend Bit */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae38f2c5c801a602ea3e312a30549f616">00329</a> <span class="preprocessor">#define XDMAC_GWS_WS17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 17 Write Suspend Bit */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga81ac6bfd545f80a570483ba083839530">00330</a> <span class="preprocessor">#define XDMAC_GWS_WS18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 18 Write Suspend Bit */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c4058c91ab4ff0c328636597795acb0">00331</a> <span class="preprocessor">#define XDMAC_GWS_WS19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 19 Write Suspend Bit */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga81af42788db8cf05ca078f924356fdcf">00332</a> <span class="preprocessor">#define XDMAC_GWS_WS20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 20 Write Suspend Bit */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga34721bc48286c1311c087de701b5cc6c">00333</a> <span class="preprocessor">#define XDMAC_GWS_WS21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 21 Write Suspend Bit */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga10e45f642b4899f36757be9a06edee6d">00334</a> <span class="preprocessor">#define XDMAC_GWS_WS22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 22 Write Suspend Bit */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga77a9009c05da383e31d484f055bceba7">00335</a> <span class="preprocessor">#define XDMAC_GWS_WS23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GWS) XDMAC Channel 23 Write Suspend Bit */</span>
<a name="l00336"></a>00336 <span class="comment">/* -------- XDMAC_GRWS : (XDMAC Offset: 0x30) Global Channel Read Write Suspend Register -------- */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa30245651dbeb62ebff619ac5e951582">00337</a> <span class="preprocessor">#define XDMAC_GRWS_RWS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 0 Read Write Suspend Bit */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8989ee05ea70146af74eaf6fa5bab9e0">00338</a> <span class="preprocessor">#define XDMAC_GRWS_RWS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 1 Read Write Suspend Bit */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1d5717affd1071d9f85a5efcf403b272">00339</a> <span class="preprocessor">#define XDMAC_GRWS_RWS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 2 Read Write Suspend Bit */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac0b0630ca8939287f45993894d78b2a8">00340</a> <span class="preprocessor">#define XDMAC_GRWS_RWS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 3 Read Write Suspend Bit */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac6f6dd1939ae071c52b90368266997f6">00341</a> <span class="preprocessor">#define XDMAC_GRWS_RWS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 4 Read Write Suspend Bit */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9f8157d0c38811c523ebd6e7ff952b25">00342</a> <span class="preprocessor">#define XDMAC_GRWS_RWS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 5 Read Write Suspend Bit */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga180a999b7d1f93cb709d1d4e3eb2be33">00343</a> <span class="preprocessor">#define XDMAC_GRWS_RWS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 6 Read Write Suspend Bit */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1b32d65f74b3360a5ae01592640d23bc">00344</a> <span class="preprocessor">#define XDMAC_GRWS_RWS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 7 Read Write Suspend Bit */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaebd578053090dceb34a070730bce6d6c">00345</a> <span class="preprocessor">#define XDMAC_GRWS_RWS8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 8 Read Write Suspend Bit */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacbae6f3bb89850f26e104da1a11050db">00346</a> <span class="preprocessor">#define XDMAC_GRWS_RWS9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 9 Read Write Suspend Bit */</span>
<a name="l00347"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga716e6bd611e80aaf0a241709bf02f34f">00347</a> <span class="preprocessor">#define XDMAC_GRWS_RWS10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 10 Read Write Suspend Bit */</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga66a198759f35634d474c57c104a36f3f">00348</a> <span class="preprocessor">#define XDMAC_GRWS_RWS11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 11 Read Write Suspend Bit */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad3aaa28673663cacb15bdbe443f18205">00349</a> <span class="preprocessor">#define XDMAC_GRWS_RWS12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 12 Read Write Suspend Bit */</span>
<a name="l00350"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga912804c55dd3589551fd78171d5aa1f9">00350</a> <span class="preprocessor">#define XDMAC_GRWS_RWS13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 13 Read Write Suspend Bit */</span>
<a name="l00351"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga072f1f180269b51c7a7cce20aad52acf">00351</a> <span class="preprocessor">#define XDMAC_GRWS_RWS14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 14 Read Write Suspend Bit */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga173e1db06b970f46dcef8facf5237bf0">00352</a> <span class="preprocessor">#define XDMAC_GRWS_RWS15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 15 Read Write Suspend Bit */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga96fc7913985e49ffef9e1b547795c669">00353</a> <span class="preprocessor">#define XDMAC_GRWS_RWS16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 16 Read Write Suspend Bit */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac33bac7d321c465ee1fc2eb3af58fe6e">00354</a> <span class="preprocessor">#define XDMAC_GRWS_RWS17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 17 Read Write Suspend Bit */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga76e1bfaf44534d48198d49e6e2dea9ae">00355</a> <span class="preprocessor">#define XDMAC_GRWS_RWS18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 18 Read Write Suspend Bit */</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga41c24c725ead4e6e7f38644bd82bbd29">00356</a> <span class="preprocessor">#define XDMAC_GRWS_RWS19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 19 Read Write Suspend Bit */</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5524879ba3119e04917438b437d046cc">00357</a> <span class="preprocessor">#define XDMAC_GRWS_RWS20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 20 Read Write Suspend Bit */</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadf053bc6d65f13b71cf7d42c472240ff">00358</a> <span class="preprocessor">#define XDMAC_GRWS_RWS21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 21 Read Write Suspend Bit */</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1cf9ea0cee23c326b156171194514103">00359</a> <span class="preprocessor">#define XDMAC_GRWS_RWS22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 22 Read Write Suspend Bit */</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga19a0e1a0045eb13db57b4f17fd1ad99b">00360</a> <span class="preprocessor">#define XDMAC_GRWS_RWS23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GRWS) XDMAC Channel 23 Read Write Suspend Bit */</span>
<a name="l00361"></a>00361 <span class="comment">/* -------- XDMAC_GRWR : (XDMAC Offset: 0x34) Global Channel Read Write Resume Register -------- */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0e794b920f0f4d75058f36273fc2be03">00362</a> <span class="preprocessor">#define XDMAC_GRWR_RWR0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 0 Read Write Resume Bit */</span>
<a name="l00363"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga52f0073a2915d058b1f6bc1493069251">00363</a> <span class="preprocessor">#define XDMAC_GRWR_RWR1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 1 Read Write Resume Bit */</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8d9a179cbbc2441fd7b0e77a171c0590">00364</a> <span class="preprocessor">#define XDMAC_GRWR_RWR2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 2 Read Write Resume Bit */</span>
<a name="l00365"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafcf96729b6bc959ba9874275b15f6e55">00365</a> <span class="preprocessor">#define XDMAC_GRWR_RWR3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 3 Read Write Resume Bit */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadc1b8acd5749cba3801deb5f418bf440">00366</a> <span class="preprocessor">#define XDMAC_GRWR_RWR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 4 Read Write Resume Bit */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3e190beea9e86ef75ef410534c46415c">00367</a> <span class="preprocessor">#define XDMAC_GRWR_RWR5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 5 Read Write Resume Bit */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab1e7560eccf42fc8a3a95f92827b6a36">00368</a> <span class="preprocessor">#define XDMAC_GRWR_RWR6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 6 Read Write Resume Bit */</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafd6383a842c8a3e0e6b1983fa7309238">00369</a> <span class="preprocessor">#define XDMAC_GRWR_RWR7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 7 Read Write Resume Bit */</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga40cefe82db3852f19cea89ccef82d47f">00370</a> <span class="preprocessor">#define XDMAC_GRWR_RWR8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 8 Read Write Resume Bit */</span>
<a name="l00371"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28b7ff5ec323293815297f46e50d1831">00371</a> <span class="preprocessor">#define XDMAC_GRWR_RWR9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 9 Read Write Resume Bit */</span>
<a name="l00372"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad95f1d487d58c92549468654bed4cdbb">00372</a> <span class="preprocessor">#define XDMAC_GRWR_RWR10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 10 Read Write Resume Bit */</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6e5fa063e8085d99549019e747edb6e2">00373</a> <span class="preprocessor">#define XDMAC_GRWR_RWR11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 11 Read Write Resume Bit */</span>
<a name="l00374"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaeee702abc442f818b5f7fdd1a0d7a359">00374</a> <span class="preprocessor">#define XDMAC_GRWR_RWR12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 12 Read Write Resume Bit */</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c1f069463d5ba83eb5d982d1eb4b3e">00375</a> <span class="preprocessor">#define XDMAC_GRWR_RWR13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 13 Read Write Resume Bit */</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad1b22eddb77d974f850493cb6188db5f">00376</a> <span class="preprocessor">#define XDMAC_GRWR_RWR14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 14 Read Write Resume Bit */</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e48d616ba4fcebd99fa81c2f9ee52e3">00377</a> <span class="preprocessor">#define XDMAC_GRWR_RWR15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 15 Read Write Resume Bit */</span>
<a name="l00378"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga24c5616ae02fa8369955741709e21ef3">00378</a> <span class="preprocessor">#define XDMAC_GRWR_RWR16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 16 Read Write Resume Bit */</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9b963a6e3d998c188e67e568659c1029">00379</a> <span class="preprocessor">#define XDMAC_GRWR_RWR17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 17 Read Write Resume Bit */</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8a85b9861e3a88cb2eac574506f4ccc3">00380</a> <span class="preprocessor">#define XDMAC_GRWR_RWR18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 18 Read Write Resume Bit */</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga05d4a42ece211766d3bc700c1ebef35a">00381</a> <span class="preprocessor">#define XDMAC_GRWR_RWR19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 19 Read Write Resume Bit */</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24e4ef81f664420cf19863ac061fe69">00382</a> <span class="preprocessor">#define XDMAC_GRWR_RWR20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 20 Read Write Resume Bit */</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gada53b3127faab92ae9de23d9e95f7c62">00383</a> <span class="preprocessor">#define XDMAC_GRWR_RWR21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 21 Read Write Resume Bit */</span>
<a name="l00384"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab30d881804c01344d003f62c117a05b6">00384</a> <span class="preprocessor">#define XDMAC_GRWR_RWR22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 22 Read Write Resume Bit */</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gace12a993a97cdb34616aae059e67bdab">00385</a> <span class="preprocessor">#define XDMAC_GRWR_RWR23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GRWR) XDMAC Channel 23 Read Write Resume Bit */</span>
<a name="l00386"></a>00386 <span class="comment">/* -------- XDMAC_GSWR : (XDMAC Offset: 0x38) Global Channel Software Request Register -------- */</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad2741b0b0f18246b0495ffdd7aebde44">00387</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 0 Software Request Bit */</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaffb0162dd49253f2291ed0f4e37782d0">00388</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 1 Software Request Bit */</span>
<a name="l00389"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b339cc82dd33719d8c167982b7c117f">00389</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 2 Software Request Bit */</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaed7789e6763e59e056967a85ae0bb0b1">00390</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 3 Software Request Bit */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad33854d23d6aa6c495fe62ce79bf7bc2">00391</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 4 Software Request Bit */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac44f0e9a4c6d5a8eb106f1804ce55a24">00392</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 5 Software Request Bit */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga21c1d987addaeeca06e41dcc8ef8ad87">00393</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 6 Software Request Bit */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e2fc6da88acdd3fcba08c433e0a52e8">00394</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 7 Software Request Bit */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf36bf79a4e3224817011379c94ebadb3">00395</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 8 Software Request Bit */</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad47f85682401ae8153117c2a7acfed05">00396</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 9 Software Request Bit */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6ceb428a516f22367dc27fec1f119bb1">00397</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 10 Software Request Bit */</span>
<a name="l00398"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3174391a602c6884ebe11f40e4812d25">00398</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 11 Software Request Bit */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1c992ceb0630b26c5170f4949b31775e">00399</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 12 Software Request Bit */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ca900aa239f32826392bd447505ee6f">00400</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 13 Software Request Bit */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0d71d167b43042131ebb8a0873b85834">00401</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 14 Software Request Bit */</span>
<a name="l00402"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad0232df19741fc40c6fdd00a2873a480">00402</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 15 Software Request Bit */</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga72661c0ab8520ff520bf0e285695af38">00403</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 16 Software Request Bit */</span>
<a name="l00404"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf64f18d3810b807f74b2b11c34643ae">00404</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 17 Software Request Bit */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga941a463f7bc18a6c312e84c63bb6cdb9">00405</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 18 Software Request Bit */</span>
<a name="l00406"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2825cfd171df916994fab613bb084fae">00406</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 19 Software Request Bit */</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaff7fd7b3820e89cb6702591993efeaf3">00407</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 20 Software Request Bit */</span>
<a name="l00408"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0d632e7aeff4c4229521cb173cbcf1e4">00408</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 21 Software Request Bit */</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae9f3153121f09e5c68b1a2344788f679">00409</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 22 Software Request Bit */</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6bd400c3118b65c9a2be0db8542c52ae">00410</a> <span class="preprocessor">#define XDMAC_GSWR_SWREQ23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GSWR) XDMAC Channel 23 Software Request Bit */</span>
<a name="l00411"></a>00411 <span class="comment">/* -------- XDMAC_GSWS : (XDMAC Offset: 0x3C) Global Channel Software Request Status Register -------- */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c7353e9f38ae332c50720ac999c0c2a">00412</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 0 Software Request Status Bit */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga89e9068ca0f0af7e7b74d3f66ae534b6">00413</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 1 Software Request Status Bit */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga98c661364e254fa8972960c9af9cd9fa">00414</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 2 Software Request Status Bit */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaac22fd4cc74b96e85da623d99b9765c7">00415</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 3 Software Request Status Bit */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0262683f8a5c17fc6206105d957df480">00416</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 4 Software Request Status Bit */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafce036b66d09b34b6cf7a19903fba779">00417</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 5 Software Request Status Bit */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6403a1054ce2bc86baa5d3d11c9dd011">00418</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 6 Software Request Status Bit */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad1c095ce5336f07ccda009c116ea44ab">00419</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 7 Software Request Status Bit */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8041cc379d561ee94afac3d1a7620aa0">00420</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 8 Software Request Status Bit */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4aa0731e4bf06fde1fb5e230af494230">00421</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 9 Software Request Status Bit */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaeb80be34cc0f3ed57054749673f42928">00422</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 10 Software Request Status Bit */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b8d25497ff41773b8f5cbd8ae680bdf">00423</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 11 Software Request Status Bit */</span>
<a name="l00424"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5b6e7b2398fb07176666b84ccb0777ce">00424</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 12 Software Request Status Bit */</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a394ad107486357aa6795e16d998cb8">00425</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 13 Software Request Status Bit */</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0350baa2975309911edb336d5bfaee42">00426</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 14 Software Request Status Bit */</span>
<a name="l00427"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga99404304beb7e7ab50a96bda1562a170">00427</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 15 Software Request Status Bit */</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabf09d0eff4a63d7440ecb6020683054d">00428</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 16 Software Request Status Bit */</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28bc078915a4f76bb515fad776c5184e">00429</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 17 Software Request Status Bit */</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab749516e3156e897361709c7382f4a57">00430</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 18 Software Request Status Bit */</span>
<a name="l00431"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadf2b323eabef63b64ef6a3478bc5aa45">00431</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 19 Software Request Status Bit */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga111d0801dab15a52442f5f2971e17a28">00432</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 20 Software Request Status Bit */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac609808316271637f0f0a5181efb8532">00433</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 21 Software Request Status Bit */</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9a2c0b8a3adb53d0d3c5447da00d24e4">00434</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 22 Software Request Status Bit */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga850ee9a41fb1af0d5d6f6d2751c311f4">00435</a> <span class="preprocessor">#define XDMAC_GSWS_SWRS23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GSWS) XDMAC Channel 23 Software Request Status Bit */</span>
<a name="l00436"></a>00436 <span class="comment">/* -------- XDMAC_GSWF : (XDMAC Offset: 0x40) Global Channel Software Flush Request Register -------- */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga96b4471a61520f5710210690d75a38f7">00437</a> <span class="preprocessor">#define XDMAC_GSWF_SWF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 0 Software Flush Request Bit */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga24286768f1be534f40458dae097935c5">00438</a> <span class="preprocessor">#define XDMAC_GSWF_SWF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 1 Software Flush Request Bit */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga33291a5bd74338ff071a30e64cfb2c41">00439</a> <span class="preprocessor">#define XDMAC_GSWF_SWF2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 2 Software Flush Request Bit */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadaae1a18f63744c824b635f2335983cd">00440</a> <span class="preprocessor">#define XDMAC_GSWF_SWF3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 3 Software Flush Request Bit */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaedf859fb8dcb8dbb66a2fa6e6bc540c7">00441</a> <span class="preprocessor">#define XDMAC_GSWF_SWF4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 4 Software Flush Request Bit */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga79ffc7e94ccc9fccc504dea0c8d7f6a6">00442</a> <span class="preprocessor">#define XDMAC_GSWF_SWF5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 5 Software Flush Request Bit */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1fc78a329a6542b64db69cdc9ff800c4">00443</a> <span class="preprocessor">#define XDMAC_GSWF_SWF6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 6 Software Flush Request Bit */</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab400c13ac629d0e0e73415f0aafe4eb6">00444</a> <span class="preprocessor">#define XDMAC_GSWF_SWF7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 7 Software Flush Request Bit */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4a60187de477ddc2552cf87082856fb5">00445</a> <span class="preprocessor">#define XDMAC_GSWF_SWF8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 8 Software Flush Request Bit */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf7fe6894fb571f09321d62d100245089">00446</a> <span class="preprocessor">#define XDMAC_GSWF_SWF9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 9 Software Flush Request Bit */</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6a0dbdfcd7e1e2e3fd583f7e6d354b28">00447</a> <span class="preprocessor">#define XDMAC_GSWF_SWF10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 10 Software Flush Request Bit */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga47795c9700a9c8fffa0f53c061eea478">00448</a> <span class="preprocessor">#define XDMAC_GSWF_SWF11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 11 Software Flush Request Bit */</span>
<a name="l00449"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga93158147c637c6858e57be88dd46c966">00449</a> <span class="preprocessor">#define XDMAC_GSWF_SWF12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 12 Software Flush Request Bit */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa9b2ad780d2dee5d266c9f3a558b7cf9">00450</a> <span class="preprocessor">#define XDMAC_GSWF_SWF13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 13 Software Flush Request Bit */</span>
<a name="l00451"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae16503687af925d0542bc5a7052fac9b">00451</a> <span class="preprocessor">#define XDMAC_GSWF_SWF14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 14 Software Flush Request Bit */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaaf6bc12fed2d02056481a059bc8efd49">00452</a> <span class="preprocessor">#define XDMAC_GSWF_SWF15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 15 Software Flush Request Bit */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gabb3b4857bee23990d776b297dd60a751">00453</a> <span class="preprocessor">#define XDMAC_GSWF_SWF16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 16 Software Flush Request Bit */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7ef7e135b037df2b4e238fb6ebff4254">00454</a> <span class="preprocessor">#define XDMAC_GSWF_SWF17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 17 Software Flush Request Bit */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2a4af4e7a9419207fb1c9d3ad5c7a6e5">00455</a> <span class="preprocessor">#define XDMAC_GSWF_SWF18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 18 Software Flush Request Bit */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6f0e260c0b3d74d287b6e24cf72608ed">00456</a> <span class="preprocessor">#define XDMAC_GSWF_SWF19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 19 Software Flush Request Bit */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab1b79d67cb00221a31eec1c9be8f494c">00457</a> <span class="preprocessor">#define XDMAC_GSWF_SWF20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 20 Software Flush Request Bit */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga408361315c1e84495ea7d038107db0bf">00458</a> <span class="preprocessor">#define XDMAC_GSWF_SWF21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 21 Software Flush Request Bit */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa21c0f38dbfe37eae3219c2ec9684276">00459</a> <span class="preprocessor">#define XDMAC_GSWF_SWF22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 22 Software Flush Request Bit */</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0f19f36f54bf644d9cb4e8bedd19e6b8">00460</a> <span class="preprocessor">#define XDMAC_GSWF_SWF23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_GSWF) XDMAC Channel 23 Software Flush Request Bit */</span>
<a name="l00461"></a>00461 <span class="comment">/* -------- XDMAC_CIE : (XDMAC Offset: N/A) Channel Interrupt Enable Register -------- */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d">00462</a> <span class="preprocessor">#define XDMAC_CIE_BIE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) End of Block Interrupt Enable Bit */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga058a8827be674bd84936308adce6ae4e">00463</a> <span class="preprocessor">#define XDMAC_CIE_LIE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) End of Linked List Interrupt Enable Bit */</span>
<a name="l00464"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae3f5676f473fd65f4a1fed9ea087a1fb">00464</a> <span class="preprocessor">#define XDMAC_CIE_DIE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) End of Disable Interrupt Enable Bit */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b8a1c08bd202731261e381e478fa72e">00465</a> <span class="preprocessor">#define XDMAC_CIE_FIE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) End of Flush Interrupt Enable Bit */</span>
<a name="l00466"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe">00466</a> <span class="preprocessor">#define XDMAC_CIE_RBIE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) Read Bus Error Interrupt Enable Bit */</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83">00467</a> <span class="preprocessor">#define XDMAC_CIE_WBIE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) Write Bus Error Interrupt Enable Bit */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae2273232996cc4159fab87249d5bb021">00468</a> <span class="preprocessor">#define XDMAC_CIE_ROIE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CIE) Request Overflow Error Interrupt Enable Bit */</span>
<a name="l00469"></a>00469 <span class="comment">/* -------- XDMAC_CID : (XDMAC Offset: N/A) Channel Interrupt Disable Register -------- */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga42c510a5e060d87ff2e77b96db26833a">00470</a> <span class="preprocessor">#define XDMAC_CID_BID (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CID) End of Block Interrupt Disable Bit */</span>
<a name="l00471"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac0836dfb5e19593ca603e98277c11e82">00471</a> <span class="preprocessor">#define XDMAC_CID_LID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CID) End of Linked List Interrupt Disable Bit */</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafaf9fc9f9fd6b67a286d64a8d491c34d">00472</a> <span class="preprocessor">#define XDMAC_CID_DID (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CID) End of Disable Interrupt Disable Bit */</span>
<a name="l00473"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad3359352e5073adc47da66a7b9dda78a">00473</a> <span class="preprocessor">#define XDMAC_CID_FID (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CID) End of Flush Interrupt Disable Bit */</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad00589a399e75b9bece5a44620d71e32">00474</a> <span class="preprocessor">#define XDMAC_CID_RBEID (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CID) Read Bus Error Interrupt Disable Bit */</span>
<a name="l00475"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf0b6590ac7ca346e873e3f1328c26434">00475</a> <span class="preprocessor">#define XDMAC_CID_WBEID (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_CID) Write Bus Error Interrupt Disable Bit */</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf9e19b3dadf2a10aeb1ad60d88d9f7e3">00476</a> <span class="preprocessor">#define XDMAC_CID_ROID (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CID) Request Overflow Error Interrupt Disable Bit */</span>
<a name="l00477"></a>00477 <span class="comment">/* -------- XDMAC_CIM : (XDMAC Offset: N/A) Channel Interrupt Mask Register -------- */</span>
<a name="l00478"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3867b66110c693c796c8927c0e002225">00478</a> <span class="preprocessor">#define XDMAC_CIM_BIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) End of Block Interrupt Mask Bit */</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b388901c7283ae0d701f0a161756417">00479</a> <span class="preprocessor">#define XDMAC_CIM_LIM (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) End of Linked List Interrupt Mask Bit */</span>
<a name="l00480"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga05b8602b3b9611275b113bbed2741546">00480</a> <span class="preprocessor">#define XDMAC_CIM_DIM (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) End of Disable Interrupt Mask Bit */</span>
<a name="l00481"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga78da03c99e24664ef7e594f783cff9e5">00481</a> <span class="preprocessor">#define XDMAC_CIM_FIM (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) End of Flush Interrupt Mask Bit */</span>
<a name="l00482"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7609961748350a1911f5dee41ba263cf">00482</a> <span class="preprocessor">#define XDMAC_CIM_RBEIM (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) Read Bus Error Interrupt Mask Bit */</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3cdca48159b21d4bed1008351b776df3">00483</a> <span class="preprocessor">#define XDMAC_CIM_WBEIM (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) Write Bus Error Interrupt Mask Bit */</span>
<a name="l00484"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae289b4028cd21409445746f90a2ab483">00484</a> <span class="preprocessor">#define XDMAC_CIM_ROIM (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CIM) Request Overflow Error Interrupt Mask Bit */</span>
<a name="l00485"></a>00485 <span class="comment">/* -------- XDMAC_CIS : (XDMAC Offset: N/A) Channel Interrupt Status Register -------- */</span>
<a name="l00486"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2e04aa6dca33f06e8407aced5f0397db">00486</a> <span class="preprocessor">#define XDMAC_CIS_BIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) End of Block Interrupt Status Bit */</span>
<a name="l00487"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa45b5ee4ffb9706f2ee3ae7ce22f86e6">00487</a> <span class="preprocessor">#define XDMAC_CIS_LIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) End of Linked List Interrupt Status Bit */</span>
<a name="l00488"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf56e6451282fd8a0b3c3ccfb5e93ea7b">00488</a> <span class="preprocessor">#define XDMAC_CIS_DIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) End of Disable Interrupt Status Bit */</span>
<a name="l00489"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga312bd3c17936c4f301bf8c85260b950a">00489</a> <span class="preprocessor">#define XDMAC_CIS_FIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) End of Flush Interrupt Status Bit */</span>
<a name="l00490"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga9bb82ed642ea2a08bee2632f4a7280a6">00490</a> <span class="preprocessor">#define XDMAC_CIS_RBEIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) Read Bus Error Interrupt Status Bit */</span>
<a name="l00491"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacc0daf487b0f389784c500dc4d141f07">00491</a> <span class="preprocessor">#define XDMAC_CIS_WBEIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) Write Bus Error Interrupt Status Bit */</span>
<a name="l00492"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c29f6e6d2fe59d48458bdb8df8451f7">00492</a> <span class="preprocessor">#define XDMAC_CIS_ROIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CIS) Request Overflow Error Interrupt Status Bit */</span>
<a name="l00493"></a>00493 <span class="comment">/* -------- XDMAC_CSA : (XDMAC Offset: N/A) Channel Source Address Register -------- */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define XDMAC_CSA_SA_Pos 0</span>
<a name="l00495"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0b8de60f46722dc3f135677d8a3e5723">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CSA_SA_Msk (0xffffffffu &lt;&lt; XDMAC_CSA_SA_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CSA) Channel x Source Address */</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define XDMAC_CSA_SA(value) ((XDMAC_CSA_SA_Msk &amp; ((value) &lt;&lt; XDMAC_CSA_SA_Pos)))</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CDA : (XDMAC Offset: N/A) Channel Destination Address Register -------- */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define XDMAC_CDA_DA_Pos 0</span>
<a name="l00499"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga70723ec89e39b9b1efcb5d73b776ad7a">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CDA_DA_Msk (0xffffffffu &lt;&lt; XDMAC_CDA_DA_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CDA) Channel x Destination Address */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define XDMAC_CDA_DA(value) ((XDMAC_CDA_DA_Msk &amp; ((value) &lt;&lt; XDMAC_CDA_DA_Pos)))</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CNDA : (XDMAC Offset: N/A) Channel Next Descriptor Address Register -------- */</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac81b6041c7beca607255a61ac4fcce1e">00502</a> <span class="preprocessor">#define XDMAC_CNDA_NDAIF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CNDA) Channel x Next Descriptor Interface */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#define XDMAC_CNDA_NDA_Pos 2</span>
<a name="l00504"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga037a7af4bf40e6ba81135b4dfeb8b404">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CNDA_NDA_Msk (0x3fffffffu &lt;&lt; XDMAC_CNDA_NDA_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CNDA) Channel x Next Descriptor Address */</span>
<a name="l00505"></a>00505 <span class="preprocessor">#define XDMAC_CNDA_NDA(value) ((XDMAC_CNDA_NDA_Msk &amp; ((value) &lt;&lt; XDMAC_CNDA_NDA_Pos)))</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CNDC : (XDMAC Offset: N/A) Channel Next Descriptor Control Register -------- */</span>
<a name="l00507"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2049b0a0b4503475eee511880c950b5c">00507</a> <span class="preprocessor">#define XDMAC_CNDC_NDE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Channel x Next Descriptor Enable */</span>
<a name="l00508"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga91e4043b997a2524448bad8cc31ba140">00508</a> <span class="preprocessor">#define   XDMAC_CNDC_NDE_DSCR_FETCH_DIS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Descriptor fetch is disabled. */</span>
<a name="l00509"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaeaeb9d5224f924feb90a0cb02f6f424f">00509</a> <span class="preprocessor">#define   XDMAC_CNDC_NDE_DSCR_FETCH_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Descriptor fetch is enabled. */</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1e4c4624571f5ccf56eb71faf09903eb">00510</a> <span class="preprocessor">#define XDMAC_CNDC_NDSUP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Channel x Next Descriptor Source Update */</span>
<a name="l00511"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga60ea6e60e7a0ff7512286f59dc35add7">00511</a> <span class="preprocessor">#define   XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Source parameters remain unchanged. */</span>
<a name="l00512"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga497755c8c9290f3435423707b0fefb16">00512</a> <span class="preprocessor">#define   XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Source parameters are updated when the descriptor is retrieved. */</span>
<a name="l00513"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaac4c9f14d62e021595cb33a04b40ad44">00513</a> <span class="preprocessor">#define XDMAC_CNDC_NDDUP (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Channel x Next Descriptor Destination Update */</span>
<a name="l00514"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaedd125522c4855c93bd35e7aa13014de">00514</a> <span class="preprocessor">#define   XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Destination parameters remain unchanged. */</span>
<a name="l00515"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga50b2dba8fe53da14e4156ff6a171754e">00515</a> <span class="preprocessor">#define   XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Destination parameters are updated when the descriptor is retrieved. */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define XDMAC_CNDC_NDVIEW_Pos 3</span>
<a name="l00517"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8f6b608efe4affe2a46096be63a50a8b">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CNDC_NDVIEW_Msk (0x3u &lt;&lt; XDMAC_CNDC_NDVIEW_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Channel x Next Descriptor View */</span>
<a name="l00518"></a>00518 <span class="preprocessor">#define XDMAC_CNDC_NDVIEW(value) ((XDMAC_CNDC_NDVIEW_Msk &amp; ((value) &lt;&lt; XDMAC_CNDC_NDVIEW_Pos)))</span>
<a name="l00519"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga2ab647f41d9446f2bb84ae0dd3b2112a">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CNDC_NDVIEW_NDV0 (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Next Descriptor View 0 */</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8b0ff8d823fd68f53a43ca311ff2b5de">00520</a> <span class="preprocessor">#define   XDMAC_CNDC_NDVIEW_NDV1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Next Descriptor View 1 */</span>
<a name="l00521"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab58d6c6d0a59be20c2f8fa6f47e38bc0">00521</a> <span class="preprocessor">#define   XDMAC_CNDC_NDVIEW_NDV2 (0x2u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Next Descriptor View 2 */</span>
<a name="l00522"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf3e814d098405988edf675707f31d410">00522</a> <span class="preprocessor">#define   XDMAC_CNDC_NDVIEW_NDV3 (0x3u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (XDMAC_CNDC) Next Descriptor View 3 */</span>
<a name="l00523"></a>00523 <span class="comment">/* -------- XDMAC_CUBC : (XDMAC Offset: N/A) Channel Microblock Control Register -------- */</span>
<a name="l00524"></a>00524 <span class="preprocessor">#define XDMAC_CUBC_UBLEN_Pos 0</span>
<a name="l00525"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0ab5d7a0800235cb622928e7a3993bbe">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CUBC_UBLEN_Msk (0xffffffu &lt;&lt; XDMAC_CUBC_UBLEN_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CUBC) Channel x Microblock Length */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define XDMAC_CUBC_UBLEN(value) ((XDMAC_CUBC_UBLEN_Msk &amp; ((value) &lt;&lt; XDMAC_CUBC_UBLEN_Pos)))</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CBC : (XDMAC Offset: N/A) Channel Block Control Register -------- */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#define XDMAC_CBC_BLEN_Pos 0</span>
<a name="l00529"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a79e59e7e6d6043de2c24370ff2c29">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CBC_BLEN_Msk (0xfffu &lt;&lt; XDMAC_CBC_BLEN_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CBC) Channel x Block Length */</span>
<a name="l00530"></a>00530 <span class="preprocessor">#define XDMAC_CBC_BLEN(value) ((XDMAC_CBC_BLEN_Msk &amp; ((value) &lt;&lt; XDMAC_CBC_BLEN_Pos)))</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CC : (XDMAC Offset: N/A) Channel Configuration Register -------- */</span>
<a name="l00532"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafe66fd196de5e5fb0aad55411609ce9a">00532</a> <span class="preprocessor">#define XDMAC_CC_TYPE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Transfer Type */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa917786137d024e443f5c01ce666fcc0">00533</a> <span class="preprocessor">#define   XDMAC_CC_TYPE_MEM_TRAN (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Self triggered mode (Memory to Memory Transfer). */</span>
<a name="l00534"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97">00534</a> <span class="preprocessor">#define   XDMAC_CC_TYPE_PER_TRAN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer). */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define XDMAC_CC_MBSIZE_Pos 1</span>
<a name="l00536"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gac3771ce3880d189622122d27b65b2a87">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_MBSIZE_Msk (0x3u &lt;&lt; XDMAC_CC_MBSIZE_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Memory Burst Size */</span>
<a name="l00537"></a>00537 <span class="preprocessor">#define XDMAC_CC_MBSIZE(value) ((XDMAC_CC_MBSIZE_Msk &amp; ((value) &lt;&lt; XDMAC_CC_MBSIZE_Pos)))</span>
<a name="l00538"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga91a0a7614a7704b1004adb0e12cfd0a4">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CC_MBSIZE_SINGLE (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The memory burst size is set to one. */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga880ada02e2274e9dcc609837c370f9ed">00539</a> <span class="preprocessor">#define   XDMAC_CC_MBSIZE_FOUR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The memory burst size is set to four. */</span>
<a name="l00540"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga793fdad5575118bf933c5eb358fd51b9">00540</a> <span class="preprocessor">#define   XDMAC_CC_MBSIZE_EIGHT (0x2u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The memory burst size is set to eight. */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0145b3d7093caa2983709a130ac65474">00541</a> <span class="preprocessor">#define   XDMAC_CC_MBSIZE_SIXTEEN (0x3u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The memory burst size is set to sixteen. */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4c0d72bcb41d173df5bf74613d1fd1db">00542</a> <span class="preprocessor">#define XDMAC_CC_DSYNC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Synchronization */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8ddf6e10d716d88c98149035c8776327">00543</a> <span class="preprocessor">#define   XDMAC_CC_DSYNC_PER2MEM (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Peripheral to Memory transfer. */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c2daa13545869c378a2b039dffe059">00544</a> <span class="preprocessor">#define   XDMAC_CC_DSYNC_MEM2PER (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Memory to Peripheral transfer. */</span>
<a name="l00545"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4bc263506742bc7f95e65f08c6f28e00">00545</a> <span class="preprocessor">#define XDMAC_CC_SWREQ (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Software Request Trigger */</span>
<a name="l00546"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae5b13ed63c99c41e6f0978aa5683444e">00546</a> <span class="preprocessor">#define   XDMAC_CC_SWREQ_HWR_CONNECTED (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Hardware request line is connected to the peripheral request line. */</span>
<a name="l00547"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad6037c773d63d4f3f0dd48033c580cee">00547</a> <span class="preprocessor">#define   XDMAC_CC_SWREQ_SWR_CONNECTED (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Software request is connected to the peripheral request line. */</span>
<a name="l00548"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f6bb465c6719778f889c415a993a8da">00548</a> <span class="preprocessor">#define XDMAC_CC_MEMSET (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Fill Block of memory */</span>
<a name="l00549"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f63b116e8b572784fcb0ad545241965">00549</a> <span class="preprocessor">#define   XDMAC_CC_MEMSET_NORMAL_MODE (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Memset is not activated. */</span>
<a name="l00550"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5013e8b6287e2bba87474711fcd7ea8a">00550</a> <span class="preprocessor">#define   XDMAC_CC_MEMSET_HW_MODE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis. */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#define XDMAC_CC_CSIZE_Pos 8</span>
<a name="l00552"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf8a75b5a737680a737b1da33a5e4e19c">00552</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_CSIZE_Msk (0x7u &lt;&lt; XDMAC_CC_CSIZE_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Chunk Size */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define XDMAC_CC_CSIZE(value) ((XDMAC_CC_CSIZE_Msk &amp; ((value) &lt;&lt; XDMAC_CC_CSIZE_Pos)))</span>
<a name="l00554"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CC_CSIZE_CHK_1 (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_CC) 1 data transferred */</span>
<a name="l00555"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae540a1ef260c0e35128365e41e2e0b13">00555</a> <span class="preprocessor">#define   XDMAC_CC_CSIZE_CHK_2 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_CC) 2 data transferred */</span>
<a name="l00556"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacdef14c0e454fa84993c24a5bad6eb1b">00556</a> <span class="preprocessor">#define   XDMAC_CC_CSIZE_CHK_4 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_CC) 4 data transferred */</span>
<a name="l00557"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf70ee31d0edf1321d024909c8f0f7658">00557</a> <span class="preprocessor">#define   XDMAC_CC_CSIZE_CHK_8 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_CC) 8 data transferred */</span>
<a name="l00558"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga02b2d7878353fad18e40a99dcda7ec74">00558</a> <span class="preprocessor">#define   XDMAC_CC_CSIZE_CHK_16 (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (XDMAC_CC) 16 data transferred */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define XDMAC_CC_DWIDTH_Pos 11</span>
<a name="l00560"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gae8d9765d967a527bc7788671c2a2b7f6">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_DWIDTH_Msk (0x3u &lt;&lt; XDMAC_CC_DWIDTH_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Data Width */</span>
<a name="l00561"></a>00561 <span class="preprocessor">#define XDMAC_CC_DWIDTH(value) ((XDMAC_CC_DWIDTH_Msk &amp; ((value) &lt;&lt; XDMAC_CC_DWIDTH_Pos)))</span>
<a name="l00562"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CC_DWIDTH_BYTE (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data size is set to 8 bits */</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga30f730e474ba7e3a9df07ee4fbeb5131">00563</a> <span class="preprocessor">#define   XDMAC_CC_DWIDTH_HALFWORD (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data size is set to 16 bits */</span>
<a name="l00564"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga523464a842de59276f402ff354afb842">00564</a> <span class="preprocessor">#define   XDMAC_CC_DWIDTH_WORD (0x2u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data size is set to 32 bits */</span>
<a name="l00565"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga87193b6a8f093805199ac874e6476a36">00565</a> <span class="preprocessor">#define XDMAC_CC_SIF (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Source Interface Identifier */</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga48406e720bc5ea761a157a2777eebad4">00566</a> <span class="preprocessor">#define   XDMAC_CC_SIF_AHB_IF0 (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data is read through the system bus interface 0. */</span>
<a name="l00567"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a">00567</a> <span class="preprocessor">#define   XDMAC_CC_SIF_AHB_IF1 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data is read through the system bus interface 1. */</span>
<a name="l00568"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3bd3d8de141b9c1611ff68f51cccdcdf">00568</a> <span class="preprocessor">#define XDMAC_CC_DIF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Destination Interface Identifier */</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1b862aeda2c5f1aeb5492f990545b0ff">00569</a> <span class="preprocessor">#define   XDMAC_CC_DIF_AHB_IF0 (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data is written through the system bus interface 0. */</span>
<a name="l00570"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6">00570</a> <span class="preprocessor">#define   XDMAC_CC_DIF_AHB_IF1 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The data is written though the system bus interface 1. */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#define XDMAC_CC_SAM_Pos 16</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3b62dd6fd8d3e82c6505e70459121c1f">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_SAM_Msk (0x3u &lt;&lt; XDMAC_CC_SAM_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Source Addressing Mode */</span>
<a name="l00573"></a>00573 <span class="preprocessor">#define XDMAC_CC_SAM(value) ((XDMAC_CC_SAM_Msk &amp; ((value) &lt;&lt; XDMAC_CC_SAM_Pos)))</span>
<a name="l00574"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafa77f5f1badd59939e7ef9ba02c0cbc4">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CC_SAM_FIXED_AM (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The address remains unchanged. */</span>
<a name="l00575"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d">00575</a> <span class="preprocessor">#define   XDMAC_CC_SAM_INCREMENTED_AM (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size). */</span>
<a name="l00576"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7a5989ef11657004c41c129dc2a2477c">00576</a> <span class="preprocessor">#define   XDMAC_CC_SAM_UBS_AM (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The microblock stride is added at the microblock boundary. */</span>
<a name="l00577"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga4f9b0f2ba91fc25e7acfc5eed4aca56b">00577</a> <span class="preprocessor">#define   XDMAC_CC_SAM_UBS_DS_AM (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The microblock stride is added at the microblock boundary, the data stride is added at the data boundary. */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define XDMAC_CC_DAM_Pos 18</span>
<a name="l00579"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa599c59d9bc72347d836ef8716faad93">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_DAM_Msk (0x3u &lt;&lt; XDMAC_CC_DAM_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Destination Addressing Mode */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define XDMAC_CC_DAM(value) ((XDMAC_CC_DAM_Msk &amp; ((value) &lt;&lt; XDMAC_CC_DAM_Pos)))</span>
<a name="l00581"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa67fa62051302ee1b41b7cef806ffc10">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define   XDMAC_CC_DAM_FIXED_AM (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The address remains unchanged. */</span>
<a name="l00582"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad15f279fc4874f7d6c0701852a93d263">00582</a> <span class="preprocessor">#define   XDMAC_CC_DAM_INCREMENTED_AM (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size). */</span>
<a name="l00583"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga95105eb633cd3aa40a522d0ee25b015e">00583</a> <span class="preprocessor">#define   XDMAC_CC_DAM_UBS_AM (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The microblock stride is added at the microblock boundary. */</span>
<a name="l00584"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga877665bdfc0f9c3b9e1240d5fc348ef3">00584</a> <span class="preprocessor">#define   XDMAC_CC_DAM_UBS_DS_AM (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (XDMAC_CC) The microblock stride is added at the microblock boundary, the data stride is added at the data boundary. */</span>
<a name="l00585"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d3105fb2c7fa674d864b167f18cbdc5">00585</a> <span class="preprocessor">#define XDMAC_CC_INITD (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel Initialization Terminated (this bit is read-only) */</span>
<a name="l00586"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga0a251a7a66e214cda1a600ddb4a9b63c">00586</a> <span class="preprocessor">#define   XDMAC_CC_INITD_TERMINATED (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel initialization is in progress. */</span>
<a name="l00587"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga41555defb25cf943415f151d0c1297da">00587</a> <span class="preprocessor">#define   XDMAC_CC_INITD_IN_PROGRESS (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel initialization is completed. */</span>
<a name="l00588"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga75efbc2d57cc25539c30db62a670a9de">00588</a> <span class="preprocessor">#define XDMAC_CC_RDIP (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Read in Progress (this bit is read-only) */</span>
<a name="l00589"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6c403ba6bae3f03b39f5973dd5d793c2">00589</a> <span class="preprocessor">#define   XDMAC_CC_RDIP_DONE (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_CC) No Active read transaction on the bus. */</span>
<a name="l00590"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga7b82787ed7759e9e7b6d09b9d72ad1b2">00590</a> <span class="preprocessor">#define   XDMAC_CC_RDIP_IN_PROGRESS (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (XDMAC_CC) A read transaction is in progress. */</span>
<a name="l00591"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf61cdc9113f6ceccc291e8f6a884cfbc">00591</a> <span class="preprocessor">#define XDMAC_CC_WRIP (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Write in Progress (this bit is read-only) */</span>
<a name="l00592"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3f23a4289311436632383c9033d09b85">00592</a> <span class="preprocessor">#define   XDMAC_CC_WRIP_DONE (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_CC) No Active write transaction on the bus. */</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga6b18d435275501283829c63a1f4fce39">00593</a> <span class="preprocessor">#define   XDMAC_CC_WRIP_IN_PROGRESS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (XDMAC_CC) A Write transaction is in progress. */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define XDMAC_CC_PERID_Pos 24</span>
<a name="l00595"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga35963fe5512cc54dc9ecbf5e3f34fd37">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CC_PERID_Msk (0x7fu &lt;&lt; XDMAC_CC_PERID_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CC) Channel x Peripheral Hardware Request Line Identifier */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#define XDMAC_CC_PERID(value) ((XDMAC_CC_PERID_Msk &amp; ((value) &lt;&lt; XDMAC_CC_PERID_Pos)))</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CDS_MSP : (XDMAC Offset: N/A) Channel Data Stride Memory Set Pattern -------- */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define XDMAC_CDS_MSP_SDS_MSP_Pos 0</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga78ee7034fd8a7043ee78b441d8540947">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CDS_MSP_SDS_MSP_Msk (0xffffu &lt;&lt; XDMAC_CDS_MSP_SDS_MSP_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CDS_MSP) Channel x Source Data stride or Memory Set Pattern */</span>
<a name="l00600"></a>00600 <span class="preprocessor">#define XDMAC_CDS_MSP_SDS_MSP(value) ((XDMAC_CDS_MSP_SDS_MSP_Msk &amp; ((value) &lt;&lt; XDMAC_CDS_MSP_SDS_MSP_Pos)))</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CDS_MSP_DDS_MSP_Pos 16</span>
<a name="l00602"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafe9c5b86d32eca307e2cb5373f6e8425">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CDS_MSP_DDS_MSP_Msk (0xffffu &lt;&lt; XDMAC_CDS_MSP_DDS_MSP_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CDS_MSP) Channel x Destination Data Stride or Memory Set Pattern */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define XDMAC_CDS_MSP_DDS_MSP(value) ((XDMAC_CDS_MSP_DDS_MSP_Msk &amp; ((value) &lt;&lt; XDMAC_CDS_MSP_DDS_MSP_Pos)))</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CSUS : (XDMAC Offset: N/A) Channel Source Microblock Stride -------- */</span>
<a name="l00605"></a>00605 <span class="preprocessor">#define XDMAC_CSUS_SUBS_Pos 0</span>
<a name="l00606"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad45ae394b8779c0dadfc72dc107bdf43">00606</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CSUS_SUBS_Msk (0xffffffu &lt;&lt; XDMAC_CSUS_SUBS_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CSUS) Channel x Source Microblock Stride */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define XDMAC_CSUS_SUBS(value) ((XDMAC_CSUS_SUBS_Msk &amp; ((value) &lt;&lt; XDMAC_CSUS_SUBS_Pos)))</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="comment">/* -------- XDMAC_CDUS : (XDMAC Offset: N/A) Channel Destination Microblock Stride -------- */</span>
<a name="l00609"></a>00609 <span class="preprocessor">#define XDMAC_CDUS_DUBS_Pos 0</span>
<a name="l00610"></a><a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaca37f4c47181b3ab679d04c10bf1acb4">00610</a> <span class="preprocessor"></span><span class="preprocessor">#define XDMAC_CDUS_DUBS_Msk (0xffffffu &lt;&lt; XDMAC_CDUS_DUBS_Pos) </span><span class="comment">/**&lt; \brief (XDMAC_CDUS) Channel x Destination Microblock Stride */</span>
<a name="l00611"></a>00611 <span class="preprocessor">#define XDMAC_CDUS_DUBS(value) ((XDMAC_CDUS_DUBS_Msk &amp; ((value) &lt;&lt; XDMAC_CDUS_DUBS_Pos)))</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00613"></a>00613 <span class="comment">/*@}*/</span>
<a name="l00614"></a>00614 
<a name="l00615"></a>00615 
<a name="l00616"></a>00616 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_XDMAC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
