/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta64x128m4sw (user specify : ts1n16ffcllsvta64x128m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:34:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta64x128m4sw_ssgnp0p765v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:34:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.765000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.765000 ;
    operating_conditions ( "ssgnp0p765v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.765000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p765v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_5_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from : 5 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA64X128M4SW ) {
    memory () {
        type : ram ;
        address_width : 6 ;
        word_width : 128 ;
    }
    functional_peak_current : 51307.400000;
    area : 4741.290000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.755535, 0.760544, 0.776722, 0.825390, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.755535, 0.760544, 0.776722, 0.825390, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015951" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017852" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.755535, 0.760544, 0.776722, 0.825390, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.755535, 0.760544, 0.776722, 0.825390, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015951" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017852" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004114, 0.004114, 0.004114, 0.004114, 0.004114" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004114, 0.004114, 0.004114, 0.004114, 0.004114" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.453599, 0.473379, 0.494359, 0.535559, 0.617559",\
              "0.462959, 0.482739, 0.503719, 0.544919, 0.626919",\
              "0.473569, 0.493349, 0.514329, 0.555529, 0.637529",\
              "0.486279, 0.506059, 0.527039, 0.568239, 0.650239",\
              "0.502569, 0.522349, 0.543329, 0.584529, 0.666529"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.453599, 0.473379, 0.494359, 0.535559, 0.617559",\
              "0.462959, 0.482739, 0.503719, 0.544919, 0.626919",\
              "0.473569, 0.493349, 0.514329, 0.555529, 0.637529",\
              "0.486279, 0.506059, 0.527039, 0.568239, 0.650239",\
              "0.502569, 0.522349, 0.543329, 0.584529, 0.666529"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.577227, 0.598752, 0.621747, 0.667212, 0.757407",\
              "0.588042, 0.609567, 0.632562, 0.678027, 0.768222",\
              "0.600432, 0.621957, 0.644952, 0.690417, 0.780612",\
              "0.615972, 0.637497, 0.660492, 0.705957, 0.796152",\
              "0.633822, 0.655347, 0.678342, 0.723807, 0.814002"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.577227, 0.598752, 0.621747, 0.667212, 0.757407",\
              "0.588042, 0.609567, 0.632562, 0.678027, 0.768222",\
              "0.600432, 0.621957, 0.644952, 0.690417, 0.780612",\
              "0.615972, 0.637497, 0.660492, 0.705957, 0.796152",\
              "0.633822, 0.655347, 0.678342, 0.723807, 0.814002"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036273 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.162603, 0.173838, 0.187488, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.312660, 0.329040, 0.345210, 0.366840, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.839484, 0.845049, 0.863025, 0.917100, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.085782" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065737" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.670012" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066903" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.778244" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.067016" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "6.724128" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066959" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.039439" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001634 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.021213" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022581" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.230272, 0.244832, 0.263240, 0.292880, 0.336144",\
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.229960, 0.244520, 0.262928, 0.292568, 0.335832",\
              "0.229440, 0.244000, 0.262408, 0.292048, 0.335312"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.230272, 0.244832, 0.263240, 0.292880, 0.336144",\
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.229960, 0.244520, 0.262928, 0.292568, 0.335832",\
              "0.229440, 0.244000, 0.262408, 0.292048, 0.335312"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121111, 0.109511, 0.098711, 0.083811, 0.065211",\
              "0.135611, 0.124011, 0.113211, 0.098311, 0.079711",\
              "0.150711, 0.139111, 0.128311, 0.113411, 0.094811",\
              "0.171711, 0.160111, 0.149311, 0.134411, 0.115811",\
              "0.200411, 0.188811, 0.178011, 0.163111, 0.144511"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121111, 0.109511, 0.098711, 0.083811, 0.065211",\
              "0.135611, 0.124011, 0.113211, 0.098311, 0.079711",\
              "0.150711, 0.139111, 0.128311, 0.113411, 0.094811",\
              "0.171711, 0.160111, 0.149311, 0.134411, 0.115811",\
              "0.200411, 0.188811, 0.178011, 0.163111, 0.144511"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001396 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015951" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017852" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195069, 0.207341, 0.223045, 0.249461, 0.287837",\
              "0.195069, 0.207341, 0.223045, 0.249461, 0.287837",\
              "0.194965, 0.207237, 0.222941, 0.249357, 0.287733",\
              "0.194549, 0.206821, 0.222525, 0.248941, 0.287317",\
              "0.194341, 0.206613, 0.222317, 0.248733, 0.287109"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195069, 0.207341, 0.223045, 0.249461, 0.287837",\
              "0.195069, 0.207341, 0.223045, 0.249461, 0.287837",\
              "0.194965, 0.207237, 0.222941, 0.249357, 0.287733",\
              "0.194549, 0.206821, 0.222525, 0.248941, 0.287317",\
              "0.194341, 0.206613, 0.222317, 0.248733, 0.287109"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142093, 0.130293, 0.116693, 0.098593, 0.073893",\
              "0.157593, 0.145793, 0.132193, 0.114093, 0.089393",\
              "0.173093, 0.161293, 0.147693, 0.129593, 0.104893",\
              "0.192093, 0.180293, 0.166693, 0.148593, 0.123893",\
              "0.212993, 0.201193, 0.187593, 0.169493, 0.144793"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142093, 0.130293, 0.116693, 0.098593, 0.073893",\
              "0.157593, 0.145793, 0.132193, 0.114093, 0.089393",\
              "0.173093, 0.161293, 0.147693, 0.129593, 0.104893",\
              "0.192093, 0.180293, 0.166693, 0.148593, 0.123893",\
              "0.212993, 0.201193, 0.187593, 0.169493, 0.144793"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_5_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001412 ;
        pin (A[5:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006372" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006542" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179225, 0.191913, 0.209281, 0.236529, 0.277921",\
              "0.179121, 0.191809, 0.209177, 0.236425, 0.277817"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179641, 0.192329, 0.209697, 0.236945, 0.278337",\
              "0.179225, 0.191913, 0.209281, 0.236529, 0.277921",\
              "0.179121, 0.191809, 0.209177, 0.236425, 0.277817"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147858, 0.138058, 0.127758, 0.112958, 0.093858",\
              "0.162958, 0.153158, 0.142858, 0.128058, 0.108958",\
              "0.178458, 0.168658, 0.158358, 0.143558, 0.124458",\
              "0.196458, 0.186658, 0.176358, 0.161558, 0.142458",\
              "0.218858, 0.209058, 0.198758, 0.183958, 0.164858"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147858, 0.138058, 0.127758, 0.112958, 0.093858",\
              "0.162958, 0.153158, 0.142858, 0.128058, 0.108958",\
              "0.178458, 0.168658, 0.158358, 0.143558, 0.124458",\
              "0.196458, 0.186658, 0.176358, 0.161558, 0.142458",\
              "0.218858, 0.209058, 0.198758, 0.183958, 0.164858"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000841 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003091" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003476" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104093, 0.118029, 0.134981, 0.164933, 0.209965",\
              "0.099309, 0.113245, 0.130197, 0.160149, 0.205181",\
              "0.097229, 0.111165, 0.128117, 0.158069, 0.203101",\
              "0.103469, 0.117405, 0.134357, 0.164309, 0.209341",\
              "0.131237, 0.145173, 0.162125, 0.192077, 0.237109"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104093, 0.118029, 0.134981, 0.164933, 0.209965",\
              "0.099309, 0.113245, 0.130197, 0.160149, 0.205181",\
              "0.097229, 0.111165, 0.128117, 0.158069, 0.203101",\
              "0.103469, 0.117405, 0.134357, 0.164309, 0.209341",\
              "0.131237, 0.145173, 0.162125, 0.192077, 0.237109"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.230390, 0.228790, 0.228090, 0.231090, 0.249590",\
              "0.247190, 0.245590, 0.244890, 0.247890, 0.266390",\
              "0.264690, 0.263090, 0.262390, 0.265390, 0.283890",\
              "0.288690, 0.287090, 0.286390, 0.289390, 0.307890",\
              "0.317490, 0.315890, 0.315190, 0.318190, 0.336690"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230390, 0.228790, 0.228090, 0.231090, 0.249590",\
              "0.247190, 0.245590, 0.244890, 0.247890, 0.266390",\
              "0.264690, 0.263090, 0.262390, 0.265390, 0.283890",\
              "0.288690, 0.287090, 0.286390, 0.289390, 0.307890",\
              "0.317490, 0.315890, 0.315190, 0.318190, 0.336690"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000840 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003367" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004035" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104093, 0.118029, 0.134981, 0.164933, 0.209965",\
              "0.099309, 0.113245, 0.130197, 0.160149, 0.205181",\
              "0.097229, 0.111165, 0.128117, 0.158069, 0.203101",\
              "0.103469, 0.117405, 0.134357, 0.164309, 0.209341",\
              "0.131237, 0.145173, 0.162125, 0.192077, 0.237109"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104093, 0.118029, 0.134981, 0.164933, 0.209965",\
              "0.099309, 0.113245, 0.130197, 0.160149, 0.205181",\
              "0.097229, 0.111165, 0.128117, 0.158069, 0.203101",\
              "0.103469, 0.117405, 0.134357, 0.164309, 0.209341",\
              "0.131237, 0.145173, 0.162125, 0.192077, 0.237109"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.230590, 0.228990, 0.228290, 0.231290, 0.249790",\
              "0.247390, 0.245790, 0.245090, 0.248090, 0.266590",\
              "0.264890, 0.263290, 0.262590, 0.265590, 0.284090",\
              "0.288890, 0.287290, 0.286590, 0.289590, 0.308090",\
              "0.317690, 0.316090, 0.315390, 0.318390, 0.336890"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230590, 0.228990, 0.228290, 0.231290, 0.249790",\
              "0.247390, 0.245790, 0.245090, 0.248090, 0.266590",\
              "0.264890, 0.263290, 0.262590, 0.265590, 0.284090",\
              "0.288890, 0.287290, 0.286590, 0.289590, 0.308090",\
              "0.317690, 0.316090, 0.315390, 0.318390, 0.336890"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 8.677701 ;
    }
}
}
