<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://syzygyfpga.io/">Original</a>
    <h1>Syzygy: An open standard for low cost, compact and high-performance peripherals</h1>
    
    <div id="readability-page-1" class="page"><div id="inner_content-2-146"><section id="section-85-7"><div><div id="div_block-210-7"><div id="div_block-211-7"><div id="_rich_text-238-7"><p>An open standard for high-performance peripheral connectivity. </p><ul><li>Low cost, compact, high-performance</li><li>Pin count economizes available FPGA I/O</li><li>Low cost cable options</li><li>FREE to license</li></ul></div></div><p><img id="image-86-7" alt="" src="https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1.png" srcset="https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1.png 2000w, https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1-300x256.png 300w, https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1-1024x874.png 1024w, https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1-768x656.png 768w, https://syzygyfpga.io/wp-content/uploads/2020/05/hero_illustration_PP-update-1-1536x1312.png 1536w" sizes="(max-width: 2000px) 100vw, 2000px"/></p></div></div></section><section id="section-268-7"><p><h2 id="headline-269-7">Applications</h2></p></section><section id="section-244-7"><div><div id="new_columns-245-7"><div id="div_block-246-7"><p><img id="image-250-7" alt="" src="https://syzygyfpga.io/wp-content/uploads/2020/04/High-performance-prototypes-orange.svg"/></p><h3 id="headline-251-7">High Performance Prototypes</h3><p>Rapid prototyping with off-the-shelf single-purpose peripherals.</p></div><div id="div_block-253-7"><p><img id="image-254-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/systems-integration-orange.svg"/></p><h3 id="headline-255-7">System Integration and Testing</h3><p>Build complex systems from smaller building blocks to iterate quickly and reduce cost. Create custom test systems for production functional testing.</p></div><div id="div_block-256-7"><p><img id="image-257-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/evaluation-systems-orange.svg"/></p><h3 id="headline-258-7">Evaluation Systems</h3><p>SYZYGY is a perfect platform for your next high-performance semiconductor evaluation board.</p></div></div></div></section><section id="section-239-7"><p><h2 id="headline-242-7">TYPICAL PERIPHERALS</h2></p></section><section id="section-273-7"><div><div id="new_columns-274-7"><div id="div_block-275-7"><div id="div_block-287-7"><p><img id="image-279-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/ADC-DAC.svg"/></p><p>Data Acquisition</p></div></div><div id="div_block-276-7"><div id="div_block-294-7"><p><img id="image-280-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Image-capture.svg"/></p><p>Machine Vision</p></div></div><div id="div_block-277-7"><div id="div_block-300-7"><p><img id="image-281-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/digital-communications.svg"/></p><p>Digital Communications</p></div></div><div id="div_block-278-7"><div id="div_block-305-7"><p><img id="image-282-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/SDR.svg"/></p><p>Software- Defined Radio</p></div></div></div><div id="new_columns-310-7"><div id="div_block-311-7"><div id="div_block-312-7"><p><img id="image-313-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Video-input.svg"/></p><p>Video Output</p></div></div><div id="div_block-315-7"><div id="div_block-316-7"><p><img id="image-317-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/SFP.svg"/></p><p>Multi-Channel I/O</p></div></div><div id="div_block-319-7"><div id="div_block-332-7"><p><img id="image-321-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Sensor.svg"/></p><p>Sensors</p></div></div><div id="div_block-323-7"><div id="div_block-324-7"><p><img id="image-325-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/robot.svg"/></p><p>Robotics</p></div></div></div></div></section><section id="section-486-5"><p><h2 id="headline-347-7">Interface Comparison</h2></p></section><section id="section-342-7"><div><div id="new_columns-343-7"><div id="div_block-344-7"><div id="text_block-359-7"><p>SYZYGY fills the gap between low speed, low pin-count Digilent PMOD devices and high-performance, high pin-count VITA 57.1 FMC peripherals.</p></div></div><p><img id="image-346-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Img-StandardsComparisonChart_01-1.png"/></p></div><div id="div_block-366-7"><div id="code_block-439-49"><table>

<thead>

<tr>
<th rowspan="2">Interface</th>
<th colspan="2">Pin Count</th>
<th colspan="2">MHz / Pin</th>
</tr>

<tr>
<th>Min</th><th>Max</th><th>Min</th><th>Max</th>
</tr>

</thead>

<tbody>

<tr><td>PMOD</td><td>4</td><td>8</td><td>1</td><td>50</td></tr>

<tr><td>SYZYGY STD</td><td>10</td><td>32</td><td>50</td><td>500</td></tr>
<tr><td>SYZYGY XCVR</td><td>10</td><td>18</td><td>50</td><td>200</td></tr>
<tr><td>SYZYGY XCVR (gigabit pins)</td><td>4</td><td>8</td><td>500</td><td>5,000</td></tr>

<tr><td>FMC LPC</td><td>20</td><td>72</td><td>50</td><td>500</td></tr>
<tr><td>FMC LPC (gigabit pins)</td><td>2</td><td>4</td><td>500</td><td>5,000</td></tr>

<tr><td>FMC HPC</td><td>72</td><td>200</td><td>50</td><td>500</td></tr>
<tr><td>FMC HPC (gigabit pins)</td><td>10</td><td>40</td><td>500</td><td>5,000</td></tr>

</tbody>

</table></div><p>Note: Yes, all of these standards can go down to DC and some can go higher than we have here. This data basically illustrates what we consider to be the &#34;sweet spot&#34; for the interface. Your mileage may vary.<br/></p></div></div></section><section id="section-370-7"><div><h2 id="headline-371-7">SYZYGY Interface connectors</h2><div id="new_columns-374-7"><div id="div_block-375-7"><div id="div_block-377-7"><p><img id="image-462-49" alt="" src="https://syzygyfpga.io/wp-content/uploads/2020/04/Standard-peripheral-1.png"/></p><p>40-pin 0.8mm Samtec connector</p><p>+5v, +3.3v fixed voltages</p><p>Programmable I/O voltage (Smart VIO)</p><p>28 single-ended signals (incl. 8 differential pairs)</p><p><img id="image-436-7" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Standard-Peripheral-2.png"/></p><p>Clock<br/></p><p>MCU for Smart VIO and data</p></div></div><div id="div_block-376-7"><div id="div_block-396-7"><p><img id="image-472-49" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Transceiver-Peripheral-1.png"/></p><p>60-pin 0.5mm Samtec connector</p><p>+5v, +3.3v fixed voltages</p><p>Programmable I/O voltage (Smart VIO)</p><p>16 single-ended signals</p><p><img id="image-476-49" alt="" src="http://syzygyfpga.io/wp-content/uploads/2020/04/Transceiver-Peripheral-2.png"/></p><p>2 Tx and 2 Rx lanes Gigabit serial I/O<br/></p><p>Transceiver reference clock</p><p>MCU for Smart VIO and data</p></div></div></div></div></section></div></div>
  </body>
</html>
