
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.79000000000000000000;
1.79000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_0";
mvm_12_12_20_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_0' with
	the parameters "12,12,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "1,12,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 682 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b20_g0'
  Processing 'mvm_12_12_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29  130340.0      1.61     908.0    2897.4                          
    0:00:29  130340.0      1.61     908.0    2897.4                          
    0:00:29  130579.4      1.61     908.0    2897.4                          
    0:00:29  130818.8      1.61     908.0    2897.4                          
    0:00:29  131058.2      1.61     908.0    2897.4                          
    0:00:49  111899.8      0.75     166.5       0.0 path/genblk1[11].path/path/*cell*77777/U2/Z
    0:00:50  111725.3      0.34     152.5       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77868/ZN
    0:00:50  111595.2      0.28     150.1       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77909/ZN
    0:00:50  111498.7      0.26     147.8       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77989/ZN
    0:00:50  111431.1      0.26     146.4       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77916/ZN
    0:00:50  111380.3      0.26     145.6       0.0 path/genblk1[11].path/path/*cell*77777/*cell*78060/ZN
    0:00:50  111353.2      0.26     145.2       0.0 path/genblk1[11].path/path/*cell*77777/*cell*78053/ZN
    0:00:50  111326.1      0.26     145.2       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77991/ZN
    0:00:50  111306.1      0.26     145.2       0.0 path/genblk1[11].path/path/*cell*77777/U235/ZN
    0:00:50  111279.5      0.26     145.2       0.0 path/genblk1[11].path/path/*cell*77777/*cell*78097/ZN
    0:00:51  111247.3      0.26     145.1       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77978/ZN
    0:00:51  111214.9      0.26     145.1       0.0 path/genblk1[11].path/path/*cell*77777/*cell*78216/ZN
    0:00:51  111204.8      0.26     145.1       0.0 path/genblk1[11].path/path/*cell*77777/*cell*77919/ZN
    0:00:51  111375.0      0.58     158.2       0.0 path/genblk1[10].path/path/*cell*78233/U177/ZN
    0:00:51  111261.4      0.31     144.4       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78339/ZN
    0:00:51  111163.5      0.26     142.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78376/ZN
    0:00:51  111067.0      0.26     140.2       0.0 path/genblk1[10].path/path/*cell*78233/U218/ZN
    0:00:52  110965.1      0.26     139.0       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78468/ZN
    0:00:52  110931.0      0.26     138.4       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78445/ZN
    0:00:52  110886.1      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/U252/ZN
    0:00:52  110863.7      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78416/ZN
    0:00:52  110821.5      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78261/ZN
    0:00:52  110806.6      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78619/ZN
    0:00:52  110773.6      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78379/ZN
    0:00:52  110748.6      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78473/ZN
    0:00:52  110742.2      0.26     138.2       0.0 path/genblk1[10].path/path/*cell*78233/*cell*78494/ZN
    0:00:52  110861.1      0.53     146.4       0.0 path/genblk1[9].path/path/*cell*78676/U267/ZN
    0:00:53  110727.3      0.27     135.7       0.0 path/genblk1[9].path/path/*cell*78676/U39/ZN
    0:00:53  110617.7      0.26     134.3       0.0 path/genblk1[9].path/path/*cell*78676/U27/ZN
    0:00:53  110519.0      0.26     131.9       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78839/ZN
    0:00:53  110463.1      0.26     131.1       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78748/ZN
    0:00:53  110420.3      0.26     130.8       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78966/ZN
    0:00:53  110385.7      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78849/ZN
    0:00:53  110364.5      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78807/ZN
    0:00:53  110331.7      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78950/ZN
    0:00:53  110308.1      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/*cell*79012/ZN
    0:00:53  110281.2      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/U361/ZN
    0:00:53  110258.6      0.26     130.6       0.0 path/genblk1[9].path/path/*cell*78676/*cell*78800/ZN
    0:00:54  110401.7      0.54     138.3       0.0 path/genblk1[8].path/path/*cell*79123/U297/ZN
    0:00:54  110283.3      0.31     129.3       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79215/ZN
    0:00:54  110184.4      0.26     127.1       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79253/ZN
    0:00:54  110078.5      0.26     124.9       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79302/ZN
    0:00:54  110000.6      0.26     123.6       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79413/ZN
    0:00:54  109948.7      0.26     122.9       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79143/ZN
    0:00:55  109887.3      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79395/ZN
    0:00:55  109864.9      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79450/ZN
    0:00:55  109853.2      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79239/ZN
    0:00:55  109822.4      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79414/ZN
    0:00:55  109808.3      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79551/ZN
    0:00:55  109783.8      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/*cell*79496/ZN
    0:00:55  109776.3      0.26     122.8       0.0 path/genblk1[8].path/path/*cell*79123/U409/ZN
    0:00:55  109848.2      0.46     126.5       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79645/ZN
    0:00:55  109763.8      0.29     121.1       0.0 path/genblk1[7].path/path/*cell*79589/U207/ZN
    0:00:56  109636.4      0.26     119.1       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79725/ZN
    0:00:56  109535.3      0.26     117.4       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79767/ZN
    0:00:56  109477.1      0.26     116.6       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79837/ZN
    0:00:56  109426.0      0.26     116.3       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79792/ZN
    0:00:56  109395.4      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79807/ZN
    0:00:56  109371.0      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79908/ZN
    0:00:56  109346.7      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79989/ZN
    0:00:56  109327.1      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79994/ZN
    0:00:56  109314.3      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79985/ZN
    0:00:56  109292.5      0.26     116.2       0.0 path/genblk1[7].path/path/*cell*79589/*cell*79764/ZN
    0:00:56  109487.7      0.79     129.6       0.0 path/genblk1[6].path/path/*cell*80045/U2/Z
    0:00:57  109307.6      0.30     113.6       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80147/ZN
    0:00:57  109203.1      0.26     112.1       0.0 path/genblk1[6].path/path/*cell*80045/U37/ZN
    0:00:57  109101.2      0.26     110.2       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80245/ZN
    0:00:57  109010.0      0.26     108.4       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80267/ZN
    0:00:57  108968.8      0.26     108.1       0.0 path/genblk1[6].path/path/*cell*80045/U334/ZN
    0:00:57  108935.2      0.26     107.8       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80362/ZN
    0:00:57  108896.1      0.26     107.7       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80381/ZN
    0:00:57  108869.8      0.26     107.7       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80356/ZN
    0:00:57  108849.9      0.26     107.7       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80450/ZN
    0:00:57  108816.1      0.26     107.6       0.0 path/genblk1[6].path/path/*cell*80045/U354/ZN
    0:00:57  108800.1      0.26     107.6       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80441/ZN
    0:00:58  108790.5      0.26     107.6       0.0 path/genblk1[6].path/path/*cell*80045/*cell*80328/ZN
    0:00:58  108942.4      0.63     121.2       0.0 path/genblk1[5].path/path/*cell*80503/U135/Z
    0:00:58  108788.9      0.30     106.2       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80605/ZN
    0:00:58  108678.3      0.26     104.3       0.0 path/genblk1[5].path/path/*cell*80503/U154/ZN
    0:00:58  108570.6      0.26     102.3       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80661/ZN
    0:00:58  108497.1      0.26     100.7       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80768/ZN
    0:00:59  108462.0      0.26     100.6       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80801/ZN
    0:00:59  108427.5      0.26     100.4       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80761/ZN
    0:00:59  108409.4      0.26     100.4       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80809/ZN
    0:00:59  108370.0      0.26     100.3       0.0 path/genblk1[5].path/path/*cell*80503/U308/ZN
    0:00:59  108358.0      0.26     100.3       0.0 path/genblk1[5].path/path/*cell*80503/U339/ZN
    0:00:59  108338.1      0.26     100.3       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80908/ZN
    0:00:59  108317.1      0.26     100.3       0.0 path/genblk1[5].path/path/*cell*80503/*cell*80847/ZN
    0:00:59  108510.4      0.56     110.8       0.0 path/genblk1[4].path/path/*cell*80938/U184/ZN
    0:00:59  108397.1      0.35     101.1       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81034/ZN
    0:01:00  108259.1      0.27      97.8       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81068/ZN
    0:01:00  108171.6      0.26      95.7       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81123/ZN
    0:01:00  108108.5      0.26      94.2       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81123/ZN
    0:01:00  108077.1      0.26      93.7       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81170/ZN
    0:01:00  108041.2      0.26      93.7       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81195/ZN
    0:01:00  108010.4      0.26      93.6       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81163/ZN
    0:01:00  107974.2      0.26      93.6       0.0 path/genblk1[4].path/path/*cell*80938/U240/ZN
    0:01:00  107943.6      0.26      93.4       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81332/ZN
    0:01:00  107925.0      0.26      93.2       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81030/ZN
    0:01:00  107900.8      0.26      93.1       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81329/ZN
    0:01:00  107876.6      0.26      93.1       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81362/ZN
    0:01:00  107867.3      0.26      93.1       0.0 path/genblk1[4].path/path/*cell*80938/*cell*81019/ZN
    0:01:01  107906.9      0.33      92.7       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81400/ZN
    0:01:01  107820.4      0.27      91.1       0.0 path/genblk1[3].path/path/*cell*81398/U24/ZN
    0:01:01  107686.4      0.26      88.9       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81583/ZN
    0:01:01  107589.8      0.26      86.6       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81524/ZN
    0:01:01  107546.7      0.26      86.3       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81680/ZN
    0:01:01  107523.8      0.26      86.3       0.0 path/genblk1[3].path/path/*cell*81398/U225/ZN
    0:01:01  107514.3      0.26      86.2       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81561/ZN
    0:01:01  107483.2      0.26      86.1       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81743/ZN
    0:01:01  107458.4      0.26      86.1       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81576/ZN
    0:01:02  107425.2      0.26      86.1       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81807/ZN
    0:01:02  107409.5      0.26      86.1       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81810/ZN
    0:01:02  107397.8      0.26      86.1       0.0 path/genblk1[3].path/path/*cell*81398/*cell*81469/ZN
    0:01:02  107557.4      0.54      93.3       0.0 path/genblk1[2].path/path/*cell*81843/U395/Z
    0:01:02  107467.2      0.31      85.2       0.0 path/genblk1[2].path/path/*cell*81843/U189/ZN
    0:01:02  107359.5      0.27      83.1       0.0 path/genblk1[2].path/path/*cell*81843/U76/ZN
    0:01:02  107248.8      0.26      81.5       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82008/ZN
    0:01:03  107141.1      0.26      79.3       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82036/ZN
    0:01:03  107091.3      0.26      78.9       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82074/ZN
    0:01:03  107057.3      0.26      78.6       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82122/ZN
    0:01:03  107041.1      0.26      78.6       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82207/ZN
    0:01:03  107021.9      0.26      78.6       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82230/ZN
    0:01:03  106997.7      0.26      78.5       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82262/ZN
    0:01:03  106978.5      0.26      78.5       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82173/ZN
    0:01:03  106965.0      0.26      78.4       0.0 path/genblk1[2].path/path/*cell*81843/*cell*82287/ZN
    0:01:03  106957.8      0.26      78.4       0.0 path/genblk1[2].path/path/*cell*81843/*cell*81927/ZN
    0:01:03  106991.8      0.30      76.3       0.0 path/genblk1[1].path/path/*cell*82311/U75/ZN
    0:01:04  106870.8      0.26      73.9       0.0 path/genblk1[1].path/path/*cell*82311/U193/ZN
    0:01:04  106770.0      0.26      71.9       0.0 path/genblk1[1].path/path/*cell*82311/U164/ZN
    0:01:04  106711.2      0.26      71.0       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82480/ZN
    0:01:04  106659.3      0.26      70.8       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82591/ZN
    0:01:04  106624.2      0.26      70.6       0.0 path/genblk1[1].path/path/*cell*82311/U321/ZN
    0:01:04  106588.1      0.26      70.6       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82415/ZN
    0:01:04  106564.4      0.26      70.6       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82669/ZN
    0:01:04  106536.5      0.26      70.6       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82602/ZN
    0:01:04  106510.1      0.26      70.6       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82719/ZN
    0:01:04  106492.3      0.26      70.5       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82717/ZN
    0:01:04  106477.4      0.26      70.5       0.0 path/genblk1[1].path/path/*cell*82311/*cell*82704/ZN
    0:01:05  106571.8      0.36      70.9       0.0 path/path/path/*cell*82757/*cell*82781/ZN
    0:01:05  106493.9      0.27      67.9       0.0 path/path/path/*cell*82757/*cell*82883/ZN
    0:01:05  106371.0      0.22      66.3       0.0 path/path/path/*cell*82757/*cell*82895/ZN
    0:01:05  106263.3      0.20      64.0       0.0 path/path/path/*cell*82757/U280/ZN
    0:01:05  106223.4      0.20      63.5       0.0 path/path/path/*cell*82757/*cell*82932/ZN
    0:01:05  106176.0      0.20      62.8       0.0 path/path/path/*cell*82757/*cell*82997/ZN
    0:01:05  106145.7      0.20      62.4       0.0 path/path/path/*cell*82757/*cell*82938/ZN
    0:01:06  106122.0      0.20      62.3       0.0 path/path/path/*cell*82757/*cell*82892/ZN
    0:01:06  106088.2      0.20      62.3       0.0 path/path/path/*cell*82757/*cell*83053/ZN
    0:01:06  106058.7      0.20      62.2       0.0 path/path/path/*cell*82757/*cell*83165/ZN
    0:01:06  106043.6      0.20      62.1       0.0 path/path/path/*cell*82757/*cell*83141/ZN
    0:01:06  106018.8      0.20      62.1       0.0 path/path/path/*cell*82757/*cell*83102/ZN
    0:01:06  106012.2      0.20      62.1       0.0 path/path/path/*cell*82757/U409/ZN
    0:01:09  106005.0      0.20      62.1       0.0                          
    0:01:10  106005.0      0.20      62.1       0.0                          
    0:01:10  106005.0      0.20      62.1       0.0                          
    0:01:10  106005.0      0.20      62.1       0.0                          
    0:01:10  106005.0      0.20      62.1       0.0                          
    0:01:20   88118.9      0.22      47.4       0.0                          
    0:01:22   88055.3      0.19      39.4       0.0                          
    0:01:25   88061.4      0.18      39.1       0.0                          
    0:01:26   88066.7      0.17      39.0       0.0                          
    0:01:26   88068.6      0.16      38.6       0.0                          
    0:01:27   88076.1      0.16      37.6       0.0                          
    0:01:27   88084.3      0.16      37.0       0.0                          
    0:01:28   88089.6      0.16      36.9       0.0                          
    0:01:28   88093.1      0.16      36.6       0.0                          
    0:01:29   88098.7      0.16      35.8       0.0                          
    0:01:29   88102.7      0.16      35.6       0.0                          
    0:01:30   87634.2      0.16      35.6       0.0                          
    0:01:30   87634.2      0.16      35.6       0.0                          
    0:01:30   87634.2      0.16      35.6       0.0                          
    0:01:30   87634.2      0.16      35.6       0.0                          
    0:01:30   87634.2      0.16      35.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:30   87634.2      0.16      35.6       0.0                          
    0:01:30   87657.6      0.13      33.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   87684.8      0.12      32.2       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:31   87698.3      0.12      31.4       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:31   87701.0      0.12      31.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:31   87715.6      0.11      30.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:31   87721.2      0.11      30.1       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:01:31   87733.2      0.11      29.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:31   87747.5      0.11      28.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:31   87750.7      0.11      28.8       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:31   87764.3      0.11      28.3       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:32   87771.5      0.10      27.8       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:01:32   87774.4      0.10      27.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   87789.3      0.10      27.5      15.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   87793.8      0.10      26.9      15.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   87797.6      0.10      26.6      15.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:32   87809.5      0.10      25.9      15.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   87810.3      0.10      25.6      15.7 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:33   87814.6      0.10      25.5      15.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:33   87817.0      0.10      25.2      15.7 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:33   87824.2      0.10      25.0      15.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:33   87835.6      0.09      24.5      15.7 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:33   87844.4      0.09      24.1      15.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:33   87846.2      0.09      24.1      15.7 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:33   87860.6      0.09      23.8      28.7 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:33   87876.8      0.09      23.7      76.3 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:33   87881.9      0.09      23.6      76.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   87884.5      0.09      23.3      76.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:34   87888.8      0.09      23.1      76.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:34   87893.8      0.09      22.9      76.3 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:34   87898.6      0.09      22.6      76.3 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:34   87909.5      0.09      22.5      76.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:34   87913.8      0.09      22.4      76.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:34   87922.0      0.09      21.8      76.3 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:34   87924.4      0.08      21.6      76.3 path/genblk1[9].path/path/add_out_reg[32]/D
    0:01:34   87928.4      0.08      21.5      76.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:34   87933.7      0.08      21.3      76.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   87936.4      0.08      21.1      76.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   87943.3      0.08      21.0      76.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   87946.8      0.08      20.7      76.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:35   87952.6      0.08      20.6      76.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:35   87965.9      0.08      20.5     100.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:35   87966.2      0.08      20.2     100.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   87974.7      0.08      20.1     100.1 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:35   87981.4      0.08      20.1     100.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:35   87987.7      0.08      19.8     100.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   87994.1      0.08      19.5     100.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88002.4      0.08      19.4     100.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88009.6      0.08      19.3     100.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36   88016.5      0.08      19.1     100.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:36   88022.3      0.08      19.1     100.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36   88026.3      0.08      18.8     100.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:36   88027.1      0.08      18.7     100.1 path/genblk1[9].path/path/add_out_reg[32]/D
    0:01:36   88029.5      0.08      18.5     100.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:36   88034.0      0.07      18.4     100.1 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:36   88040.7      0.07      18.2     100.1 path/genblk1[9].path/path/add_out_reg[32]/D
    0:01:36   88048.1      0.07      18.0     100.1 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:37   88051.9      0.07      17.8     100.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:37   88056.1      0.07      17.6     100.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:37   88064.9      0.07      17.5     113.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37   88070.2      0.07      17.2     113.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:37   88076.1      0.07      17.0     113.1 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:37   88076.9      0.07      17.0     113.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:37   88079.5      0.07      16.8     113.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:37   88078.7      0.07      16.6      97.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:37   88080.0      0.07      16.6      97.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   88084.0      0.07      16.4      97.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   88086.4      0.07      16.2      97.4 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:38   88097.9      0.07      16.1     112.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   88103.2      0.07      15.9     112.9 path/genblk1[6].path/path/add_out_reg[32]/D
    0:01:38   88103.7      0.07      15.9     112.9 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:38   88107.4      0.07      15.6     112.9 path/genblk1[2].path/path/add_out_reg[30]/D
    0:01:38   88122.1      0.07      15.5     128.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   88125.5      0.07      15.4     128.5 path/genblk1[3].path/path/add_out_reg[32]/D
    0:01:38   88128.7      0.07      15.4     128.5 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:38   88142.3      0.06      15.4     176.1 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:38   88148.9      0.06      15.4     176.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   88150.3      0.06      15.2     176.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:39   88154.0      0.06      15.0     176.1 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:39   88157.7      0.06      14.9     176.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:39   88172.1      0.06      14.8     199.9 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:39   88173.9      0.06      14.8     199.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39   88179.5      0.06      14.7     199.9 path/genblk1[3].path/path/add_out_reg[36]/D
    0:01:39   88184.1      0.06      14.6     199.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   88186.4      0.06      14.5     199.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39   88192.3      0.06      14.4     199.9 path/genblk1[1].path/path/add_out_reg[32]/D
    0:01:39   88196.3      0.06      14.2     199.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:01:39   88214.1      0.06      14.1     223.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:39   88235.4      0.06      13.9     249.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:40   88238.8      0.06      13.8     249.7 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:40   88249.0      0.06      13.6     249.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:40   88251.6      0.06      13.5     249.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   88254.5      0.06      13.4     249.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   88261.5      0.06      13.4     249.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:01:40   88282.2      0.06      13.3     321.1 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:40   88301.1      0.06      13.2     342.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:40   88310.7      0.06      13.0     342.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   88313.9      0.06      13.0     342.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   88326.1      0.06      12.9     342.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:41   88329.0      0.06      12.8     342.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:41   88328.8      0.06      12.7     342.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   88339.7      0.05      12.7     342.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:41   88342.6      0.05      12.5     342.0 path/genblk1[11].path/path/add_out_reg[29]/D
    0:01:41   88351.6      0.05      12.5     389.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   88356.7      0.05      12.3     389.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   88359.1      0.05      12.3     389.6 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:41   88362.8      0.05      12.2     389.6 path/genblk1[8].path/path/add_out_reg[32]/D
    0:01:41   88370.5      0.05      12.1     389.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   88384.6      0.05      11.8     402.7 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:41   88388.1      0.05      11.7     402.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:01:42   88395.3      0.05      11.7     402.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   88405.1      0.05      11.5     402.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   88410.4      0.05      11.5     402.6 path/genblk1[8].path/path/add_out_reg[32]/D
    0:01:42   88405.1      0.05      11.5     381.7 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:42   88408.8      0.05      11.4     381.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   88419.7      0.05      11.4     405.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   88421.9      0.05      11.4     405.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42   88426.1      0.05      11.2     405.4 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:42   88429.0      0.05      11.1     405.4 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:42   88434.6      0.05      10.9     405.4 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:42   88434.6      0.05      10.9     405.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88436.8      0.05      10.8     405.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   88440.5      0.05      10.7     405.4 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:43   88445.8      0.05      10.6     405.4 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:43   88450.9      0.05      10.6     405.4 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:43   88455.1      0.05      10.5     405.4 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:43   88458.8      0.05      10.4     405.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43   88462.8      0.05      10.2     405.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   88478.2      0.05      10.2     429.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43   88487.6      0.05      10.1     444.8 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:44   88491.8      0.05       9.7     444.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   88495.8      0.05       9.6     444.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:44   88496.9      0.05       9.6     444.8 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:44   88500.1      0.04       9.4     444.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:44   88506.2      0.04       9.4     444.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:44   88510.4      0.04       9.3     444.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:44   88516.6      0.04       9.2     444.8 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:44   88528.3      0.04       9.1     457.9 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:44   88531.4      0.04       9.0     457.9 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:44   88537.0      0.04       9.0     457.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   88544.2      0.04       8.9     457.8 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:45   88557.5      0.04       8.8     470.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   88562.0      0.04       8.5     470.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:01:45   88568.2      0.04       8.5     470.8 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:45   88570.6      0.04       8.4     470.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:45   88574.3      0.04       8.4     470.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:45   88580.7      0.04       8.3     470.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   88592.6      0.04       8.3     494.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:45   88596.4      0.04       8.2     494.4 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:45   88600.9      0.04       8.1     494.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   88601.7      0.04       7.9     494.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:46   88617.4      0.04       7.9     541.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   88624.3      0.04       7.8     541.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:46   88629.9      0.04       7.7     541.9 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:46   88634.1      0.04       7.7     541.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:46   88639.2      0.04       7.7     541.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:46   88641.3      0.04       7.6     541.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:46   88641.6      0.04       7.5     541.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:46   88647.7      0.04       7.4     541.9 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:47   88660.5      0.04       7.2     589.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:47   88665.5      0.03       7.1     589.5 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:47   88671.4      0.03       7.0     589.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   88682.8      0.03       7.0     589.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:47   88685.2      0.03       6.9     589.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47   88690.5      0.03       6.8     589.5 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:47   88683.3      0.03       6.7     566.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:47   88689.7      0.03       6.6     566.0 path/genblk1[8].path/path/add_out_reg[28]/D
    0:01:47   88694.0      0.03       6.5     566.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:47   88701.4      0.03       6.4     566.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:47   88704.3      0.03       6.3     566.0 path/genblk1[9].path/path/add_out_reg[30]/D
    0:01:48   88717.6      0.03       6.2     566.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:48   88723.2      0.03       6.1     566.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:48   88724.6      0.03       6.1     566.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48   88739.5      0.03       6.0     566.0 path/genblk1[7].path/path/add_out_reg[29]/D
    0:01:48   88733.1      0.03       5.9     520.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:48   88736.0      0.03       5.9     520.3 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:48   88739.7      0.03       5.9     520.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48   88740.5      0.03       5.8     520.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48   88744.2      0.03       5.8     520.3 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:48   88746.1      0.03       5.8     520.3 path/genblk1[2].path/path/add_out_reg[32]/D
    0:01:48   88752.5      0.03       5.7     520.3 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:49   88756.2      0.03       5.7     520.3 path/genblk1[9].path/path/add_out_reg[30]/D
    0:01:49   88756.0      0.03       5.7     520.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   88759.7      0.03       5.4     520.3 path/genblk1[2].path/path/add_out_reg[32]/D
    0:01:49   88770.8      0.03       5.4     567.7 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:49   88772.7      0.03       5.3     567.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:49   88777.0      0.03       5.3     567.7 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:49   88783.9      0.03       5.3     545.4 path/path/path/add_out_reg[38]/D
    0:01:49   88781.8      0.03       5.2     521.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49   88787.1      0.03       5.2     521.7 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:49   88787.9      0.03       5.1     521.7 path/genblk1[6].path/path/add_out_reg[31]/D
    0:01:49   88792.7      0.03       5.0     521.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:50   88798.5      0.03       4.9     521.7 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:50   88800.6      0.03       4.9     521.7 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:50   88810.7      0.03       4.8     534.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:50   88821.7      0.03       4.7     544.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:50   88829.6      0.03       4.7     544.5 path/genblk1[7].path/path/add_out_reg[31]/D
    0:01:50   88824.0      0.02       4.6     531.5 path/genblk1[9].path/path/add_out_reg[28]/D
    0:01:50   88836.8      0.02       4.5     579.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   88839.2      0.02       4.4     579.1 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:50   88852.8      0.02       4.4     626.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   88860.0      0.02       4.3     626.7 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:50   88863.4      0.02       4.3     626.7 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:51   88879.1      0.02       4.2     674.2 path/path/path/add_out_reg[31]/D
    0:01:51   88892.4      0.02       4.2     697.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:51   88892.9      0.02       4.1     697.5 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:51   88898.0      0.02       4.1     697.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:51   88898.8      0.02       4.0     697.5 path/genblk1[5].path/path/add_out_reg[37]/D
    0:01:51   88900.1      0.02       4.0     697.5 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:51   88896.7      0.02       4.0     680.7 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:51   88902.3      0.02       3.9     680.7 path/path/path/add_out_reg[31]/D
    0:01:51   88898.5      0.02       3.8     665.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:51   88899.1      0.02       3.8     665.1 path/genblk1[9].path/path/add_out_reg[30]/D
    0:01:51   88900.7      0.02       3.8     665.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:52   88909.7      0.02       3.7     665.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:52   88918.2      0.02       3.6     665.1 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:52   88920.6      0.02       3.6     665.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:52   88921.7      0.02       3.5     665.1 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:52   88925.1      0.02       3.5     665.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:52   88932.3      0.02       3.4     665.1 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:52   88937.4      0.02       3.2     665.1 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:52   88942.7      0.02       3.2     665.1 path/genblk1[9].path/path/add_out_reg[32]/D
    0:01:52   88936.3      0.02       3.1     655.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:52   88945.3      0.02       3.1     668.1 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:52   88946.1      0.02       3.0     668.1 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:52   88957.0      0.02       3.0     715.5 path/path/path/add_out_reg[31]/D
    0:01:52   88959.2      0.02       3.0     715.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:53   88967.2      0.02       2.9     715.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:53   88971.7      0.02       2.8     715.4 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:53   88979.1      0.02       2.7     715.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:53   88982.6      0.02       2.7     715.4 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:53   88984.4      0.02       2.6     715.4 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:53   88983.4      0.02       2.6     715.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   88987.6      0.02       2.6     715.4 path/genblk1[4].path/path/add_out_reg[28]/D
    0:01:53   88990.0      0.02       2.4     715.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:53   88991.6      0.02       2.4     715.4 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:53   88995.6      0.02       2.3     715.4 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:54   88988.2      0.02       2.2     702.4 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:54   88991.4      0.02       2.2     702.4 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:54   88997.5      0.02       2.2     702.4 path/genblk1[4].path/path/add_out_reg[28]/D
    0:01:54   88999.1      0.02       2.1     702.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89000.4      0.02       2.1     702.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89005.7      0.02       2.0     702.3 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:54   89007.3      0.01       2.0     702.3 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:54   89008.9      0.01       1.9     702.3 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:54   89019.3      0.01       1.9     749.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89019.0      0.01       1.9     749.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   89019.8      0.01       1.9     749.9 path/genblk1[6].path/path/add_out_reg[32]/D
    0:01:55   89020.9      0.01       1.8     749.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:55   89021.4      0.01       1.8     749.9 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:55   89021.7      0.01       1.8     749.9 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:55   89033.1      0.01       1.8     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:55   89034.7      0.01       1.7     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:55   89037.6      0.01       1.6     765.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:55   89042.7      0.01       1.6     765.5 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:55   89048.0      0.01       1.5     765.5 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:55   89050.4      0.01       1.5     765.5 path/path/path/add_out_reg[31]/D
    0:01:55   89052.0      0.01       1.5     765.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:56   89053.3      0.01       1.5     765.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:56   89057.1      0.01       1.4     765.5 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:56   89059.2      0.01       1.3     765.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:56   89060.8      0.01       1.3     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:56   89061.1      0.01       1.3     765.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   89068.2      0.01       1.2     765.5 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:56   89070.4      0.01       1.2     765.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:56   89075.4      0.01       1.1     765.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:56   89077.0      0.01       1.1     765.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   89081.8      0.01       1.0     765.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:57   89086.1      0.01       1.0     765.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:57   89091.4      0.01       1.0     765.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:57   89091.1      0.01       1.0     765.5 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:57   89097.0      0.01       1.0     765.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:57   89102.3      0.01       0.9     765.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   89105.5      0.01       0.9     765.5 path/genblk1[2].path/path/add_out_reg[37]/D
    0:01:57   89112.7      0.01       0.8     765.5 path/path/path/add_out_reg[38]/D
    0:01:57   89115.6      0.01       0.7     765.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:57   89120.4      0.01       0.7     765.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   89122.5      0.01       0.7     765.5 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:57   89133.7      0.01       0.6     765.5 path/path/path/add_out_reg[38]/D
    0:01:58   89133.9      0.01       0.6     765.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:58   89135.3      0.01       0.6     765.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58   89138.7      0.01       0.6     765.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   89139.8      0.01       0.6     765.5 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:58   89146.4      0.01       0.6     765.5 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:58   89148.6      0.01       0.5     765.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:58   89151.5      0.01       0.5     765.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58   89153.6      0.01       0.5     765.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:58   89157.1      0.01       0.5     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:58   89162.7      0.01       0.4     765.5 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:58   89162.9      0.01       0.4     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:58   89170.6      0.01       0.4     765.5 path/genblk1[7].path/path/add_out_reg[29]/D
    0:01:59   89181.0      0.01       0.4     765.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:59   89181.3      0.01       0.3     765.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   89185.3      0.01       0.3     765.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:59   89187.7      0.00       0.3     762.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:59   89196.4      0.00       0.3     810.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   89196.4      0.00       0.3     810.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:59   89201.0      0.00       0.3     810.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:59   89201.5      0.00       0.2     810.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:59   89203.4      0.00       0.2     810.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   89205.8      0.00       0.2     810.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   89207.4      0.00       0.2     810.0 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:59   89211.9      0.00       0.2     810.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00   89214.8      0.00       0.1     810.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   89223.6      0.00       0.1     822.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00   89226.5      0.00       0.1     822.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00   89237.4      0.00       0.1     870.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   89241.1      0.00       0.1     870.2 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:00   89245.4      0.00       0.0     870.2 path/genblk1[11].path/path/add_out_reg[37]/D
    0:02:00   89245.1      0.00       0.0     870.2 path/genblk1[5].path/path/add_out_reg[38]/D
    0:02:00   89249.6      0.00       0.0     870.2 path/genblk1[7].path/path/add_out_reg[35]/D
    0:02:00   89250.4      0.00       0.0     870.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00   89250.7      0.00       0.0     870.2 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:00   89256.3      0.00       0.0     870.2 path/genblk1[7].path/path/add_out_reg[30]/D
    0:02:01   89258.2      0.00       0.0     870.2 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:01   89258.4      0.00       0.0     870.2                          
    0:02:01   89255.2      0.00       0.0     870.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:01   89255.2      0.00       0.0     870.2                          
    0:02:01   89057.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:01   89057.3      0.00       0.0       0.0                          
    0:02:02   89057.3      0.00       0.0       0.0                          
    0:02:05   88463.6      0.01       0.0       0.0                          
    0:02:06   88295.2      0.01       0.0       0.0                          
    0:02:06   88245.2      0.01       0.0       0.0                          
    0:02:07   88224.2      0.01       0.1       0.0                          
    0:02:07   88213.6      0.01       0.1       0.0                          
    0:02:07   88213.6      0.01       0.1       0.0                          
    0:02:07   88215.2      0.00       0.0       0.0                          
    0:02:08   88004.2      0.06       2.1       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   87998.9      0.07       2.2       0.0                          
    0:02:08   88009.8      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:08   88012.2      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09   88015.4      0.00       0.1       0.0                          
    0:02:09   88021.0      0.00       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09   88025.0      0.00       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09   88033.8      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09   88037.0      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:09   88044.1      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09   88038.0      0.00       0.0       0.0                          
    0:02:10   88009.6      0.00       0.0       0.0                          
    0:02:10   87986.7      0.00       0.0       0.0                          
    0:02:10   87955.6      0.00       0.0       0.0                          
    0:02:10   87933.2      0.00       0.0       0.0                          
    0:02:10   87906.1      0.00       0.0       0.0                          
    0:02:10   87875.5      0.00       0.0       0.0                          
    0:02:10   87839.6      0.00       0.0       0.0                          
    0:02:11   87797.3      0.00       0.0       0.0                          
    0:02:11   87748.6      0.00       0.0       0.0                          
    0:02:12   87703.7      0.00       0.0       0.0                          
    0:02:12   87663.2      0.00       0.0       0.0                          
    0:02:12   87628.6      0.00       0.0       0.0                          
    0:02:12   87624.7      0.00       0.0       0.0                          
    0:02:12   87606.6      0.00       0.0       0.0                          
    0:02:12   87602.3      0.00       0.0       0.0                          
    0:02:13   87601.5      0.00       0.0       0.0                          
    0:02:13   87599.9      0.00       0.0       0.0                          
    0:02:13   87598.3      0.00       0.0       0.0                          
    0:02:13   87596.2      0.00       0.0       0.0                          
    0:02:13   87588.2      0.00       0.0       0.0                          
    0:02:13   87407.9      0.00       0.0       0.0                          
    0:02:14   87214.7      0.00       0.0       0.0                          
    0:02:14   87021.6      0.00       0.0       0.0                          
    0:02:15   87020.6      0.00       0.0       0.0                          
    0:02:19   87017.6      0.00       0.0       0.0                          
    0:02:20   87005.4      0.00       0.0       0.0                          
    0:02:20   87003.3      0.00       0.0       0.0                          
    0:02:20   87002.7      0.00       0.0       0.0                          
    0:02:21   86998.8      0.00       0.0       0.0                          
    0:02:21   86998.8      0.00       0.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86962.0      0.02       1.0       0.0                          
    0:02:22   86972.4      0.00       0.1       0.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:02:22   86980.7      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:22   86986.0      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:23   86988.6      0.00       0.0       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:23   86994.0      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23   86995.6      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8887 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:31:44 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45326.666314
Buf/Inv area:                     6140.610045
Noncombinational area:           41668.898559
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 86995.564873
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:31:49 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.2319 mW   (91%)
  Net Switching Power  =   2.3873 mW    (9%)
                         ---------
Total Dynamic Power    =  27.6192 mW  (100%)

Cell Leakage Power     =   1.7106 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.3738e+04          250.3411        6.9770e+05        2.4686e+04  (  84.17%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4939e+03        2.1370e+03        1.0129e+06        4.6439e+03  (  15.83%)
--------------------------------------------------------------------------------------------------
Total          2.5232e+04 uW     2.3873e+03 uW     1.7106e+06 nW     2.9330e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:31:49 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/U6/Z (TBUF_X1)       0.13       0.22 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[14] (memory_b20_SIZE12_LOGSIZE4_10)
                                                          0.00       0.22 f
  path/genblk1[7].path/Mat_a_Mem/data_out[14] (seqMemory_b20_SIZE12_10)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/in0[14] (mac_b20_g0_5)        0.00       0.22 f
  path/genblk1[7].path/path/mult_21/a[14] (mac_b20_g0_5_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/mult_21/U2182/Z (XOR2_X1)     0.08       0.30 f
  path/genblk1[7].path/path/mult_21/U1748/ZN (NAND2_X1)
                                                          0.03       0.33 r
  path/genblk1[7].path/path/mult_21/U1357/Z (CLKBUF_X3)
                                                          0.06       0.39 r
  path/genblk1[7].path/path/mult_21/U1793/ZN (OAI22_X1)
                                                          0.05       0.43 f
  path/genblk1[7].path/path/mult_21/U565/CO (FA_X1)       0.11       0.54 f
  path/genblk1[7].path/path/mult_21/U555/S (FA_X1)        0.13       0.67 f
  path/genblk1[7].path/path/mult_21/U553/CO (FA_X1)       0.09       0.76 f
  path/genblk1[7].path/path/mult_21/U544/S (FA_X1)        0.13       0.89 r
  path/genblk1[7].path/path/mult_21/U543/S (FA_X1)        0.11       1.01 f
  path/genblk1[7].path/path/mult_21/U1524/ZN (NAND2_X1)
                                                          0.04       1.05 r
  path/genblk1[7].path/path/mult_21/U1927/ZN (OAI21_X1)
                                                          0.04       1.09 f
  path/genblk1[7].path/path/mult_21/U1225/ZN (AOI21_X1)
                                                          0.04       1.13 r
  path/genblk1[7].path/path/mult_21/U1373/Z (BUF_X1)      0.05       1.18 r
  path/genblk1[7].path/path/mult_21/U1190/Z (BUF_X2)      0.05       1.23 r
  path/genblk1[7].path/path/mult_21/U2167/ZN (OAI21_X1)
                                                          0.04       1.27 f
  path/genblk1[7].path/path/mult_21/U2116/ZN (AOI21_X1)
                                                          0.06       1.32 r
  path/genblk1[7].path/path/mult_21/U1257/ZN (XNOR2_X1)
                                                          0.06       1.39 r
  path/genblk1[7].path/path/mult_21/product[32] (mac_b20_g0_5_DW_mult_tc_1)
                                                          0.00       1.39 r
  path/genblk1[7].path/path/add_27/A[32] (mac_b20_g0_5_DW01_add_2)
                                                          0.00       1.39 r
  path/genblk1[7].path/path/add_27/U523/ZN (NAND2_X1)     0.04       1.43 f
  path/genblk1[7].path/path/add_27/U437/ZN (OAI21_X1)     0.07       1.50 r
  path/genblk1[7].path/path/add_27/U612/ZN (AOI21_X1)     0.04       1.54 f
  path/genblk1[7].path/path/add_27/U610/ZN (OAI21_X1)     0.04       1.59 r
  path/genblk1[7].path/path/add_27/U750/ZN (AOI21_X1)     0.03       1.62 f
  path/genblk1[7].path/path/add_27/U451/ZN (XNOR2_X1)     0.06       1.67 f
  path/genblk1[7].path/path/add_27/SUM[37] (mac_b20_g0_5_DW01_add_2)
                                                          0.00       1.67 f
  path/genblk1[7].path/path/out[37] (mac_b20_g0_5)        0.00       1.67 f
  path/genblk1[7].path/genblk1.Vec_y_Mem/data_in[37] (seqMemory_b40_SIZE1_5)
                                                          0.00       1.67 f
  path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/data_in[37] (memory_b40_SIZE1_LOGSIZE1_5)
                                                          0.00       1.67 f
  path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/U149/Z (MUX2_X1)
                                                          0.07       1.74 f
  path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D (DFF_X1)
                                                          0.01       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.79       1.79
  clock network delay (ideal)                             0.00       1.79
  path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/CK (DFF_X1)
                                                          0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
