Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec  4 16:16:35 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 71 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.655        0.000                      0                  164        0.072        0.000                      0                  164        3.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          9.655        0.000                      0                  164        0.204        0.000                      0                  164        7.192        0.000                       0                    73  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        9.657        0.000                      0                  164        0.204        0.000                      0                  164        7.192        0.000                       0                    73  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          9.655        0.000                      0                  164        0.072        0.000                      0                  164  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        9.655        0.000                      0                  164        0.072        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        9.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.797ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.169ns (46.129%)  route 2.533ns (53.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.609    -0.931    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.943     0.468    xvga1/Q[7]
    SLICE_X66Y115        LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  xvga1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.592    xvga1/i__carry__0_i_7_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.972 r  xvga1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    xvga1/i__carry__0_i_1__0_n_0
    SLICE_X66Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.295 r  xvga1/i__carry__1_i_1__0/O[1]
                         net (fo=2, routed)           0.941     2.236    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y114        LUT6 (Prop_lut6_I5_O)        0.306     2.542 r  move_player_2/p2_blob/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.542    move_player_2/p2_blob/i__carry__1_i_3__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.122 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.649     3.771    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.568    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  9.797    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.108ns (47.090%)  route 2.369ns (52.910%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.610    -0.930    xvga1/clk_out1
    SLICE_X67Y115        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=17, routed)          0.873     0.399    xvga1/Q[6]
    SLICE_X66Y115        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     1.009 r  xvga1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.750     1.759    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X64Y113        LUT4 (Prop_lut4_I3_O)        0.307     2.066 r  move_player_2/p2_blob/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.066    move_player_2/p2_blob/i__carry__0_i_2_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.467    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.801 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.746     3.546    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.567    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 10.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.580    -0.584    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  move_player_2/p2_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.306    move_player_2/p2_blob/p2_pixel[2]
    SLICE_X73Y120        LUT4 (Prop_lut4_I2_O)        0.046    -0.260 r  move_player_2/p2_blob/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    move_player_2_n_14
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850    -0.823    clk_65mhz
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X73Y120        FDSE (Hold_fdse_C_D)         0.107    -0.464    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.118%)  route 0.083ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=10, routed)          0.083    -0.395    xvga1/vcount[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I4_O)        0.098    -0.297 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    xvga1/p_0_in__0[9]
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.844    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.514    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.102%)  route 0.164ns (46.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.164    -0.302    xvga1/Q[7]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.257    xvga1/hsync_out_i_1_n_0
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.479    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.584    -0.580    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  move_player_2/p2_blob/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.285    move_player_2/p2_blob/p2_pixel[6]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  move_player_2/p2_blob/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    move_player_2_n_18
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.092    -0.475    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.319    xvga1/vcount[5]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    xvga1/p_0_in__0[5]
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.092    -0.514    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.193    -0.248    move_player_2/p2_blob/p2_pixel[7]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  move_player_2/p2_blob/rgb[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    move_player_2_n_19
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.460    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.173    -0.293    xvga1/vblank
    SLICE_X68Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1/next_vblank
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.239    -0.607    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.515    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.258%)  route 0.342ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          0.120    -0.345    xvga1/pixel_out3_carry__0[0]
    SLICE_X65Y114        LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  xvga1/p2_at_rest_i_1/O
                         net (fo=1, routed)           0.221    -0.079    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866    -0.807    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.532    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.349    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.273    xvga1/Q[4]
    SLICE_X65Y115        LUT5 (Prop_lut5_I0_O)        0.042    -0.231 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/hcount_out[4]_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.105    -0.501    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.235    move_player_2/p2_blob/p2_pixel[5]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.046    -0.189 r  move_player_2/p2_blob/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    move_player_2_n_17
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.460    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y24     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y24     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     move_player_2/p2_blob/p2_rest_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     move_player_2/p2_blob/p2_rest_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y121    move_player_2/p2_blob/pixel_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y121    move_player_2/p2_blob/pixel_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y118    move_player_2/p2_blob/pixel_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y121    move_player_2/p2_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y121    move_player_2/p2_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        9.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.933    move_player_2/p2_blob/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.933    move_player_2/p2_blob/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.130    14.365    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.936    move_player_2/p2_blob/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.130    14.365    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.936    move_player_2/p2_blob/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.169ns (46.129%)  route 2.533ns (53.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.609    -0.931    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.943     0.468    xvga1/Q[7]
    SLICE_X66Y115        LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  xvga1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.592    xvga1/i__carry__0_i_7_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.972 r  xvga1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    xvga1/i__carry__0_i_1__0_n_0
    SLICE_X66Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.295 r  xvga1/i__carry__1_i_1__0/O[1]
                         net (fo=2, routed)           0.941     2.236    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y114        LUT6 (Prop_lut6_I5_O)        0.306     2.542 r  move_player_2/p2_blob/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.542    move_player_2/p2_blob/i__carry__1_i_3__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.122 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.649     3.771    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.130    14.313    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.569    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.569    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.130    14.361    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.932    move_player_2/p2_blob/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.130    14.361    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.932    move_player_2/p2_blob/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.950ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.130    14.360    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.950    

Slack (MET) :             9.950ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.130    14.360    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.950    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.108ns (47.090%)  route 2.369ns (52.910%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.610    -0.930    xvga1/clk_out1
    SLICE_X67Y115        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=17, routed)          0.873     0.399    xvga1/Q[6]
    SLICE_X66Y115        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     1.009 r  xvga1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.750     1.759    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X64Y113        LUT4 (Prop_lut4_I3_O)        0.307     2.066 r  move_player_2/p2_blob/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.066    move_player_2/p2_blob/i__carry__0_i_2_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.467    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.801 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.746     3.546    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.130    14.313    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.568    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 10.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.580    -0.584    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  move_player_2/p2_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.306    move_player_2/p2_blob/p2_pixel[2]
    SLICE_X73Y120        LUT4 (Prop_lut4_I2_O)        0.046    -0.260 r  move_player_2/p2_blob/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    move_player_2_n_14
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850    -0.823    clk_65mhz
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X73Y120        FDSE (Hold_fdse_C_D)         0.107    -0.464    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.118%)  route 0.083ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=10, routed)          0.083    -0.395    xvga1/vcount[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I4_O)        0.098    -0.297 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    xvga1/p_0_in__0[9]
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.844    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.514    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.102%)  route 0.164ns (46.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.164    -0.302    xvga1/Q[7]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.257    xvga1/hsync_out_i_1_n_0
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.479    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.584    -0.580    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  move_player_2/p2_blob/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.285    move_player_2/p2_blob/p2_pixel[6]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  move_player_2/p2_blob/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    move_player_2_n_18
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.092    -0.475    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.319    xvga1/vcount[5]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    xvga1/p_0_in__0[5]
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.092    -0.514    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.193    -0.248    move_player_2/p2_blob/p2_pixel[7]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  move_player_2/p2_blob/rgb[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    move_player_2_n_19
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.460    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.173    -0.293    xvga1/vblank
    SLICE_X68Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1/next_vblank
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.239    -0.607    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.515    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.258%)  route 0.342ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          0.120    -0.345    xvga1/pixel_out3_carry__0[0]
    SLICE_X65Y114        LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  xvga1/p2_at_rest_i_1/O
                         net (fo=1, routed)           0.221    -0.079    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866    -0.807    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.532    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.349    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.273    xvga1/Q[4]
    SLICE_X65Y115        LUT5 (Prop_lut5_I0_O)        0.042    -0.231 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/hcount_out[4]_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.105    -0.501    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.235    move_player_2/p2_blob/p2_pixel[5]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.046    -0.189 r  move_player_2/p2_blob/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    move_player_2_n_17
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.460    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y24     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y24     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     move_player_2/p2_blob/p2_rest_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y24     move_player_2/p2_blob/p2_rest_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y121    move_player_2/p2_blob/pixel_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y121    move_player_2/p2_blob/pixel_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y118    move_player_2/p2_blob/pixel_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y119    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y118    hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y120    move_player_2/p2_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y120    move_player_2/p2_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y121    move_player_2/p2_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y121    move_player_2/p2_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        9.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.797ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.169ns (46.129%)  route 2.533ns (53.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.609    -0.931    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.943     0.468    xvga1/Q[7]
    SLICE_X66Y115        LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  xvga1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.592    xvga1/i__carry__0_i_7_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.972 r  xvga1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    xvga1/i__carry__0_i_1__0_n_0
    SLICE_X66Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.295 r  xvga1/i__carry__1_i_1__0/O[1]
                         net (fo=2, routed)           0.941     2.236    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y114        LUT6 (Prop_lut6_I5_O)        0.306     2.542 r  move_player_2/p2_blob/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.542    move_player_2/p2_blob/i__carry__1_i_3__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.122 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.649     3.771    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.568    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  9.797    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.108ns (47.090%)  route 2.369ns (52.910%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.610    -0.930    xvga1/clk_out1
    SLICE_X67Y115        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=17, routed)          0.873     0.399    xvga1/Q[6]
    SLICE_X66Y115        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     1.009 r  xvga1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.750     1.759    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X64Y113        LUT4 (Prop_lut4_I3_O)        0.307     2.066 r  move_player_2/p2_blob/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.066    move_player_2/p2_blob/i__carry__0_i_2_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.467    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.801 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.746     3.546    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.567    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 10.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.580    -0.584    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  move_player_2/p2_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.306    move_player_2/p2_blob/p2_pixel[2]
    SLICE_X73Y120        LUT4 (Prop_lut4_I2_O)        0.046    -0.260 r  move_player_2/p2_blob/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    move_player_2_n_14
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850    -0.823    clk_65mhz
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X73Y120        FDSE (Hold_fdse_C_D)         0.107    -0.332    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.118%)  route 0.083ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=10, routed)          0.083    -0.395    xvga1/vcount[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I4_O)        0.098    -0.297 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    xvga1/p_0_in__0[9]
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.844    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.382    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.102%)  route 0.164ns (46.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.164    -0.302    xvga1/Q[7]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.257    xvga1/hsync_out_i_1_n_0
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.347    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.584    -0.580    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  move_player_2/p2_blob/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.285    move_player_2/p2_blob/p2_pixel[6]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  move_player_2/p2_blob/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    move_player_2_n_18
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.092    -0.343    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.319    xvga1/vcount[5]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    xvga1/p_0_in__0[5]
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.092    -0.382    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.193    -0.248    move_player_2/p2_blob/p2_pixel[7]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  move_player_2/p2_blob/rgb[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    move_player_2_n_19
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.328    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.173    -0.293    xvga1/vblank
    SLICE_X68Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1/next_vblank
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.132    -0.475    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.383    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.258%)  route 0.342ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          0.120    -0.345    xvga1/pixel_out3_carry__0[0]
    SLICE_X65Y114        LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  xvga1/p2_at_rest_i_1/O
                         net (fo=1, routed)           0.221    -0.079    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866    -0.807    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.132    -0.399    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.216    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.273    xvga1/Q[4]
    SLICE_X65Y115        LUT5 (Prop_lut5_I0_O)        0.042    -0.231 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/hcount_out[4]_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.105    -0.369    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.235    move_player_2/p2_blob/p2_pixel[5]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.046    -0.189 r  move_player_2/p2_blob/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    move_player_2_n_17
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.328    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        9.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.482ns (28.478%)  route 3.722ns (71.522%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.669     4.276    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.569    13.933    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.132    14.360    
    SLICE_X72Y118        FDRE (Setup_fdre_C_R)       -0.429    13.931    move_player_2/p2_blob/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.482ns (29.000%)  route 3.628ns (71.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.576     4.182    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.572    13.936    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.132    14.363    
    SLICE_X72Y116        FDRE (Setup_fdre_C_R)       -0.429    13.934    move_player_2/p2_blob/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.797ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.169ns (46.129%)  route 2.533ns (53.871%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.609    -0.931    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.943     0.468    xvga1/Q[7]
    SLICE_X66Y115        LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  xvga1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.592    xvga1/i__carry__0_i_7_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.972 r  xvga1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    xvga1/i__carry__0_i_1__0_n_0
    SLICE_X66Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.295 r  xvga1/i__carry__1_i_1__0/O[1]
                         net (fo=2, routed)           0.941     2.236    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y114        LUT6 (Prop_lut6_I5_O)        0.306     2.542 r  move_player_2/p2_blob/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.542    move_player_2/p2_blob/i__carry__1_i_3__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.122 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.649     3.771    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.568    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  9.797    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.482ns (29.289%)  route 3.578ns (70.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 13.932 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.525     4.132    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.568    13.932    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
                         clock pessimism              0.560    14.492    
                         clock uncertainty           -0.132    14.359    
    SLICE_X72Y120        FDRE (Setup_fdre_C_R)       -0.429    13.930    move_player_2/p2_blob/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/pixel_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.482ns (30.188%)  route 3.427ns (69.812%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 13.931 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.612    -0.928    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          1.313     0.841    move_player_2/p2_blob/_inferred__0/i__carry__1_0[0]
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     0.965 r  move_player_2/p2_blob/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.965    move_player_2/p2_blob/i__carry_i_3__0_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.515 r  move_player_2/p2_blob/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.515    move_player_2/p2_blob/_inferred__0/i__carry_n_0
    SLICE_X67Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  move_player_2/p2_blob/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.629    move_player_2/p2_blob/_inferred__0/i__carry__0_n_0
    SLICE_X67Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  move_player_2/p2_blob/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.740     2.483    move_player_2/p2_blob/_inferred__0/i__carry__1_n_0
    SLICE_X65Y114        LUT3 (Prop_lut3_I2_O)        0.124     2.607 r  move_player_2/p2_blob/pixel_out[11]_i_1/O
                         net (fo=12, routed)          1.374     3.981    move_player_2/p2_blob/pixel_out[11]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.567    13.931    move_player_2/p2_blob/clk_out1
    SLICE_X72Y121        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[3]/C
                         clock pessimism              0.560    14.491    
                         clock uncertainty           -0.132    14.358    
    SLICE_X72Y121        FDRE (Setup_fdre_C_R)       -0.429    13.929    move_player_2/p2_blob/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.108ns (47.090%)  route 2.369ns (52.910%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.610    -0.930    xvga1/clk_out1
    SLICE_X67Y115        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=17, routed)          0.873     0.399    xvga1/Q[6]
    SLICE_X66Y115        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     1.009 r  xvga1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.750     1.759    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X64Y113        LUT4 (Prop_lut4_I3_O)        0.307     2.066 r  move_player_2/p2_blob/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.066    move_player_2/p2_blob/i__carry__0_i_2_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.467    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.801 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.746     3.546    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          1.520    13.884    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    14.444    
                         clock uncertainty           -0.132    14.312    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.567    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 10.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.580    -0.584    move_player_2/p2_blob/clk_out1
    SLICE_X72Y120        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  move_player_2/p2_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.306    move_player_2/p2_blob/p2_pixel[2]
    SLICE_X73Y120        LUT4 (Prop_lut4_I2_O)        0.046    -0.260 r  move_player_2/p2_blob/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    move_player_2_n_14
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.850    -0.823    clk_65mhz
    SLICE_X73Y120        FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X73Y120        FDSE (Hold_fdse_C_D)         0.107    -0.332    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.118%)  route 0.083ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=10, routed)          0.083    -0.395    xvga1/vcount[6]
    SLICE_X69Y114        LUT6 (Prop_lut6_I4_O)        0.098    -0.297 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    xvga1/p_0_in__0[9]
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.844    xvga1/clk_out1
    SLICE_X69Y114        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.092    -0.382    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.102%)  route 0.164ns (46.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X67Y116        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=18, routed)          0.164    -0.302    xvga1/Q[7]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.257    xvga1/hsync_out_i_1_n_0
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.347    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.584    -0.580    move_player_2/p2_blob/clk_out1
    SLICE_X72Y116        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  move_player_2/p2_blob/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.285    move_player_2/p2_blob/p2_pixel[6]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  move_player_2/p2_blob/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    move_player_2_n_18
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[6]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.092    -0.343    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=12, routed)          0.146    -0.319    xvga1/vcount[5]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    xvga1/p_0_in__0[5]
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X69Y115        FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.092    -0.382    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.193    -0.248    move_player_2/p2_blob/p2_pixel[7]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  move_player_2/p2_blob/rgb[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    move_player_2_n_19
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.328    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.557    -0.607    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.173    -0.293    xvga1/vblank
    SLICE_X68Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1/next_vblank
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.827    -0.846    xvga1/clk_out1
    SLICE_X68Y116        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.132    -0.475    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.092    -0.383    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 move_player_2/x_in_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.258%)  route 0.342ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    move_player_2/clk_out1
    SLICE_X64Y114        FDRE                                         r  move_player_2/x_in_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  move_player_2/x_in_p2_reg[1]/Q
                         net (fo=13, routed)          0.120    -0.345    xvga1/pixel_out3_carry__0[0]
    SLICE_X65Y114        LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  xvga1/p2_at_rest_i_1/O
                         net (fo=1, routed)           0.221    -0.079    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866    -0.807    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.132    -0.399    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.216    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.558    -0.606    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.273    xvga1/Q[4]
    SLICE_X65Y115        LUT5 (Prop_lut5_I0_O)        0.042    -0.231 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/hcount_out[4]_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.828    -0.845    xvga1/clk_out1
    SLICE_X65Y115        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.132    -0.474    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.105    -0.369    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.582    -0.582    move_player_2/p2_blob/clk_out1
    SLICE_X72Y118        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.235    move_player_2/p2_blob/p2_pixel[5]
    SLICE_X72Y117        LUT4 (Prop_lut4_I2_O)        0.046    -0.189 r  move_player_2/p2_blob/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    move_player_2_n_17
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=71, routed)          0.853    -0.820    clk_65mhz
    SLICE_X72Y117        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X72Y117        FDSE (Hold_fdse_C_D)         0.107    -0.328    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.139    





