LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY shiftrne IS
	GENERIC ( N : INTEGER := 4 ) ;
	PORT (
		R 		  : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0); -- Word to load
		L, E, w : IN STD_LOGIC ; 		-- Load, Enable, Write (fill)
		Clock : IN STD_LOGIC ;
		Q : BUFFER STD_LOGIC_VECTOR(N-1 DOWNTO 0)
	);
END shiftrne;

ARCHITECTURE Behavior OF shiftrne IS
BEGIN
	PROCESS
	BEGIN
		WAIT UNTIL (Clock'EVENT AND Clock = '1');
		IF (E = '1') THEN 								-- only shift or load when enabled
			IF (L = '1') THEN 							-- 	depending upon the load signal
				Q <= R; 										-- 		either load a new word in parallel
			ELSE 												--		or
				Genbits: FOR i IN 0 TO N-2 LOOP 		-- 		shift the word to the right
					Q(i) <= Q(i+1);
				END LOOP;
				Q(N-1) <= w;
			END IF;
		END IF;
	END PROCESS;
END Behavior;

