-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Sat Jul 27 11:20:55 2024
-- Host        : N running 64-bit Ubuntu 24.04 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/vivado/kr260_tsn_rs485pmod/project/kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/kr260_tsn_rs485pmod_my_tsn_ip_0_sim_netlist.vhdl
-- Design      : kr260_tsn_rs485pmod_my_tsn_ip_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 : entity is "bd_4503_xlconcat_0_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 : entity is "bd_4503_xlconcat_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 : entity is "bd_4503_xlconcat_10_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 : entity is "bd_4503_xlconcat_10_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 : entity is "bd_4503_xlconcat_11_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 : entity is "bd_4503_xlconcat_11_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 : entity is "bd_4503_xlconcat_12_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 : entity is "bd_4503_xlconcat_12_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 : entity is "bd_4503_xlconcat_13_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 : entity is "bd_4503_xlconcat_13_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 : entity is "bd_4503_xlconcat_14_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 : entity is "bd_4503_xlconcat_14_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 : entity is "bd_4503_xlconcat_15_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 : entity is "bd_4503_xlconcat_15_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 : entity is "bd_4503_xlconcat_16_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 : entity is "bd_4503_xlconcat_16_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 : entity is "bd_4503_xlconcat_17_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 : entity is "bd_4503_xlconcat_17_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \^in0\(31 downto 0) <= In0(31 downto 0);
  \^in1\(31 downto 0) <= In1(31 downto 0);
  dout(63 downto 32) <= \^in1\(31 downto 0);
  dout(31 downto 0) <= \^in0\(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 : entity is "bd_4503_xlconcat_18_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 : entity is "bd_4503_xlconcat_18_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 : entity is "bd_4503_xlconcat_19_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 : entity is "bd_4503_xlconcat_19_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 : entity is "bd_4503_xlconcat_1_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 : entity is "bd_4503_xlconcat_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \^in0\(7 downto 0) <= In0(7 downto 0);
  \^in1\(7 downto 0) <= In1(7 downto 0);
  dout(15 downto 8) <= \^in1\(7 downto 0);
  dout(7 downto 0) <= \^in0\(7 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 511 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 511 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 : entity is "bd_4503_xlconcat_20_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 : entity is "bd_4503_xlconcat_20_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 511 downto 0 );
begin
  \^in0\(511 downto 0) <= In0(511 downto 0);
  \^in1\(511 downto 0) <= In1(511 downto 0);
  dout(1023 downto 512) <= \^in1\(511 downto 0);
  dout(511 downto 0) <= \^in0\(511 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 126 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 : entity is "bd_4503_xlconcat_22_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 : entity is "bd_4503_xlconcat_22_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  dout(127) <= \<const0>\;
  dout(126) <= \<const0>\;
  dout(125) <= \<const0>\;
  dout(124) <= \<const0>\;
  dout(123) <= \<const0>\;
  dout(122) <= \<const0>\;
  dout(121) <= \<const0>\;
  dout(120) <= \<const0>\;
  dout(119) <= \<const0>\;
  dout(118) <= \<const0>\;
  dout(117) <= \<const0>\;
  dout(116) <= \<const0>\;
  dout(115) <= \<const0>\;
  dout(114) <= \<const0>\;
  dout(113) <= \<const0>\;
  dout(112) <= \<const0>\;
  dout(111) <= \<const0>\;
  dout(110) <= \<const0>\;
  dout(109) <= \<const0>\;
  dout(108) <= \<const0>\;
  dout(107) <= \<const0>\;
  dout(106) <= \<const0>\;
  dout(105) <= \<const0>\;
  dout(104) <= \<const0>\;
  dout(103) <= \<const0>\;
  dout(102) <= \<const0>\;
  dout(101) <= \<const0>\;
  dout(100) <= \<const0>\;
  dout(99) <= \<const0>\;
  dout(98) <= \<const0>\;
  dout(97) <= \<const0>\;
  dout(96) <= \<const0>\;
  dout(95) <= \<const0>\;
  dout(94) <= \<const0>\;
  dout(93) <= \<const0>\;
  dout(92) <= \<const0>\;
  dout(91) <= \<const0>\;
  dout(90) <= \<const0>\;
  dout(89) <= \<const0>\;
  dout(88) <= \<const0>\;
  dout(87) <= \<const0>\;
  dout(86) <= \<const0>\;
  dout(85) <= \<const0>\;
  dout(84) <= \<const0>\;
  dout(83) <= \<const0>\;
  dout(82) <= \<const0>\;
  dout(81) <= \<const0>\;
  dout(80) <= \<const0>\;
  dout(79) <= \<const0>\;
  dout(78) <= \<const0>\;
  dout(77) <= \<const0>\;
  dout(76) <= \<const0>\;
  dout(75) <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73) <= \<const0>\;
  dout(72) <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70) <= \<const0>\;
  dout(69) <= \<const0>\;
  dout(68) <= \<const0>\;
  dout(67) <= \<const0>\;
  dout(66) <= \<const0>\;
  dout(65) <= \<const0>\;
  dout(64) <= \<const0>\;
  dout(63) <= \<const0>\;
  dout(62) <= \<const0>\;
  dout(61) <= \<const0>\;
  dout(60) <= \<const0>\;
  dout(59) <= \<const0>\;
  dout(58) <= \<const0>\;
  dout(57) <= \<const0>\;
  dout(56) <= \<const0>\;
  dout(55) <= \<const0>\;
  dout(54) <= \<const0>\;
  dout(53) <= \<const0>\;
  dout(52) <= \<const0>\;
  dout(51) <= \<const0>\;
  dout(50) <= \<const0>\;
  dout(49) <= \<const0>\;
  dout(48) <= \<const0>\;
  dout(47) <= \<const0>\;
  dout(46) <= \<const0>\;
  dout(45) <= \<const0>\;
  dout(44) <= \<const0>\;
  dout(43) <= \<const0>\;
  dout(42) <= \<const0>\;
  dout(41) <= \<const0>\;
  dout(40) <= \<const0>\;
  dout(39) <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36) <= \<const0>\;
  dout(35) <= \<const0>\;
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32) <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^in0\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 126 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 : entity is "bd_4503_xlconcat_23_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 : entity is "bd_4503_xlconcat_23_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  dout(127) <= \<const0>\;
  dout(126) <= \<const0>\;
  dout(125) <= \<const0>\;
  dout(124) <= \<const0>\;
  dout(123) <= \<const0>\;
  dout(122) <= \<const0>\;
  dout(121) <= \<const0>\;
  dout(120) <= \<const0>\;
  dout(119) <= \<const0>\;
  dout(118) <= \<const0>\;
  dout(117) <= \<const0>\;
  dout(116) <= \<const0>\;
  dout(115) <= \<const0>\;
  dout(114) <= \<const0>\;
  dout(113) <= \<const0>\;
  dout(112) <= \<const0>\;
  dout(111) <= \<const0>\;
  dout(110) <= \<const0>\;
  dout(109) <= \<const0>\;
  dout(108) <= \<const0>\;
  dout(107) <= \<const0>\;
  dout(106) <= \<const0>\;
  dout(105) <= \<const0>\;
  dout(104) <= \<const0>\;
  dout(103) <= \<const0>\;
  dout(102) <= \<const0>\;
  dout(101) <= \<const0>\;
  dout(100) <= \<const0>\;
  dout(99) <= \<const0>\;
  dout(98) <= \<const0>\;
  dout(97) <= \<const0>\;
  dout(96) <= \<const0>\;
  dout(95) <= \<const0>\;
  dout(94) <= \<const0>\;
  dout(93) <= \<const0>\;
  dout(92) <= \<const0>\;
  dout(91) <= \<const0>\;
  dout(90) <= \<const0>\;
  dout(89) <= \<const0>\;
  dout(88) <= \<const0>\;
  dout(87) <= \<const0>\;
  dout(86) <= \<const0>\;
  dout(85) <= \<const0>\;
  dout(84) <= \<const0>\;
  dout(83) <= \<const0>\;
  dout(82) <= \<const0>\;
  dout(81) <= \<const0>\;
  dout(80) <= \<const0>\;
  dout(79) <= \<const0>\;
  dout(78) <= \<const0>\;
  dout(77) <= \<const0>\;
  dout(76) <= \<const0>\;
  dout(75) <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73) <= \<const0>\;
  dout(72) <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70) <= \<const0>\;
  dout(69) <= \<const0>\;
  dout(68) <= \<const0>\;
  dout(67) <= \<const0>\;
  dout(66) <= \<const0>\;
  dout(65) <= \<const0>\;
  dout(64) <= \<const0>\;
  dout(63) <= \<const0>\;
  dout(62) <= \<const0>\;
  dout(61) <= \<const0>\;
  dout(60) <= \<const0>\;
  dout(59) <= \<const0>\;
  dout(58) <= \<const0>\;
  dout(57) <= \<const0>\;
  dout(56) <= \<const0>\;
  dout(55) <= \<const0>\;
  dout(54) <= \<const0>\;
  dout(53) <= \<const0>\;
  dout(52) <= \<const0>\;
  dout(51) <= \<const0>\;
  dout(50) <= \<const0>\;
  dout(49) <= \<const0>\;
  dout(48) <= \<const0>\;
  dout(47) <= \<const0>\;
  dout(46) <= \<const0>\;
  dout(45) <= \<const0>\;
  dout(44) <= \<const0>\;
  dout(43) <= \<const0>\;
  dout(42) <= \<const0>\;
  dout(41) <= \<const0>\;
  dout(40) <= \<const0>\;
  dout(39) <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36) <= \<const0>\;
  dout(35) <= \<const0>\;
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32) <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^in0\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 : entity is "bd_4503_xlconcat_24_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 : entity is "bd_4503_xlconcat_24_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 : entity is "bd_4503_xlconcat_25_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 : entity is "bd_4503_xlconcat_25_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 : entity is "bd_4503_xlconcat_2_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 : entity is "bd_4503_xlconcat_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 : entity is "bd_4503_xlconcat_3_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 : entity is "bd_4503_xlconcat_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 : entity is "bd_4503_xlconcat_4_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 : entity is "bd_4503_xlconcat_4_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 : entity is "bd_4503_xlconcat_5_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 : entity is "bd_4503_xlconcat_5_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 : entity is "bd_4503_xlconcat_6_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 : entity is "bd_4503_xlconcat_6_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \^in0\(7 downto 0) <= In0(7 downto 0);
  \^in1\(7 downto 0) <= In1(7 downto 0);
  dout(15 downto 8) <= \^in1\(7 downto 0);
  dout(7 downto 0) <= \^in0\(7 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 : entity is "bd_4503_xlconcat_7_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 : entity is "bd_4503_xlconcat_7_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 : entity is "bd_4503_xlconcat_8_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 : entity is "bd_4503_xlconcat_8_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 : entity is "bd_4503_xlconcat_9_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 : entity is "bd_4503_xlconcat_9_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 : entity is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 : entity is "bd_4503_xlslice_0_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 : entity is "bd_4503_xlslice_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Dout(7 downto 0) <= \^din\(7 downto 0);
  \^din\(7 downto 0) <= Din(7 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 : entity is "bd_4503_xlslice_10_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 : entity is "bd_4503_xlslice_10_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 : entity is "bd_4503_xlslice_11_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 : entity is "bd_4503_xlslice_11_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 : entity is "bd_4503_xlslice_12_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 : entity is "bd_4503_xlslice_12_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 : entity is "bd_4503_xlslice_13_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 : entity is "bd_4503_xlslice_13_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 : entity is "bd_4503_xlslice_14_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 : entity is "bd_4503_xlslice_14_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 : entity is "bd_4503_xlslice_15_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 : entity is "bd_4503_xlslice_15_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 : entity is "bd_4503_xlslice_16_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 : entity is "bd_4503_xlslice_16_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 : entity is "bd_4503_xlslice_17_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 : entity is "bd_4503_xlslice_17_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 : entity is "bd_4503_xlslice_18_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 : entity is "bd_4503_xlslice_18_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 : entity is "bd_4503_xlslice_19_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 : entity is "bd_4503_xlslice_19_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 : entity is "bd_4503_xlslice_1_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 : entity is "bd_4503_xlslice_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Dout(7 downto 0) <= \^din\(15 downto 8);
  \^din\(15 downto 8) <= Din(15 downto 8);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 : entity is "bd_4503_xlslice_20_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 : entity is "bd_4503_xlslice_20_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 : entity is "bd_4503_xlslice_21_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 : entity is "bd_4503_xlslice_21_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 : entity is "bd_4503_xlslice_22_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 : entity is "bd_4503_xlslice_22_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  Dout(16 downto 0) <= \^din\(16 downto 0);
  \^din\(16 downto 0) <= Din(16 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 : entity is "bd_4503_xlslice_23_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 : entity is "bd_4503_xlslice_23_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(15 downto 0) <= \^din\(15 downto 0);
  \^din\(15 downto 0) <= Din(15 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 : entity is "bd_4503_xlslice_24_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 : entity is "bd_4503_xlslice_24_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(15 downto 0) <= \^din\(31 downto 16);
  \^din\(31 downto 16) <= Din(31 downto 16);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 : entity is "bd_4503_xlslice_25_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 : entity is "bd_4503_xlslice_25_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 511 downto 0 );
begin
  Dout(31 downto 0) <= \^din\(31 downto 0);
  \^din\(31 downto 0) <= Din(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 : entity is "bd_4503_xlslice_26_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 : entity is "bd_4503_xlslice_26_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 511 downto 0 );
begin
  Dout(31 downto 0) <= \^din\(31 downto 0);
  \^din\(31 downto 0) <= Din(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 : entity is "bd_4503_xlslice_2_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 : entity is "bd_4503_xlslice_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 : entity is "bd_4503_xlslice_3_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 : entity is "bd_4503_xlslice_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 : entity is "bd_4503_xlslice_4_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 : entity is "bd_4503_xlslice_4_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 : entity is "bd_4503_xlslice_5_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 : entity is "bd_4503_xlslice_5_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 : entity is "bd_4503_xlslice_6_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 : entity is "bd_4503_xlslice_6_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 : entity is "bd_4503_xlslice_7_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 : entity is "bd_4503_xlslice_7_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Dout(0) <= \^din\(1);
  \^din\(1) <= Din(1);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 : entity is "bd_4503_xlslice_8_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 : entity is "bd_4503_xlslice_8_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Dout(7 downto 0) <= \^din\(7 downto 0);
  \^din\(7 downto 0) <= Din(7 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 : entity is "bd_4503_xlslice_9_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 : entity is "bd_4503_xlslice_9_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 : entity is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Dout(7 downto 0) <= \^din\(15 downto 8);
  \^din\(15 downto 8) <= Din(15 downto 8);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503 is
  port (
    INIT_DONE : out STD_LOGIC;
    ep_tadma_if_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    glbl_rstn : in STD_LOGIC;
    gtx_clk : in STD_LOGIC;
    gtx_clk90 : in STD_LOGIC;
    gtx_dcm_locked : in STD_LOGIC;
    host_rxfifo_aclk : in STD_LOGIC;
    host_txfifo_aclk : in STD_LOGIC;
    interrupt_ptp_rx_1 : out STD_LOGIC;
    interrupt_ptp_rx_2 : out STD_LOGIC;
    interrupt_ptp_timer : out STD_LOGIC;
    interrupt_ptp_tx_1 : out STD_LOGIC;
    interrupt_ptp_tx_2 : out STD_LOGIC;
    mac_irq_1 : out STD_LOGIC;
    mac_irq_2 : out STD_LOGIC;
    mdio_external1_io : inout STD_LOGIC;
    mdio_external1_mdc : out STD_LOGIC;
    mdio_external2_io : inout STD_LOGIC;
    mdio_external2_mdc : out STD_LOGIC;
    misc_out_rx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_rx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_rx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_speedis100 : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_switch_cam_init_done : out STD_LOGIC;
    misc_out_tsn_debug_hooks : out STD_LOGIC_VECTOR ( 511 downto 0 );
    misc_out_tx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    ptp_timers_clk8k : out STD_LOGIC;
    ptp_timers_ns_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_ns_field_1722 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_s_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ptp_timers_syntonised_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_syntonised_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    refclk : in STD_LOGIC;
    rgmii1_rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii1_rx_ctl : in STD_LOGIC;
    rgmii1_rxc : in STD_LOGIC;
    rgmii1_td : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii1_tx_ctl : out STD_LOGIC;
    rgmii1_txc : out STD_LOGIC;
    rgmii2_rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii2_rx_ctl : in STD_LOGIC;
    rgmii2_rxc : in STD_LOGIC;
    rgmii2_td : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii2_tx_ctl : out STD_LOGIC;
    rgmii2_txc : out STD_LOGIC;
    rgmii_status1_duplex_status : out STD_LOGIC;
    rgmii_status1_link_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rgmii_status1_link_status : out STD_LOGIC;
    rgmii_status2_duplex_status : out STD_LOGIC;
    rgmii_status2_link_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rgmii_status2_link_status : out STD_LOGIC;
    rx_axis_be_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_be_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_be_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_axis_be_tlast : out STD_LOGIC;
    rx_axis_be_tready : in STD_LOGIC;
    rx_axis_be_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_be_tvalid : out STD_LOGIC;
    rx_axis_st_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_st_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_st_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_axis_st_tlast : out STD_LOGIC;
    rx_axis_st_tready : in STD_LOGIC;
    rx_axis_st_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_st_tvalid : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    temac_misc_out1_rx_statistics_valid : out STD_LOGIC;
    temac_misc_out1_rx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out1_rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out1_rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out1_rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_rx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out1_rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out1_tx_statistics_valid : out STD_LOGIC;
    temac_misc_out1_tx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out1_tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out1_tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out1_tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_tx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out1_tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out2_rx_statistics_valid : out STD_LOGIC;
    temac_misc_out2_rx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out2_rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out2_rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out2_rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_rx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out2_rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out2_tx_statistics_valid : out STD_LOGIC;
    temac_misc_out2_tx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out2_tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out2_tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out2_tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_tx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out2_tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    tsn_ep_scheduler_irq : out STD_LOGIC;
    tsn_switch_scheduler_irq_1 : out STD_LOGIC;
    tsn_switch_scheduler_irq_2 : out STD_LOGIC;
    tx_axis_be_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_axis_be_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_axis_be_tlast : in STD_LOGIC;
    tx_axis_be_tready : out STD_LOGIC;
    tx_axis_be_tvalid : in STD_LOGIC;
    tx_axis_st_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_axis_st_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_axis_st_tlast : in STD_LOGIC;
    tx_axis_st_tready : out STD_LOGIC;
    tx_axis_st_tvalid : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503 : entity is "kr260_tsn_rs485pmod_my_tsn_ip_0.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503 : entity is "bd_4503";
end kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503 is
  component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_switch_core_top_0_0 is
  port (
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    INIT_DONE : out STD_LOGIC;
    PTP_CURRENT_TIME : in STD_LOGIC_VECTOR ( 79 downto 0 );
    MAC_RX_CLK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_RX_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    M_AXIS_RX_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_RX_TVALID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_RX_TUSER : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_RX_TLAST : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_RX_CTL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M_AXIS_RX_TREADY : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXIS_TX_TDATA_EP : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TX_TKEEP_EP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_TX_TVALID_EP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TLAST_EP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TREADY_EP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TDEST_EP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXIS_TX_TUSER_EP : out STD_LOGIC_VECTOR ( 63 downto 0 );
    MAC_TX_CLK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXIS_TX_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_TX_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_TX_TVALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TLAST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TUSER : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_TX_TREADY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_TX_TPRI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXIS_EMAC_TX_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXIS_EMAC_TX_TVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXIS_EMAC_TX_TLAST : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXIS_EMAC_TX_TUSER : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXIS_EMAC_TX_TREADY : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FRAME_DESCRIPTOR : out STD_LOGIC_VECTOR ( 47 downto 0 );
    REG_RESET : in STD_LOGIC;
    S_AXI_CLK : in STD_LOGIC;
    S_AXI_RESETN : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_UNKNOWN_ADDRESS : out STD_LOGIC;
    PRIORITY_MAP : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MAX_FRAME_SIZE : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MACTX_GATE_STATE : in STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_GATE_MASK : in STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_GATE_REQ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_GATE : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_FRAME_LEN : out STD_LOGIC_VECTOR ( 47 downto 0 );
    MACTX_GATE_ACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_GATE_NAK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_GATE_QSTATUS : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_GATE_QACTIVE : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_GATE_OVERRUN : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MACTX_EMAC_GATE_STATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_MASK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_REQ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_FRAME_LEN : out STD_LOGIC_VECTOR ( 47 downto 0 );
    MACTX_EMAC_GATE_ACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_NAK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_QSTATUS : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_QACTIVE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_EMAC_GATE_OVERRUN : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PAUSE_REQ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MACTX_PFC : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MACRX_PFC : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_switch_core_top_0_0;
  component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_endpoint_block_0_0 is
  port (
    gtx_clk : in STD_LOGIC;
    refclk : in STD_LOGIC;
    glbl_rstn : in STD_LOGIC;
    rx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    rx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    rx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    tx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    tx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    rtc_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rtc_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    syntonised_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rtc_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rtc_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    syntonised_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rtc_nanosec_field_1722_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk8k_in : in STD_LOGIC;
    clk8k : out STD_LOGIC;
    rtc_nanosec_field_1722 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tsn_debug_hooks : out STD_LOGIC_VECTOR ( 511 downto 0 );
    tx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    speedis100 : out STD_LOGIC_VECTOR ( 2 downto 1 );
    interrupt_ptp_rx : in STD_LOGIC_VECTOR ( 2 downto 1 );
    interrupt_ptp_tx : in STD_LOGIC_VECTOR ( 2 downto 1 );
    interrupt_ptp_v1_rx : in STD_LOGIC_VECTOR ( 2 downto 1 );
    interrupt_ptp_v1_tx : in STD_LOGIC_VECTOR ( 2 downto 1 );
    interrupt_ptp_rx_1 : out STD_LOGIC;
    interrupt_ptp_rx_2 : out STD_LOGIC;
    interrupt_ptp_tx_1 : out STD_LOGIC;
    interrupt_ptp_tx_2 : out STD_LOGIC;
    interrupt_ptp_v1_rx_1 : out STD_LOGIC;
    interrupt_ptp_v1_rx_2 : out STD_LOGIC;
    interrupt_ptp_v1_tx_1 : out STD_LOGIC;
    interrupt_ptp_v1_tx_2 : out STD_LOGIC;
    host_txfifo_aclk : in STD_LOGIC;
    host_rxfifo_aclk : in STD_LOGIC;
    switch_cam_init_done : out STD_LOGIC;
    mac_irq_1 : out STD_LOGIC;
    mac_irq_2 : out STD_LOGIC;
    tsn_switch_scheduler_irq_1 : out STD_LOGIC;
    tsn_switch_scheduler_irq_2 : out STD_LOGIC;
    tsn_ep_scheduler_irq : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bus2ip_clk : out STD_LOGIC;
    bus2ip_reset : out STD_LOGIC;
    bus2ip_addr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    bus2ip_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_rdce : out STD_LOGIC;
    bus2ip_wrce : out STD_LOGIC;
    bus2ip_cs_mac1 : out STD_LOGIC;
    ip2bus_rdack_mac1 : in STD_LOGIC;
    ip2bus_wrack_mac1 : in STD_LOGIC;
    ip2bus_error_mac1 : in STD_LOGIC;
    ip2bus_data_mac1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    st_rx_axis_host_tready : in STD_LOGIC;
    st_tx_axis_host_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    st_tx_axis_host_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    st_tx_axis_host_tvalid : in STD_LOGIC;
    st_tx_axis_host_tlast : in STD_LOGIC;
    be_rx_axis_host_tready : in STD_LOGIC;
    be_tx_axis_host_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    be_tx_axis_host_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    be_tx_axis_host_tvalid : in STD_LOGIC;
    be_tx_axis_host_tlast : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    st_rx_axis_host_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    st_rx_axis_host_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    st_rx_axis_host_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    st_rx_axis_host_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    st_rx_axis_host_tvalid : out STD_LOGIC;
    st_rx_axis_host_tlast : out STD_LOGIC;
    st_tx_axis_host_tready : out STD_LOGIC;
    be_rx_axis_host_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    be_rx_axis_host_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    be_rx_axis_host_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    be_rx_axis_host_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    be_rx_axis_host_tvalid : out STD_LOGIC;
    be_rx_axis_host_tlast : out STD_LOGIC;
    be_tx_axis_host_tready : out STD_LOGIC;
    tx_axis_pmac_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_axis_pmac_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_pmac_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_pmac_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_pmac_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_axis_mac_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_mac_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_mac_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_axis_mac_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_pmac_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_axis_pmac_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_pmac_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_pmac_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_axis_mac_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_mac_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_axis_mac_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_mac_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    preemption_signal_vector : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rx_axis_pmac_st_filter_tuser : in STD_LOGIC;
    rx_axis_pmac_av_filter_tuser : in STD_LOGIC;
    rx_axis_st_filter_tuser : in STD_LOGIC;
    rx_axis_av_filter_tuser : in STD_LOGIC;
    int_mgmt_host_reset_out : in STD_LOGIC;
    tx_ptp_frame_available : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_ptp_frame_granted_for_transmission : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_scheduler_internal_overhead_tsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_mac_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_hold_disabled_override_pmac : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hold_request_pmac : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txd_byte_count_pmac : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ptp_traffic_allowed_reg : out STD_LOGIC;
    ep_tadma_if_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ep_tadma_if_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_enable_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_mac_aclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_enable_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_mac_aclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mac_debug_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    speedis100_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mac_irq : in STD_LOGIC;
    gtx_clk_reset_reg : out STD_LOGIC;
    ptp_current_time_sw : out STD_LOGIC_VECTOR ( 79 downto 0 );
    mac_rx_clk : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_tvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_ctl : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mac_tx_clk : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tx_tdata_ep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tkeep_ep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tvalid_ep : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tx_tlast_ep : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tx_tuser_ep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tdest_ep : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_tx_tready_ep : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_emac_tx_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_emac_tx_tvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_emac_tx_tlast : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_emac_tx_tuser : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_emac_tx_tready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    switch_pfc_register_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_cs_mac2 : out STD_LOGIC;
    ip2bus_rdack_mac2 : in STD_LOGIC;
    ip2bus_wrack_mac2 : in STD_LOGIC;
    ip2bus_error_mac2 : in STD_LOGIC;
    ip2bus_data_mac2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_mgmt_host_reset_out_reg_n_switch : out STD_LOGIC;
    s_axi_switch_rready : out STD_LOGIC;
    s_axi_switch_bready : out STD_LOGIC;
    s_axi_switch_arvalid : out STD_LOGIC;
    s_axi_switch_awvalid : out STD_LOGIC;
    s_axi_switch_wvalid : out STD_LOGIC;
    s_axi_switch_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_switch_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_switch_araddr_sw : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_switch_awaddr_sw : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_switch_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_switch_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_switch_arready : in STD_LOGIC;
    s_axi_switch_awready : in STD_LOGIC;
    s_axi_switch_wready : in STD_LOGIC;
    s_axi_switch_rvalid : in STD_LOGIC;
    s_axi_switch_bvalid : in STD_LOGIC;
    s_axi_switch_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_switch_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_switch_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    switch_current_gate_states_out_i2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    switch_requesting_queue_valid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    switch_requesting_queue : in STD_LOGIC_VECTOR ( 23 downto 0 );
    switch_gate_masks_out_i : out STD_LOGIC_VECTOR ( 23 downto 0 );
    switch_guard_band_nack : out STD_LOGIC_VECTOR ( 2 downto 0 );
    switch_guard_band_ack : out STD_LOGIC_VECTOR ( 2 downto 0 );
    switch_gate_queue_status : in STD_LOGIC_VECTOR ( 23 downto 0 );
    transmission_overrun_count_incr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mactx_gate_qactive : in STD_LOGIC_VECTOR ( 23 downto 0 );
    switch_max_frame_size : in STD_LOGIC_VECTOR ( 31 downto 0 );
    switch_mactx_frame_len : in STD_LOGIC_VECTOR ( 47 downto 0 );
    e_current_gate_states_out_i : out STD_LOGIC_VECTOR ( 2 downto 0 );
    e_gate_masks_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    e_requesting_queue : in STD_LOGIC_VECTOR ( 2 downto 0 );
    e_mactx_gate_qactive : in STD_LOGIC_VECTOR ( 2 downto 0 );
    e_requesting_queue_valid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    e_guard_band_nack : out STD_LOGIC_VECTOR ( 2 downto 0 );
    e_guard_band_ack : out STD_LOGIC_VECTOR ( 2 downto 0 );
    e_transmission_overrun_count_incr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    e_switch_mactx_frame_len : in STD_LOGIC_VECTOR ( 47 downto 0 );
    e_switch_gate_queue_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    macrx_pfc : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mactx_pfc : in STD_LOGIC_VECTOR ( 23 downto 0 );
    switch_be_pkt_byte_count_sw : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_ptp_frame_allowed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mac_1_debug_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mac_2_debug_out : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_endpoint_block_0_0;
  component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_1_0 is
  port (
    gtx_clk : in STD_LOGIC;
    refclk : in STD_LOGIC;
    core_hold_disabled_override_pmac : in STD_LOGIC;
    hold_request_pmac : in STD_LOGIC;
    txd_byte_count_pmac : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_axis_pmac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_pmac_tvalid : in STD_LOGIC;
    tx_axis_pmac_tlast : in STD_LOGIC;
    tx_axis_pmac_tuser : in STD_LOGIC;
    tx_axis_pmac_tready : out STD_LOGIC;
    tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_valid_pmac : out STD_LOGIC;
    tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx_axis_pmac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_pmac_tvalid : out STD_LOGIC;
    rx_axis_pmac_tlast : out STD_LOGIC;
    rx_axis_pmac_tuser : out STD_LOGIC;
    rx_axis_pmac_st_filter_tuser : out STD_LOGIC;
    rx_axis_pmac_av_filter_tuser : out STD_LOGIC;
    rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid_pmac : out STD_LOGIC;
    rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    preemption_signal_vector : out STD_LOGIC_VECTOR ( 511 downto 0 );
    glbl_rstn : in STD_LOGIC;
    rx_axi_rstn : in STD_LOGIC;
    tx_axi_rstn : in STD_LOGIC;
    syntonised_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    syntonised_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rtc_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rtc_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mac_debug_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    rx_axis_st_filter_tuser : out STD_LOGIC;
    rx_axis_av_filter_tuser : out STD_LOGIC;
    int_mgmt_host_reset_out : out STD_LOGIC;
    tx_ptp_traffic_allowed : in STD_LOGIC;
    tx_ptp_frame_granted_for_transmission : out STD_LOGIC;
    tx_ptp_frame_available : out STD_LOGIC;
    tx_scheduler_internal_overhead_tsn : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_enable : out STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    rx_mac_aclk : out STD_LOGIC;
    rx_reset : out STD_LOGIC;
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_mac_tvalid : out STD_LOGIC;
    rx_axis_mac_tlast : out STD_LOGIC;
    rx_axis_mac_tuser : out STD_LOGIC;
    rx_ts_axis_tvalid : out STD_LOGIC;
    rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxphy_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rxphy_ns_field : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_filter_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_enable : out STD_LOGIC;
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    tx_mac_aclk : out STD_LOGIC;
    tx_reset : out STD_LOGIC;
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : in STD_LOGIC;
    tx_axis_mac_tlast : in STD_LOGIC;
    tx_axis_mac_tuser : in STD_LOGIC;
    tx_axis_mac_tready : out STD_LOGIC;
    tx_ts_axis_tvalid : out STD_LOGIC;
    tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    interrupt_ptp_timer : out STD_LOGIC;
    rtc_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rtc_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clk8k : out STD_LOGIC;
    rtc_nanosec_field_1722 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt_ptp_rx : out STD_LOGIC;
    interrupt_ptp_tx : out STD_LOGIC;
    pause_req : in STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    speedis100 : out STD_LOGIC;
    speedis10100 : out STD_LOGIC;
    rgmii_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii_tx_ctl : out STD_LOGIC;
    rgmii_txc : out STD_LOGIC;
    rgmii_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii_rx_ctl : in STD_LOGIC;
    rgmii_rxc : in STD_LOGIC;
    inband_link_status : out STD_LOGIC;
    inband_clock_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    inband_duplex_status : out STD_LOGIC;
    mdio : inout STD_LOGIC;
    mdc : out STD_LOGIC;
    bus2ip_clk : in STD_LOGIC;
    bus2ip_reset : in STD_LOGIC;
    bus2ip_addr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    bus2ip_cs : in STD_LOGIC;
    bus2ip_rdce : in STD_LOGIC;
    bus2ip_wrce : in STD_LOGIC;
    bus2ip_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_wrack : out STD_LOGIC;
    ip2bus_rdack : out STD_LOGIC;
    ip2bus_error : out STD_LOGIC;
    mac_irq : out STD_LOGIC
  );
  end component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_1_0;
  component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_2_0 is
  port (
    gtx_clk : in STD_LOGIC;
    core_hold_disabled_override_pmac : in STD_LOGIC;
    hold_request_pmac : in STD_LOGIC;
    txd_byte_count_pmac : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_axis_pmac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_pmac_tvalid : in STD_LOGIC;
    tx_axis_pmac_tlast : in STD_LOGIC;
    tx_axis_pmac_tuser : in STD_LOGIC;
    tx_axis_pmac_tready : out STD_LOGIC;
    tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_valid_pmac : out STD_LOGIC;
    tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx_axis_pmac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_pmac_tvalid : out STD_LOGIC;
    rx_axis_pmac_tlast : out STD_LOGIC;
    rx_axis_pmac_tuser : out STD_LOGIC;
    rx_axis_pmac_st_filter_tuser : out STD_LOGIC;
    rx_axis_pmac_av_filter_tuser : out STD_LOGIC;
    rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid_pmac : out STD_LOGIC;
    rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    preemption_signal_vector : out STD_LOGIC_VECTOR ( 511 downto 0 );
    glbl_rstn : in STD_LOGIC;
    rx_axi_rstn : in STD_LOGIC;
    tx_axi_rstn : in STD_LOGIC;
    syntonised_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    syntonised_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    syntonised_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rtc_sec_field_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rtc_nanosec_field_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mac_debug_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    rx_axis_st_filter_tuser : out STD_LOGIC;
    rx_axis_av_filter_tuser : out STD_LOGIC;
    int_mgmt_host_reset_out : out STD_LOGIC;
    tx_ptp_traffic_allowed : in STD_LOGIC;
    tx_ptp_frame_granted_for_transmission : out STD_LOGIC;
    tx_ptp_frame_available : out STD_LOGIC;
    tx_scheduler_internal_overhead_tsn : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_enable : out STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    rx_mac_aclk : out STD_LOGIC;
    rx_reset : out STD_LOGIC;
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_mac_tvalid : out STD_LOGIC;
    rx_axis_mac_tlast : out STD_LOGIC;
    rx_axis_mac_tuser : out STD_LOGIC;
    rx_ts_axis_tvalid : out STD_LOGIC;
    rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxphy_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rxphy_ns_field : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_filter_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_enable : out STD_LOGIC;
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    tx_mac_aclk : out STD_LOGIC;
    tx_reset : out STD_LOGIC;
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : in STD_LOGIC;
    tx_axis_mac_tlast : in STD_LOGIC;
    tx_axis_mac_tuser : in STD_LOGIC;
    tx_axis_mac_tready : out STD_LOGIC;
    tx_ts_axis_tvalid : out STD_LOGIC;
    tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    interrupt_ptp_rx : out STD_LOGIC;
    interrupt_ptp_tx : out STD_LOGIC;
    pause_req : in STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    speedis100 : out STD_LOGIC;
    speedis10100 : out STD_LOGIC;
    rgmii_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii_tx_ctl : out STD_LOGIC;
    rgmii_txc : out STD_LOGIC;
    rgmii_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii_rx_ctl : in STD_LOGIC;
    rgmii_rxc : in STD_LOGIC;
    inband_link_status : out STD_LOGIC;
    inband_clock_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    inband_duplex_status : out STD_LOGIC;
    mdio : inout STD_LOGIC;
    mdc : out STD_LOGIC;
    bus2ip_clk : in STD_LOGIC;
    bus2ip_reset : in STD_LOGIC;
    bus2ip_addr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    bus2ip_cs : in STD_LOGIC;
    bus2ip_rdce : in STD_LOGIC;
    bus2ip_wrce : in STD_LOGIC;
    bus2ip_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_wrack : out STD_LOGIC;
    ip2bus_rdack : out STD_LOGIC;
    ip2bus_error : out STD_LOGIC;
    mac_irq : out STD_LOGIC
  );
  end component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_2_0;
  signal Net : STD_LOGIC;
  signal switch_core_top_0_MACTX_EMAC_FRAME_LEN : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal switch_core_top_0_MACTX_EMAC_GATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_EMAC_GATE_OVERRUN : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_EMAC_GATE_QACTIVE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_EMAC_GATE_QSTATUS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_EMAC_GATE_REQ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_FRAME_LEN : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal switch_core_top_0_MACTX_GATE : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_MACTX_GATE_OVERRUN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_MACTX_GATE_QACTIVE : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_MACTX_GATE_QSTATUS : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_MACTX_GATE_REQ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_MACTX_PFC : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_MAX_FRAME_SIZE : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal switch_core_top_0_PRIORITY_MAP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal switch_core_top_0_S_AXIS_EMAC_TX_TDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal switch_core_top_0_S_AXIS_EMAC_TX_TLAST : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_S_AXIS_EMAC_TX_TUSER : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_S_AXIS_EMAC_TX_TVALID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TDATA_EP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TDEST_EP : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TKEEP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TKEEP_EP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TLAST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TLAST_EP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TUSER : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TUSER_EP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TVALID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXIS_TX_TVALID_EP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXI_ARREADY : STD_LOGIC;
  signal switch_core_top_0_S_AXI_AWREADY : STD_LOGIC;
  signal switch_core_top_0_S_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXI_BVALID : STD_LOGIC;
  signal switch_core_top_0_S_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal switch_core_top_0_S_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_core_top_0_S_AXI_RVALID : STD_LOGIC;
  signal switch_core_top_0_S_AXI_WREADY : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_bus2ip_addr : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_bus2ip_clk : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_bus2ip_cs_mac1 : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_bus2ip_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_bus2ip_rdce : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_bus2ip_reset : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_bus2ip_wrce : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_core_hold_disabled_override_pmac : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_e_current_gate_states_out_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_e_gate_masks_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_e_guard_band_ack : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_e_guard_band_nack : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_gtx_clk_reset_reg : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_hold_request_pmac : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_int_mgmt_host_reset_out_reg_n_switch : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_ctl : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_tdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_tkeep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_tlast : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_tuser : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_m_axis_rx_tvalid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_mac_rx_clk : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_mac_tx_clk : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_macrx_pfc : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_ptp_current_time_sw : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_araddr_sw : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_arprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_arvalid : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_awaddr_sw : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_awprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_awvalid : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_bready : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_rready : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axi_switch_wvalid : STD_LOGIC;
  signal tsn_endpoint_ethernet_mac_0_s_axis_emac_tx_tready : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axis_tx_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_s_axis_tx_tready_ep : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_switch_be_pkt_byte_count_sw : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_switch_current_gate_states_out_i2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_switch_gate_masks_out_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_switch_guard_band_ack : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_switch_guard_band_nack : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_mac_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_mac_tlast : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_mac_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_mac_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tlast : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_endpoint_ethernet_mac_0_tx_ptp_frame_allowed : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tsn_temac_0_clk8k : STD_LOGIC;
  signal tsn_temac_0_int_mgmt_host_reset_out : STD_LOGIC;
  signal tsn_temac_0_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_0_ip2bus_error : STD_LOGIC;
  signal tsn_temac_0_ip2bus_rdack : STD_LOGIC;
  signal tsn_temac_0_ip2bus_wrack : STD_LOGIC;
  signal tsn_temac_0_preemption_signal_vector : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal tsn_temac_0_rtc_nanosec_field : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_0_rtc_nanosec_field_1722 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_0_rtc_sec_field : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal tsn_temac_0_rx_axis_av_filter_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_axis_mac_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tsn_temac_0_rx_axis_mac_tlast : STD_LOGIC;
  signal tsn_temac_0_rx_axis_mac_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_axis_mac_tvalid : STD_LOGIC;
  signal tsn_temac_0_rx_axis_pmac_av_filter_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_axis_pmac_st_filter_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_axis_pmac_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tsn_temac_0_rx_axis_pmac_tlast : STD_LOGIC;
  signal tsn_temac_0_rx_axis_pmac_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_axis_pmac_tvalid : STD_LOGIC;
  signal tsn_temac_0_rx_axis_st_filter_tuser : STD_LOGIC;
  signal tsn_temac_0_rx_enable : STD_LOGIC;
  signal tsn_temac_0_rx_mac_aclk : STD_LOGIC;
  signal tsn_temac_0_rx_reset : STD_LOGIC;
  signal tsn_temac_0_speedis100 : STD_LOGIC;
  signal tsn_temac_0_syntonised_nanosec_field : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_0_syntonised_sec_field : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal tsn_temac_0_tx_axis_mac_tready : STD_LOGIC;
  signal tsn_temac_0_tx_axis_pmac_tready : STD_LOGIC;
  signal tsn_temac_0_tx_enable : STD_LOGIC;
  signal tsn_temac_0_tx_mac_aclk : STD_LOGIC;
  signal tsn_temac_0_tx_ptp_frame_available : STD_LOGIC;
  signal tsn_temac_0_tx_ptp_frame_granted_for_transmission : STD_LOGIC;
  signal tsn_temac_0_tx_reset : STD_LOGIC;
  signal tsn_temac_0_tx_scheduler_internal_overhead_tsn : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_1_interrupt_ptp_rx : STD_LOGIC;
  signal tsn_temac_1_interrupt_ptp_tx : STD_LOGIC;
  signal tsn_temac_1_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_1_ip2bus_error : STD_LOGIC;
  signal tsn_temac_1_ip2bus_rdack : STD_LOGIC;
  signal tsn_temac_1_ip2bus_wrack : STD_LOGIC;
  signal tsn_temac_1_mac_debug_out : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal tsn_temac_1_preemption_signal_vector : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal tsn_temac_1_rx_axis_mac_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tsn_temac_1_rx_axis_mac_tlast : STD_LOGIC;
  signal tsn_temac_1_rx_axis_mac_tuser : STD_LOGIC;
  signal tsn_temac_1_rx_axis_mac_tvalid : STD_LOGIC;
  signal tsn_temac_1_rx_axis_pmac_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tsn_temac_1_rx_axis_pmac_tlast : STD_LOGIC;
  signal tsn_temac_1_rx_axis_pmac_tuser : STD_LOGIC;
  signal tsn_temac_1_rx_axis_pmac_tvalid : STD_LOGIC;
  signal tsn_temac_1_rx_enable : STD_LOGIC;
  signal tsn_temac_1_rx_mac_aclk : STD_LOGIC;
  signal tsn_temac_1_rx_reset : STD_LOGIC;
  signal tsn_temac_1_speedis100 : STD_LOGIC;
  signal tsn_temac_1_tx_axis_mac_tready : STD_LOGIC;
  signal tsn_temac_1_tx_axis_pmac_tready : STD_LOGIC;
  signal tsn_temac_1_tx_enable : STD_LOGIC;
  signal tsn_temac_1_tx_mac_aclk : STD_LOGIC;
  signal tsn_temac_1_tx_ptp_frame_available : STD_LOGIC;
  signal tsn_temac_1_tx_ptp_frame_granted_for_transmission : STD_LOGIC;
  signal tsn_temac_1_tx_reset : STD_LOGIC;
  signal tsn_temac_1_tx_scheduler_internal_overhead_tsn : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tsn_temac_2_interrupt_ptp_rx : STD_LOGIC;
  signal tsn_temac_2_interrupt_ptp_tx : STD_LOGIC;
  signal tsn_temac_2_mac_debug_out : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_10_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_11_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_12_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_13_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_14_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_15_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_16_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_17_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xlconcat_18_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_19_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xlconcat_20_dout : STD_LOGIC_VECTOR ( 1023 downto 0 );
  signal xlconcat_24_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_25_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_3_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_4_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_5_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_6_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xlconcat_7_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_8_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconcat_9_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xlslice_10_Dout : STD_LOGIC;
  signal xlslice_11_Dout : STD_LOGIC;
  signal xlslice_12_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_12_Dout1 : STD_LOGIC;
  signal xlslice_13_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_13_Dout1 : STD_LOGIC;
  signal xlslice_14_Dout : STD_LOGIC;
  signal xlslice_15_Dout : STD_LOGIC;
  signal xlslice_16_Dout : STD_LOGIC;
  signal xlslice_17_Dout : STD_LOGIC;
  signal xlslice_18_Dout : STD_LOGIC;
  signal xlslice_19_Dout : STD_LOGIC;
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xlslice_20_Dout : STD_LOGIC;
  signal xlslice_21_Dout : STD_LOGIC;
  signal xlslice_22_Dout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal xlslice_23_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xlslice_24_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xlslice_25_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_26_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_2_Dout : STD_LOGIC;
  signal xlslice_3_Dout : STD_LOGIC;
  signal xlslice_4_Dout : STD_LOGIC;
  signal xlslice_5_Dout : STD_LOGIC;
  signal xlslice_6_Dout : STD_LOGIC;
  signal xlslice_7_Dout : STD_LOGIC;
  signal xlslice_8_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xlslice_9_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_switch_core_top_0_AXI_UNKNOWN_ADDRESS_UNCONNECTED : STD_LOGIC;
  signal NLW_switch_core_top_0_FRAME_DESCRIPTOR_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_switch_core_top_0_M_AXIS_RX_TREADY_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_switch_core_top_0_PAUSE_REQ_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_switch_core_top_0_S_AXIS_TX_TPRI_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_tsn_endpoint_block_0_interrupt_ptp_v1_rx_1_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_interrupt_ptp_v1_rx_2_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_interrupt_ptp_v1_tx_1_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_interrupt_ptp_v1_tx_2_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_mac_irq_1_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_mac_irq_2_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_ptp_traffic_allowed_reg_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_endpoint_block_0_txd_byte_count_pmac_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_tsn_temac_1_speedis10100_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_1_rx_axis_filter_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tsn_temac_2_int_mgmt_host_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_rx_axis_av_filter_tuser_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_rx_axis_pmac_av_filter_tuser_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_rx_axis_pmac_st_filter_tuser_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_rx_axis_st_filter_tuser_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_speedis10100_UNCONNECTED : STD_LOGIC;
  signal NLW_tsn_temac_2_rx_axis_filter_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tsn_temac_2_syntonised_nanosec_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_tsn_temac_2_syntonised_sec_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_xlconcat_22_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal NLW_xlconcat_23_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 1 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of switch_core_top_0 : label is "switch_core_top_v1_0_14,Vivado 2023.2";
  attribute X_CORE_INFO of tsn_endpoint_block_0 : label is "bd_4503_tsn_endpoint_block_0_0_tsn_endpoint_ethernet_mac_block_v1_0_14,Vivado 2023.2";
  attribute X_CORE_INFO of tsn_temac_1 : label is "bd_4503_tsn_temac_1_0_support,Vivado 2023.2";
  attribute X_CORE_INFO of tsn_temac_2 : label is "tsn_temac_v1_0_9,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xlconcat_0 : label is "bd_4503_xlconcat_0_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xlconcat_0 : label is "yes";
  attribute X_CORE_INFO of xlconcat_0 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_1 : label is "bd_4503_xlconcat_1_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_1 : label is "yes";
  attribute X_CORE_INFO of xlconcat_1 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_10 : label is "bd_4503_xlconcat_10_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_10 : label is "yes";
  attribute X_CORE_INFO of xlconcat_10 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_11 : label is "bd_4503_xlconcat_11_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_11 : label is "yes";
  attribute X_CORE_INFO of xlconcat_11 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_12 : label is "bd_4503_xlconcat_12_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_12 : label is "yes";
  attribute X_CORE_INFO of xlconcat_12 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_13 : label is "bd_4503_xlconcat_13_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_13 : label is "yes";
  attribute X_CORE_INFO of xlconcat_13 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_14 : label is "bd_4503_xlconcat_14_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_14 : label is "yes";
  attribute X_CORE_INFO of xlconcat_14 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_15 : label is "bd_4503_xlconcat_15_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_15 : label is "yes";
  attribute X_CORE_INFO of xlconcat_15 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_16 : label is "bd_4503_xlconcat_16_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_16 : label is "yes";
  attribute X_CORE_INFO of xlconcat_16 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_17 : label is "bd_4503_xlconcat_17_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_17 : label is "yes";
  attribute X_CORE_INFO of xlconcat_17 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_18 : label is "bd_4503_xlconcat_18_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_18 : label is "yes";
  attribute X_CORE_INFO of xlconcat_18 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_19 : label is "bd_4503_xlconcat_19_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_19 : label is "yes";
  attribute X_CORE_INFO of xlconcat_19 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_2 : label is "bd_4503_xlconcat_2_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_2 : label is "yes";
  attribute X_CORE_INFO of xlconcat_2 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_20 : label is "bd_4503_xlconcat_20_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_20 : label is "yes";
  attribute X_CORE_INFO of xlconcat_20 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_22 : label is "bd_4503_xlconcat_22_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_22 : label is "yes";
  attribute X_CORE_INFO of xlconcat_22 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_23 : label is "bd_4503_xlconcat_23_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_23 : label is "yes";
  attribute X_CORE_INFO of xlconcat_23 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_24 : label is "bd_4503_xlconcat_24_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_24 : label is "yes";
  attribute X_CORE_INFO of xlconcat_24 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_25 : label is "bd_4503_xlconcat_25_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_25 : label is "yes";
  attribute X_CORE_INFO of xlconcat_25 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_3 : label is "bd_4503_xlconcat_3_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_3 : label is "yes";
  attribute X_CORE_INFO of xlconcat_3 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_4 : label is "bd_4503_xlconcat_4_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_4 : label is "yes";
  attribute X_CORE_INFO of xlconcat_4 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_5 : label is "bd_4503_xlconcat_5_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_5 : label is "yes";
  attribute X_CORE_INFO of xlconcat_5 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_6 : label is "bd_4503_xlconcat_6_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_6 : label is "yes";
  attribute X_CORE_INFO of xlconcat_6 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_7 : label is "bd_4503_xlconcat_7_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_7 : label is "yes";
  attribute X_CORE_INFO of xlconcat_7 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_8 : label is "bd_4503_xlconcat_8_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_8 : label is "yes";
  attribute X_CORE_INFO of xlconcat_8 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlconcat_9 : label is "bd_4503_xlconcat_9_0,xlconcat_v2_1_5_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconcat_9 : label is "yes";
  attribute X_CORE_INFO of xlconcat_9 : label is "xlconcat_v2_1_5_xlconcat,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_0 : label is "bd_4503_xlslice_0_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_0 : label is "yes";
  attribute X_CORE_INFO of xlslice_0 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_1 : label is "bd_4503_xlslice_1_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_1 : label is "yes";
  attribute X_CORE_INFO of xlslice_1 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_10 : label is "bd_4503_xlslice_10_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_10 : label is "yes";
  attribute X_CORE_INFO of xlslice_10 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_11 : label is "bd_4503_xlslice_11_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_11 : label is "yes";
  attribute X_CORE_INFO of xlslice_11 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_12 : label is "bd_4503_xlslice_12_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_12 : label is "yes";
  attribute X_CORE_INFO of xlslice_12 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_13 : label is "bd_4503_xlslice_13_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_13 : label is "yes";
  attribute X_CORE_INFO of xlslice_13 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_14 : label is "bd_4503_xlslice_14_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_14 : label is "yes";
  attribute X_CORE_INFO of xlslice_14 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_15 : label is "bd_4503_xlslice_15_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_15 : label is "yes";
  attribute X_CORE_INFO of xlslice_15 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_16 : label is "bd_4503_xlslice_16_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_16 : label is "yes";
  attribute X_CORE_INFO of xlslice_16 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_17 : label is "bd_4503_xlslice_17_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_17 : label is "yes";
  attribute X_CORE_INFO of xlslice_17 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_18 : label is "bd_4503_xlslice_18_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_18 : label is "yes";
  attribute X_CORE_INFO of xlslice_18 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_19 : label is "bd_4503_xlslice_19_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_19 : label is "yes";
  attribute X_CORE_INFO of xlslice_19 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_2 : label is "bd_4503_xlslice_2_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_2 : label is "yes";
  attribute X_CORE_INFO of xlslice_2 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_20 : label is "bd_4503_xlslice_20_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_20 : label is "yes";
  attribute X_CORE_INFO of xlslice_20 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_21 : label is "bd_4503_xlslice_21_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_21 : label is "yes";
  attribute X_CORE_INFO of xlslice_21 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_22 : label is "bd_4503_xlslice_22_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_22 : label is "yes";
  attribute X_CORE_INFO of xlslice_22 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_23 : label is "bd_4503_xlslice_23_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_23 : label is "yes";
  attribute X_CORE_INFO of xlslice_23 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_24 : label is "bd_4503_xlslice_24_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_24 : label is "yes";
  attribute X_CORE_INFO of xlslice_24 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_25 : label is "bd_4503_xlslice_25_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_25 : label is "yes";
  attribute X_CORE_INFO of xlslice_25 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_26 : label is "bd_4503_xlslice_26_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_26 : label is "yes";
  attribute X_CORE_INFO of xlslice_26 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_3 : label is "bd_4503_xlslice_3_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_3 : label is "yes";
  attribute X_CORE_INFO of xlslice_3 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_4 : label is "bd_4503_xlslice_4_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_4 : label is "yes";
  attribute X_CORE_INFO of xlslice_4 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_5 : label is "bd_4503_xlslice_5_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_5 : label is "yes";
  attribute X_CORE_INFO of xlslice_5 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_6 : label is "bd_4503_xlslice_6_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_6 : label is "yes";
  attribute X_CORE_INFO of xlslice_6 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_7 : label is "bd_4503_xlslice_7_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_7 : label is "yes";
  attribute X_CORE_INFO of xlslice_7 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_8 : label is "bd_4503_xlslice_8_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_8 : label is "yes";
  attribute X_CORE_INFO of xlslice_8 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of xlslice_9 : label is "bd_4503_xlslice_9_0,xlslice_v1_0_3_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of xlslice_9 : label is "yes";
  attribute X_CORE_INFO of xlslice_9 : label is "xlslice_v1_0_3_xlslice,Vivado 2023.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of glbl_rstn : signal is "xilinx.com:signal:reset:1.0 RST.GLBL_RSTN RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of glbl_rstn : signal is "XIL_INTERFACENAME RST.GLBL_RSTN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of gtx_clk : signal is "xilinx.com:signal:clock:1.0 CLK.GTX_CLK CLK";
  attribute X_INTERFACE_PARAMETER of gtx_clk : signal is "XIL_INTERFACENAME CLK.GTX_CLK, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of gtx_clk90 : signal is "xilinx.com:signal:clock:1.0 CLK.GTX_CLK90 CLK";
  attribute X_INTERFACE_PARAMETER of gtx_clk90 : signal is "XIL_INTERFACENAME CLK.GTX_CLK90, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of host_rxfifo_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.HOST_RXFIFO_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of host_rxfifo_aclk : signal is "XIL_INTERFACENAME CLK.HOST_RXFIFO_ACLK, ASSOCIATED_BUSIF rx_axis_be:rx_axis_st, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of host_txfifo_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.HOST_TXFIFO_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of host_txfifo_aclk : signal is "XIL_INTERFACENAME CLK.HOST_TXFIFO_ACLK, ASSOCIATED_BUSIF tx_axis_be:tx_axis_st, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of interrupt_ptp_rx_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.INTERRUPT_PTP_RX_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_rx_1 : signal is "XIL_INTERFACENAME INTR.INTERRUPT_PTP_RX_1, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of interrupt_ptp_rx_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.INTERRUPT_PTP_RX_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_rx_2 : signal is "XIL_INTERFACENAME INTR.INTERRUPT_PTP_RX_2, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of interrupt_ptp_timer : signal is "xilinx.com:signal:interrupt:1.0 INTR.INTERRUPT_PTP_TIMER INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_timer : signal is "XIL_INTERFACENAME INTR.INTERRUPT_PTP_TIMER, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of interrupt_ptp_tx_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.INTERRUPT_PTP_TX_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_tx_1 : signal is "XIL_INTERFACENAME INTR.INTERRUPT_PTP_TX_1, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of interrupt_ptp_tx_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.INTERRUPT_PTP_TX_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_tx_2 : signal is "XIL_INTERFACENAME INTR.INTERRUPT_PTP_TX_2, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of mac_irq_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.MAC_IRQ_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq_1 : signal is "XIL_INTERFACENAME INTR.MAC_IRQ_1, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of mac_irq_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.MAC_IRQ_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq_2 : signal is "XIL_INTERFACENAME INTR.MAC_IRQ_2, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of mdio_external1_io : signal is "xilinx.com:interface:mdio:1.0 mdio_external1 IO";
  attribute X_INTERFACE_PARAMETER of mdio_external1_io : signal is "XIL_INTERFACENAME mdio_external1, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of mdio_external1_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio_external1 MDC";
  attribute X_INTERFACE_INFO of mdio_external2_io : signal is "xilinx.com:interface:mdio:1.0 mdio_external2 IO";
  attribute X_INTERFACE_PARAMETER of mdio_external2_io : signal is "XIL_INTERFACENAME mdio_external2, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of mdio_external2_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio_external2 MDC";
  attribute X_INTERFACE_INFO of ptp_timers_clk8k : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers clk8k";
  attribute X_INTERFACE_INFO of refclk : signal is "xilinx.com:signal:clock:1.0 CLK.REFCLK CLK";
  attribute X_INTERFACE_PARAMETER of refclk : signal is "XIL_INTERFACENAME CLK.REFCLK, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of rgmii1_rx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RX_CTL";
  attribute X_INTERFACE_INFO of rgmii1_rxc : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RXC";
  attribute X_INTERFACE_INFO of rgmii1_tx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TX_CTL";
  attribute X_INTERFACE_INFO of rgmii1_txc : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TXC";
  attribute X_INTERFACE_INFO of rgmii2_rx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RX_CTL";
  attribute X_INTERFACE_INFO of rgmii2_rxc : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RXC";
  attribute X_INTERFACE_INFO of rgmii2_tx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TX_CTL";
  attribute X_INTERFACE_INFO of rgmii2_txc : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TXC";
  attribute X_INTERFACE_INFO of rgmii_status1_duplex_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 duplex_status";
  attribute X_INTERFACE_INFO of rgmii_status1_link_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 link_status";
  attribute X_INTERFACE_INFO of rgmii_status2_duplex_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 duplex_status";
  attribute X_INTERFACE_INFO of rgmii_status2_link_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 link_status";
  attribute X_INTERFACE_INFO of rx_axis_be_tlast : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TLAST";
  attribute X_INTERFACE_INFO of rx_axis_be_tready : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TREADY";
  attribute X_INTERFACE_INFO of rx_axis_be_tvalid : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TVALID";
  attribute X_INTERFACE_INFO of rx_axis_st_tlast : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TLAST";
  attribute X_INTERFACE_INFO of rx_axis_st_tready : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TREADY";
  attribute X_INTERFACE_INFO of rx_axis_st_tvalid : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME CLK.S_AXI_ACLK, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RST.S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME RST.S_AXI_ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of tsn_ep_scheduler_irq : signal is "xilinx.com:signal:interrupt:1.0 INTR.TSN_EP_SCHEDULER_IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_ep_scheduler_irq : signal is "XIL_INTERFACENAME INTR.TSN_EP_SCHEDULER_IRQ, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of tsn_switch_scheduler_irq_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.TSN_SWITCH_SCHEDULER_IRQ_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_switch_scheduler_irq_1 : signal is "XIL_INTERFACENAME INTR.TSN_SWITCH_SCHEDULER_IRQ_1, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of tsn_switch_scheduler_irq_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.TSN_SWITCH_SCHEDULER_IRQ_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_switch_scheduler_irq_2 : signal is "XIL_INTERFACENAME INTR.TSN_SWITCH_SCHEDULER_IRQ_2, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of tx_axis_be_tlast : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TLAST";
  attribute X_INTERFACE_INFO of tx_axis_be_tready : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TREADY";
  attribute X_INTERFACE_INFO of tx_axis_be_tvalid : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TVALID";
  attribute X_INTERFACE_INFO of tx_axis_st_tlast : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TLAST";
  attribute X_INTERFACE_INFO of tx_axis_st_tready : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TREADY";
  attribute X_INTERFACE_INFO of tx_axis_st_tvalid : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TVALID";
  attribute X_INTERFACE_INFO of ptp_timers_ns_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers ns_field";
  attribute X_INTERFACE_INFO of ptp_timers_ns_field_1722 : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers ns_field_1722";
  attribute X_INTERFACE_INFO of ptp_timers_s_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers s_field";
  attribute X_INTERFACE_INFO of ptp_timers_syntonised_nanosec_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers syntonised_nanosec_field";
  attribute X_INTERFACE_INFO of ptp_timers_syntonised_sec_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers syntonised_sec_field";
  attribute X_INTERFACE_INFO of rgmii1_rd : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RD";
  attribute X_INTERFACE_INFO of rgmii1_td : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TD";
  attribute X_INTERFACE_INFO of rgmii2_rd : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RD";
  attribute X_INTERFACE_INFO of rgmii2_td : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TD";
  attribute X_INTERFACE_INFO of rgmii_status1_link_speed : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 link_speed";
  attribute X_INTERFACE_INFO of rgmii_status2_link_speed : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 link_speed";
  attribute X_INTERFACE_INFO of rx_axis_be_tdata : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TDATA";
  attribute X_INTERFACE_PARAMETER of rx_axis_be_tdata : signal is "XIL_INTERFACENAME rx_axis_be, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 100000000, HAS_TKEEP 1, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 3, TID_WIDTH 0, TUSER_WIDTH 32";
  attribute X_INTERFACE_INFO of rx_axis_be_tdest : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TDEST";
  attribute X_INTERFACE_INFO of rx_axis_be_tkeep : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TKEEP";
  attribute X_INTERFACE_INFO of rx_axis_be_tuser : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TUSER";
  attribute X_INTERFACE_INFO of rx_axis_st_tdata : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TDATA";
  attribute X_INTERFACE_PARAMETER of rx_axis_st_tdata : signal is "XIL_INTERFACENAME rx_axis_st, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 100000000, HAS_TKEEP 1, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 3, TID_WIDTH 0, TUSER_WIDTH 32";
  attribute X_INTERFACE_INFO of rx_axis_st_tdest : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TDEST";
  attribute X_INTERFACE_INFO of rx_axis_st_tkeep : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TKEEP";
  attribute X_INTERFACE_INFO of rx_axis_st_tuser : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_araddr : signal is "XIL_INTERFACENAME s_axi, ADDR_WIDTH 18, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 0, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of tx_axis_be_tdata : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TDATA";
  attribute X_INTERFACE_PARAMETER of tx_axis_be_tdata : signal is "XIL_INTERFACENAME tx_axis_be, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 100000000, HAS_TKEEP 1, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of tx_axis_be_tkeep : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TKEEP";
  attribute X_INTERFACE_INFO of tx_axis_st_tdata : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TDATA";
  attribute X_INTERFACE_PARAMETER of tx_axis_st_tdata : signal is "XIL_INTERFACENAME tx_axis_st, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, FREQ_HZ 100000000, HAS_TKEEP 1, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of tx_axis_st_tkeep : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TKEEP";
begin
switch_core_top_0: component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_switch_core_top_0_0
     port map (
      AXI_UNKNOWN_ADDRESS => NLW_switch_core_top_0_AXI_UNKNOWN_ADDRESS_UNCONNECTED,
      CLK => gtx_clk,
      FRAME_DESCRIPTOR(47 downto 0) => NLW_switch_core_top_0_FRAME_DESCRIPTOR_UNCONNECTED(47 downto 0),
      INIT_DONE => INIT_DONE,
      MACRX_PFC(23 downto 0) => tsn_endpoint_ethernet_mac_0_macrx_pfc(23 downto 0),
      MACTX_EMAC_FRAME_LEN(47 downto 0) => switch_core_top_0_MACTX_EMAC_FRAME_LEN(47 downto 0),
      MACTX_EMAC_GATE(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE(2 downto 0),
      MACTX_EMAC_GATE_ACK(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_guard_band_ack(2 downto 0),
      MACTX_EMAC_GATE_MASK(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_gate_masks_out(2 downto 0),
      MACTX_EMAC_GATE_NAK(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_guard_band_nack(2 downto 0),
      MACTX_EMAC_GATE_OVERRUN(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_OVERRUN(2 downto 0),
      MACTX_EMAC_GATE_QACTIVE(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_QACTIVE(2 downto 0),
      MACTX_EMAC_GATE_QSTATUS(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_QSTATUS(2 downto 0),
      MACTX_EMAC_GATE_REQ(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_REQ(2 downto 0),
      MACTX_EMAC_GATE_STATE(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_current_gate_states_out_i(2 downto 0),
      MACTX_FRAME_LEN(47 downto 0) => switch_core_top_0_MACTX_FRAME_LEN(47 downto 0),
      MACTX_GATE(23 downto 0) => switch_core_top_0_MACTX_GATE(23 downto 0),
      MACTX_GATE_ACK(2 downto 0) => tsn_endpoint_ethernet_mac_0_switch_guard_band_ack(2 downto 0),
      MACTX_GATE_MASK(23 downto 0) => tsn_endpoint_ethernet_mac_0_switch_gate_masks_out_i(23 downto 0),
      MACTX_GATE_NAK(2 downto 0) => tsn_endpoint_ethernet_mac_0_switch_guard_band_nack(2 downto 0),
      MACTX_GATE_OVERRUN(23 downto 0) => switch_core_top_0_MACTX_GATE_OVERRUN(23 downto 0),
      MACTX_GATE_QACTIVE(23 downto 0) => switch_core_top_0_MACTX_GATE_QACTIVE(23 downto 0),
      MACTX_GATE_QSTATUS(23 downto 0) => switch_core_top_0_MACTX_GATE_QSTATUS(23 downto 0),
      MACTX_GATE_REQ(2 downto 0) => switch_core_top_0_MACTX_GATE_REQ(2 downto 0),
      MACTX_GATE_STATE(23 downto 0) => tsn_endpoint_ethernet_mac_0_switch_current_gate_states_out_i2(23 downto 0),
      MACTX_PFC(23 downto 0) => switch_core_top_0_MACTX_PFC(23 downto 0),
      MAC_RX_CLK(2 downto 0) => tsn_endpoint_ethernet_mac_0_mac_rx_clk(2 downto 0),
      MAC_TX_CLK(2 downto 0) => tsn_endpoint_ethernet_mac_0_mac_tx_clk(2 downto 0),
      MAX_FRAME_SIZE(31 downto 0) => switch_core_top_0_MAX_FRAME_SIZE(31 downto 0),
      M_AXIS_RX_CTL(5 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_ctl(5 downto 0),
      M_AXIS_RX_TDATA(23 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tdata(23 downto 0),
      M_AXIS_RX_TKEEP(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tkeep(2 downto 0),
      M_AXIS_RX_TLAST(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tlast(2 downto 0),
      M_AXIS_RX_TREADY(2 downto 0) => NLW_switch_core_top_0_M_AXIS_RX_TREADY_UNCONNECTED(2 downto 0),
      M_AXIS_RX_TUSER(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tuser(2 downto 0),
      M_AXIS_RX_TVALID(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tvalid(2 downto 0),
      PAUSE_REQ(2 downto 0) => NLW_switch_core_top_0_PAUSE_REQ_UNCONNECTED(2 downto 0),
      PRIORITY_MAP(31 downto 0) => switch_core_top_0_PRIORITY_MAP(31 downto 0),
      PTP_CURRENT_TIME(79 downto 0) => tsn_endpoint_ethernet_mac_0_ptp_current_time_sw(79 downto 0),
      REG_RESET => '0',
      RESET => tsn_endpoint_ethernet_mac_0_gtx_clk_reset_reg,
      S_AXIS_EMAC_TX_TDATA(23 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TDATA(23 downto 0),
      S_AXIS_EMAC_TX_TLAST(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TLAST(2 downto 0),
      S_AXIS_EMAC_TX_TREADY(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_emac_tx_tready(2 downto 0),
      S_AXIS_EMAC_TX_TUSER(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TUSER(2 downto 0),
      S_AXIS_EMAC_TX_TVALID(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TVALID(2 downto 0),
      S_AXIS_TX_TDATA(63 downto 0) => switch_core_top_0_S_AXIS_TX_TDATA(63 downto 0),
      S_AXIS_TX_TDATA_EP(63 downto 0) => switch_core_top_0_S_AXIS_TX_TDATA_EP(63 downto 0),
      S_AXIS_TX_TDEST_EP(5 downto 0) => switch_core_top_0_S_AXIS_TX_TDEST_EP(5 downto 0),
      S_AXIS_TX_TKEEP(7 downto 0) => switch_core_top_0_S_AXIS_TX_TKEEP(7 downto 0),
      S_AXIS_TX_TKEEP_EP(7 downto 0) => switch_core_top_0_S_AXIS_TX_TKEEP_EP(7 downto 0),
      S_AXIS_TX_TLAST(1 downto 0) => switch_core_top_0_S_AXIS_TX_TLAST(1 downto 0),
      S_AXIS_TX_TLAST_EP(1 downto 0) => switch_core_top_0_S_AXIS_TX_TLAST_EP(1 downto 0),
      S_AXIS_TX_TPRI(5 downto 0) => NLW_switch_core_top_0_S_AXIS_TX_TPRI_UNCONNECTED(5 downto 0),
      S_AXIS_TX_TREADY(1 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_tx_tready(1 downto 0),
      S_AXIS_TX_TREADY_EP(1 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_tx_tready_ep(1 downto 0),
      S_AXIS_TX_TUSER(7 downto 0) => switch_core_top_0_S_AXIS_TX_TUSER(7 downto 0),
      S_AXIS_TX_TUSER_EP(63 downto 0) => switch_core_top_0_S_AXIS_TX_TUSER_EP(63 downto 0),
      S_AXIS_TX_TVALID(1 downto 0) => switch_core_top_0_S_AXIS_TX_TVALID(1 downto 0),
      S_AXIS_TX_TVALID_EP(1 downto 0) => switch_core_top_0_S_AXIS_TX_TVALID_EP(1 downto 0),
      S_AXI_ARADDR(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_araddr_sw(31 downto 0),
      S_AXI_ARPROT(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_arprot(2 downto 0),
      S_AXI_ARREADY => switch_core_top_0_S_AXI_ARREADY,
      S_AXI_ARVALID => tsn_endpoint_ethernet_mac_0_s_axi_switch_arvalid,
      S_AXI_AWADDR(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_awaddr_sw(31 downto 0),
      S_AXI_AWPROT(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_awprot(2 downto 0),
      S_AXI_AWREADY => switch_core_top_0_S_AXI_AWREADY,
      S_AXI_AWVALID => tsn_endpoint_ethernet_mac_0_s_axi_switch_awvalid,
      S_AXI_BREADY => tsn_endpoint_ethernet_mac_0_s_axi_switch_bready,
      S_AXI_BRESP(1 downto 0) => switch_core_top_0_S_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => switch_core_top_0_S_AXI_BVALID,
      S_AXI_CLK => tsn_endpoint_ethernet_mac_0_bus2ip_clk,
      S_AXI_RDATA(31 downto 0) => switch_core_top_0_S_AXI_RDATA(31 downto 0),
      S_AXI_RESETN => tsn_endpoint_ethernet_mac_0_int_mgmt_host_reset_out_reg_n_switch,
      S_AXI_RREADY => tsn_endpoint_ethernet_mac_0_s_axi_switch_rready,
      S_AXI_RRESP(1 downto 0) => switch_core_top_0_S_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => switch_core_top_0_S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_wdata(31 downto 0),
      S_AXI_WREADY => switch_core_top_0_S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_wstrb(3 downto 0),
      S_AXI_WVALID => tsn_endpoint_ethernet_mac_0_s_axi_switch_wvalid
    );
tsn_endpoint_block_0: component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_endpoint_block_0_0
     port map (
      be_rx_axis_host_tdata(31 downto 0) => rx_axis_be_tdata(31 downto 0),
      be_rx_axis_host_tdest(2 downto 0) => rx_axis_be_tdest(2 downto 0),
      be_rx_axis_host_tkeep(3 downto 0) => rx_axis_be_tkeep(3 downto 0),
      be_rx_axis_host_tlast => rx_axis_be_tlast,
      be_rx_axis_host_tready => rx_axis_be_tready,
      be_rx_axis_host_tuser(31 downto 0) => rx_axis_be_tuser(31 downto 0),
      be_rx_axis_host_tvalid => rx_axis_be_tvalid,
      be_tx_axis_host_tdata(31 downto 0) => tx_axis_be_tdata(31 downto 0),
      be_tx_axis_host_tkeep(3 downto 0) => tx_axis_be_tkeep(3 downto 0),
      be_tx_axis_host_tlast => tx_axis_be_tlast,
      be_tx_axis_host_tready => tx_axis_be_tready,
      be_tx_axis_host_tvalid => tx_axis_be_tvalid,
      bus2ip_addr(17 downto 0) => tsn_endpoint_ethernet_mac_0_bus2ip_addr(17 downto 0),
      bus2ip_clk => tsn_endpoint_ethernet_mac_0_bus2ip_clk,
      bus2ip_cs_mac1 => tsn_endpoint_ethernet_mac_0_bus2ip_cs_mac1,
      bus2ip_cs_mac2 => Net,
      bus2ip_data(31 downto 0) => tsn_endpoint_ethernet_mac_0_bus2ip_data(31 downto 0),
      bus2ip_rdce => tsn_endpoint_ethernet_mac_0_bus2ip_rdce,
      bus2ip_reset => tsn_endpoint_ethernet_mac_0_bus2ip_reset,
      bus2ip_wrce => tsn_endpoint_ethernet_mac_0_bus2ip_wrce,
      clk8k => ptp_timers_clk8k,
      clk8k_in => tsn_temac_0_clk8k,
      core_hold_disabled_override_pmac(1 downto 0) => tsn_endpoint_ethernet_mac_0_core_hold_disabled_override_pmac(1 downto 0),
      e_current_gate_states_out_i(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_current_gate_states_out_i(2 downto 0),
      e_gate_masks_out(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_gate_masks_out(2 downto 0),
      e_guard_band_ack(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_guard_band_ack(2 downto 0),
      e_guard_band_nack(2 downto 0) => tsn_endpoint_ethernet_mac_0_e_guard_band_nack(2 downto 0),
      e_mactx_gate_qactive(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_QACTIVE(2 downto 0),
      e_requesting_queue(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE(2 downto 0),
      e_requesting_queue_valid(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_REQ(2 downto 0),
      e_switch_gate_queue_status(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_QSTATUS(2 downto 0),
      e_switch_mactx_frame_len(47 downto 0) => switch_core_top_0_MACTX_EMAC_FRAME_LEN(47 downto 0),
      e_transmission_overrun_count_incr(2 downto 0) => switch_core_top_0_MACTX_EMAC_GATE_OVERRUN(2 downto 0),
      ep_tadma_if_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      ep_tadma_if_out(63 downto 0) => ep_tadma_if_out(63 downto 0),
      glbl_rstn => glbl_rstn,
      gtx_clk => gtx_clk,
      gtx_clk_reset_reg => tsn_endpoint_ethernet_mac_0_gtx_clk_reset_reg,
      hold_request_pmac(1 downto 0) => tsn_endpoint_ethernet_mac_0_hold_request_pmac(1 downto 0),
      host_rxfifo_aclk => host_rxfifo_aclk,
      host_txfifo_aclk => host_txfifo_aclk,
      int_mgmt_host_reset_out => tsn_temac_0_int_mgmt_host_reset_out,
      int_mgmt_host_reset_out_reg_n_switch => tsn_endpoint_ethernet_mac_0_int_mgmt_host_reset_out_reg_n_switch,
      interrupt_ptp_rx(2 downto 1) => xlconcat_24_dout(1 downto 0),
      interrupt_ptp_rx_1 => interrupt_ptp_rx_1,
      interrupt_ptp_rx_2 => interrupt_ptp_rx_2,
      interrupt_ptp_tx(2 downto 1) => xlconcat_25_dout(1 downto 0),
      interrupt_ptp_tx_1 => interrupt_ptp_tx_1,
      interrupt_ptp_tx_2 => interrupt_ptp_tx_2,
      interrupt_ptp_v1_rx(2 downto 1) => B"00",
      interrupt_ptp_v1_rx_1 => NLW_tsn_endpoint_block_0_interrupt_ptp_v1_rx_1_UNCONNECTED,
      interrupt_ptp_v1_rx_2 => NLW_tsn_endpoint_block_0_interrupt_ptp_v1_rx_2_UNCONNECTED,
      interrupt_ptp_v1_tx(2 downto 1) => B"00",
      interrupt_ptp_v1_tx_1 => NLW_tsn_endpoint_block_0_interrupt_ptp_v1_tx_1_UNCONNECTED,
      interrupt_ptp_v1_tx_2 => NLW_tsn_endpoint_block_0_interrupt_ptp_v1_tx_2_UNCONNECTED,
      ip2bus_data_mac1(31 downto 0) => tsn_temac_0_ip2bus_data(31 downto 0),
      ip2bus_data_mac2(31 downto 0) => tsn_temac_1_ip2bus_data(31 downto 0),
      ip2bus_error_mac1 => tsn_temac_0_ip2bus_error,
      ip2bus_error_mac2 => tsn_temac_1_ip2bus_error,
      ip2bus_rdack_mac1 => tsn_temac_0_ip2bus_rdack,
      ip2bus_rdack_mac2 => tsn_temac_1_ip2bus_rdack,
      ip2bus_wrack_mac1 => tsn_temac_0_ip2bus_wrack,
      ip2bus_wrack_mac2 => tsn_temac_1_ip2bus_wrack,
      m_axis_rx_ctl(5 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_ctl(5 downto 0),
      m_axis_rx_tdata(23 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tdata(23 downto 0),
      m_axis_rx_tkeep(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tkeep(2 downto 0),
      m_axis_rx_tlast(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tlast(2 downto 0),
      m_axis_rx_tuser(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tuser(2 downto 0),
      m_axis_rx_tvalid(2 downto 0) => tsn_endpoint_ethernet_mac_0_m_axis_rx_tvalid(2 downto 0),
      mac_1_debug_out(31 downto 0) => xlslice_25_Dout(31 downto 0),
      mac_2_debug_out(31 downto 0) => xlslice_26_Dout(31 downto 0),
      mac_debug_in(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      mac_irq => '0',
      mac_irq_1 => NLW_tsn_endpoint_block_0_mac_irq_1_UNCONNECTED,
      mac_irq_2 => NLW_tsn_endpoint_block_0_mac_irq_2_UNCONNECTED,
      mac_rx_clk(2 downto 0) => tsn_endpoint_ethernet_mac_0_mac_rx_clk(2 downto 0),
      mac_tx_clk(2 downto 0) => tsn_endpoint_ethernet_mac_0_mac_tx_clk(2 downto 0),
      macrx_pfc(23 downto 0) => tsn_endpoint_ethernet_mac_0_macrx_pfc(23 downto 0),
      mactx_gate_qactive(23 downto 0) => switch_core_top_0_MACTX_GATE_QACTIVE(23 downto 0),
      mactx_pfc(23 downto 0) => switch_core_top_0_MACTX_PFC(23 downto 0),
      preemption_signal_vector(1023 downto 0) => xlconcat_20_dout(1023 downto 0),
      ptp_current_time_sw(79 downto 0) => tsn_endpoint_ethernet_mac_0_ptp_current_time_sw(79 downto 0),
      ptp_traffic_allowed_reg => NLW_tsn_endpoint_block_0_ptp_traffic_allowed_reg_UNCONNECTED,
      refclk => refclk,
      rtc_nanosec_field(31 downto 0) => ptp_timers_ns_field(31 downto 0),
      rtc_nanosec_field_1722(31 downto 0) => ptp_timers_ns_field_1722(31 downto 0),
      rtc_nanosec_field_1722_in(31 downto 0) => tsn_temac_0_rtc_nanosec_field_1722(31 downto 0),
      rtc_nanosec_field_in(31 downto 0) => tsn_temac_0_rtc_nanosec_field(31 downto 0),
      rtc_sec_field(47 downto 0) => ptp_timers_s_field(47 downto 0),
      rtc_sec_field_in(47 downto 0) => tsn_temac_0_rtc_sec_field(47 downto 0),
      rx_axis_av_filter_tuser => tsn_temac_0_rx_axis_av_filter_tuser,
      rx_axis_mac_tdata(15 downto 0) => xlconcat_6_dout(15 downto 0),
      rx_axis_mac_tlast(1 downto 0) => xlconcat_7_dout(1 downto 0),
      rx_axis_mac_tuser(1 downto 0) => xlconcat_8_dout(1 downto 0),
      rx_axis_mac_tvalid(1 downto 0) => xlconcat_9_dout(1 downto 0),
      rx_axis_pmac_av_filter_tuser => tsn_temac_0_rx_axis_pmac_av_filter_tuser,
      rx_axis_pmac_st_filter_tuser => tsn_temac_0_rx_axis_pmac_st_filter_tuser,
      rx_axis_pmac_tdata(15 downto 0) => xlconcat_1_dout(15 downto 0),
      rx_axis_pmac_tlast(1 downto 0) => xlconcat_2_dout(1 downto 0),
      rx_axis_pmac_tuser(1 downto 0) => xlconcat_3_dout(1 downto 0),
      rx_axis_pmac_tvalid(1 downto 0) => xlconcat_4_dout(1 downto 0),
      rx_axis_st_filter_tuser => tsn_temac_0_rx_axis_st_filter_tuser,
      rx_enable(2 downto 1) => misc_out_rx_enable(2 downto 1),
      rx_enable_in(1 downto 0) => xlconcat_12_dout(1 downto 0),
      rx_mac_aclk(2 downto 1) => misc_out_rx_mac_aclk(2 downto 1),
      rx_mac_aclk_in(1 downto 0) => xlconcat_10_dout(1 downto 0),
      rx_mac_reset(1 downto 0) => xlconcat_19_dout(1 downto 0),
      rx_reset(2 downto 1) => misc_out_rx_reset(2 downto 1),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(17 downto 0) => s_axi_araddr(17 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(17 downto 0) => s_axi_awaddr(17 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_switch_araddr_sw(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_araddr_sw(31 downto 0),
      s_axi_switch_arprot(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_arprot(2 downto 0),
      s_axi_switch_arready => switch_core_top_0_S_AXI_ARREADY,
      s_axi_switch_arvalid => tsn_endpoint_ethernet_mac_0_s_axi_switch_arvalid,
      s_axi_switch_awaddr_sw(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_awaddr_sw(31 downto 0),
      s_axi_switch_awprot(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_awprot(2 downto 0),
      s_axi_switch_awready => switch_core_top_0_S_AXI_AWREADY,
      s_axi_switch_awvalid => tsn_endpoint_ethernet_mac_0_s_axi_switch_awvalid,
      s_axi_switch_bready => tsn_endpoint_ethernet_mac_0_s_axi_switch_bready,
      s_axi_switch_bresp(1 downto 0) => switch_core_top_0_S_AXI_BRESP(1 downto 0),
      s_axi_switch_bvalid => switch_core_top_0_S_AXI_BVALID,
      s_axi_switch_rdata(31 downto 0) => switch_core_top_0_S_AXI_RDATA(31 downto 0),
      s_axi_switch_rready => tsn_endpoint_ethernet_mac_0_s_axi_switch_rready,
      s_axi_switch_rresp(1 downto 0) => switch_core_top_0_S_AXI_RRESP(1 downto 0),
      s_axi_switch_rvalid => switch_core_top_0_S_AXI_RVALID,
      s_axi_switch_wdata(31 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_wdata(31 downto 0),
      s_axi_switch_wready => switch_core_top_0_S_AXI_WREADY,
      s_axi_switch_wstrb(3 downto 0) => tsn_endpoint_ethernet_mac_0_s_axi_switch_wstrb(3 downto 0),
      s_axi_switch_wvalid => tsn_endpoint_ethernet_mac_0_s_axi_switch_wvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      s_axis_emac_tx_tdata(23 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TDATA(23 downto 0),
      s_axis_emac_tx_tlast(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TLAST(2 downto 0),
      s_axis_emac_tx_tready(2 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_emac_tx_tready(2 downto 0),
      s_axis_emac_tx_tuser(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TUSER(2 downto 0),
      s_axis_emac_tx_tvalid(2 downto 0) => switch_core_top_0_S_AXIS_EMAC_TX_TVALID(2 downto 0),
      s_axis_tx_tdata(63 downto 0) => switch_core_top_0_S_AXIS_TX_TDATA(63 downto 0),
      s_axis_tx_tdata_ep(63 downto 0) => switch_core_top_0_S_AXIS_TX_TDATA_EP(63 downto 0),
      s_axis_tx_tdest_ep(5 downto 0) => switch_core_top_0_S_AXIS_TX_TDEST_EP(5 downto 0),
      s_axis_tx_tkeep(7 downto 0) => switch_core_top_0_S_AXIS_TX_TKEEP(7 downto 0),
      s_axis_tx_tkeep_ep(7 downto 0) => switch_core_top_0_S_AXIS_TX_TKEEP_EP(7 downto 0),
      s_axis_tx_tlast(1 downto 0) => switch_core_top_0_S_AXIS_TX_TLAST(1 downto 0),
      s_axis_tx_tlast_ep(1 downto 0) => switch_core_top_0_S_AXIS_TX_TLAST_EP(1 downto 0),
      s_axis_tx_tready(1 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_tx_tready(1 downto 0),
      s_axis_tx_tready_ep(1 downto 0) => tsn_endpoint_ethernet_mac_0_s_axis_tx_tready_ep(1 downto 0),
      s_axis_tx_tuser(7 downto 0) => switch_core_top_0_S_AXIS_TX_TUSER(7 downto 0),
      s_axis_tx_tuser_ep(63 downto 0) => switch_core_top_0_S_AXIS_TX_TUSER_EP(63 downto 0),
      s_axis_tx_tvalid(1 downto 0) => switch_core_top_0_S_AXIS_TX_TVALID(1 downto 0),
      s_axis_tx_tvalid_ep(1 downto 0) => switch_core_top_0_S_AXIS_TX_TVALID_EP(1 downto 0),
      speedis100(2 downto 1) => misc_out_speedis100(2 downto 1),
      speedis100_in(1 downto 0) => xlconcat_14_dout(1 downto 0),
      st_rx_axis_host_tdata(31 downto 0) => rx_axis_st_tdata(31 downto 0),
      st_rx_axis_host_tdest(2 downto 0) => rx_axis_st_tdest(2 downto 0),
      st_rx_axis_host_tkeep(3 downto 0) => rx_axis_st_tkeep(3 downto 0),
      st_rx_axis_host_tlast => rx_axis_st_tlast,
      st_rx_axis_host_tready => rx_axis_st_tready,
      st_rx_axis_host_tuser(31 downto 0) => rx_axis_st_tuser(31 downto 0),
      st_rx_axis_host_tvalid => rx_axis_st_tvalid,
      st_tx_axis_host_tdata(31 downto 0) => tx_axis_st_tdata(31 downto 0),
      st_tx_axis_host_tkeep(3 downto 0) => tx_axis_st_tkeep(3 downto 0),
      st_tx_axis_host_tlast => tx_axis_st_tlast,
      st_tx_axis_host_tready => tx_axis_st_tready,
      st_tx_axis_host_tvalid => tx_axis_st_tvalid,
      switch_be_pkt_byte_count_sw(31 downto 0) => tsn_endpoint_ethernet_mac_0_switch_be_pkt_byte_count_sw(31 downto 0),
      switch_cam_init_done => misc_out_switch_cam_init_done,
      switch_current_gate_states_out_i2(23 downto 0) => tsn_endpoint_ethernet_mac_0_switch_current_gate_states_out_i2(23 downto 0),
      switch_gate_masks_out_i(23 downto 0) => tsn_endpoint_ethernet_mac_0_switch_gate_masks_out_i(23 downto 0),
      switch_gate_queue_status(23 downto 0) => switch_core_top_0_MACTX_GATE_QSTATUS(23 downto 0),
      switch_guard_band_ack(2 downto 0) => tsn_endpoint_ethernet_mac_0_switch_guard_band_ack(2 downto 0),
      switch_guard_band_nack(2 downto 0) => tsn_endpoint_ethernet_mac_0_switch_guard_band_nack(2 downto 0),
      switch_mactx_frame_len(47 downto 0) => switch_core_top_0_MACTX_FRAME_LEN(47 downto 0),
      switch_max_frame_size(31 downto 0) => switch_core_top_0_MAX_FRAME_SIZE(31 downto 0),
      switch_pfc_register_in(31 downto 0) => switch_core_top_0_PRIORITY_MAP(31 downto 0),
      switch_requesting_queue(23 downto 0) => switch_core_top_0_MACTX_GATE(23 downto 0),
      switch_requesting_queue_valid(2 downto 0) => switch_core_top_0_MACTX_GATE_REQ(2 downto 0),
      syntonised_nanosec_field(31 downto 0) => ptp_timers_syntonised_nanosec_field(31 downto 0),
      syntonised_nanosec_field_in(31 downto 0) => tsn_temac_0_syntonised_nanosec_field(31 downto 0),
      syntonised_sec_field(47 downto 0) => ptp_timers_syntonised_sec_field(47 downto 0),
      syntonised_sec_field_in(47 downto 0) => tsn_temac_0_syntonised_sec_field(47 downto 0),
      transmission_overrun_count_incr(23 downto 0) => switch_core_top_0_MACTX_GATE_OVERRUN(23 downto 0),
      tsn_debug_hooks(511 downto 0) => misc_out_tsn_debug_hooks(511 downto 0),
      tsn_ep_scheduler_irq => tsn_ep_scheduler_irq,
      tsn_switch_scheduler_irq_1 => tsn_switch_scheduler_irq_1,
      tsn_switch_scheduler_irq_2 => tsn_switch_scheduler_irq_2,
      tx_axis_mac_tdata(15 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tdata(15 downto 0),
      tx_axis_mac_tlast(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tlast(1 downto 0),
      tx_axis_mac_tready(1 downto 0) => xlconcat_5_dout(1 downto 0),
      tx_axis_mac_tuser(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tuser(1 downto 0),
      tx_axis_mac_tvalid(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tvalid(1 downto 0),
      tx_axis_pmac_tdata(15 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tdata(15 downto 0),
      tx_axis_pmac_tlast(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tlast(1 downto 0),
      tx_axis_pmac_tready(1 downto 0) => xlconcat_0_dout(1 downto 0),
      tx_axis_pmac_tuser(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tuser(1 downto 0),
      tx_axis_pmac_tvalid(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tvalid(1 downto 0),
      tx_enable(2 downto 1) => misc_out_tx_enable(2 downto 1),
      tx_enable_in(1 downto 0) => xlconcat_13_dout(1 downto 0),
      tx_mac_aclk(2 downto 1) => misc_out_tx_mac_aclk(2 downto 1),
      tx_mac_aclk_in(1 downto 0) => xlconcat_11_dout(1 downto 0),
      tx_mac_reset(1 downto 0) => xlconcat_18_dout(1 downto 0),
      tx_ptp_frame_allowed(1 downto 0) => tsn_endpoint_ethernet_mac_0_tx_ptp_frame_allowed(1 downto 0),
      tx_ptp_frame_available(1 downto 0) => xlconcat_15_dout(1 downto 0),
      tx_ptp_frame_granted_for_transmission(1 downto 0) => xlconcat_16_dout(1 downto 0),
      tx_reset(2 downto 1) => misc_out_tx_reset(2 downto 1),
      tx_scheduler_internal_overhead_tsn(63 downto 0) => xlconcat_17_dout(63 downto 0),
      txd_byte_count_pmac(10 downto 0) => NLW_tsn_endpoint_block_0_txd_byte_count_pmac_UNCONNECTED(10 downto 0)
    );
tsn_temac_1: component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_1_0
     port map (
      bus2ip_addr(16 downto 0) => xlslice_22_Dout(16 downto 0),
      bus2ip_clk => tsn_endpoint_ethernet_mac_0_bus2ip_clk,
      bus2ip_cs => tsn_endpoint_ethernet_mac_0_bus2ip_cs_mac1,
      bus2ip_data(31 downto 0) => tsn_endpoint_ethernet_mac_0_bus2ip_data(31 downto 0),
      bus2ip_rdce => tsn_endpoint_ethernet_mac_0_bus2ip_rdce,
      bus2ip_reset => tsn_endpoint_ethernet_mac_0_bus2ip_reset,
      bus2ip_wrce => tsn_endpoint_ethernet_mac_0_bus2ip_wrce,
      clk8k => tsn_temac_0_clk8k,
      core_hold_disabled_override_pmac => xlslice_16_Dout,
      glbl_rstn => glbl_rstn,
      gtx_clk => gtx_clk,
      hold_request_pmac => xlslice_18_Dout,
      inband_clock_speed(1 downto 0) => rgmii_status1_link_speed(1 downto 0),
      inband_duplex_status => rgmii_status1_duplex_status,
      inband_link_status => rgmii_status1_link_status,
      int_mgmt_host_reset_out => tsn_temac_0_int_mgmt_host_reset_out,
      interrupt_ptp_rx => tsn_temac_1_interrupt_ptp_rx,
      interrupt_ptp_timer => interrupt_ptp_timer,
      interrupt_ptp_tx => tsn_temac_1_interrupt_ptp_tx,
      ip2bus_data(31 downto 0) => tsn_temac_0_ip2bus_data(31 downto 0),
      ip2bus_error => tsn_temac_0_ip2bus_error,
      ip2bus_rdack => tsn_temac_0_ip2bus_rdack,
      ip2bus_wrack => tsn_temac_0_ip2bus_wrack,
      mac_debug_out(511 downto 0) => tsn_temac_1_mac_debug_out(511 downto 0),
      mac_irq => mac_irq_1,
      mdc => mdio_external1_mdc,
      mdio => mdio_external1_io,
      pause_req => '0',
      pause_val(15 downto 0) => B"0000000000000000",
      preemption_signal_vector(511 downto 0) => tsn_temac_0_preemption_signal_vector(511 downto 0),
      refclk => refclk,
      rgmii_rx_ctl => rgmii1_rx_ctl,
      rgmii_rxc => rgmii1_rxc,
      rgmii_rxd(3 downto 0) => rgmii1_rd(3 downto 0),
      rgmii_tx_ctl => rgmii1_tx_ctl,
      rgmii_txc => rgmii1_txc,
      rgmii_txd(3 downto 0) => rgmii1_td(3 downto 0),
      rtc_nanosec_field(31 downto 0) => tsn_temac_0_rtc_nanosec_field(31 downto 0),
      rtc_nanosec_field_1722(31 downto 0) => tsn_temac_0_rtc_nanosec_field_1722(31 downto 0),
      rtc_nanosec_field_in(31 downto 0) => B"00000000000000000000000000000000",
      rtc_sec_field(47 downto 0) => tsn_temac_0_rtc_sec_field(47 downto 0),
      rtc_sec_field_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      rx_axi_rstn => '1',
      rx_axis_av_filter_tuser => tsn_temac_0_rx_axis_av_filter_tuser,
      rx_axis_filter_tuser(0) => NLW_tsn_temac_1_rx_axis_filter_tuser_UNCONNECTED(0),
      rx_axis_mac_tdata(7 downto 0) => tsn_temac_0_rx_axis_mac_tdata(7 downto 0),
      rx_axis_mac_tlast => tsn_temac_0_rx_axis_mac_tlast,
      rx_axis_mac_tuser => tsn_temac_0_rx_axis_mac_tuser,
      rx_axis_mac_tvalid => tsn_temac_0_rx_axis_mac_tvalid,
      rx_axis_pmac_av_filter_tuser => tsn_temac_0_rx_axis_pmac_av_filter_tuser,
      rx_axis_pmac_st_filter_tuser => tsn_temac_0_rx_axis_pmac_st_filter_tuser,
      rx_axis_pmac_tdata(7 downto 0) => tsn_temac_0_rx_axis_pmac_tdata(7 downto 0),
      rx_axis_pmac_tlast => tsn_temac_0_rx_axis_pmac_tlast,
      rx_axis_pmac_tuser => tsn_temac_0_rx_axis_pmac_tuser,
      rx_axis_pmac_tvalid => tsn_temac_0_rx_axis_pmac_tvalid,
      rx_axis_st_filter_tuser => tsn_temac_0_rx_axis_st_filter_tuser,
      rx_enable => tsn_temac_0_rx_enable,
      rx_mac_aclk => tsn_temac_0_rx_mac_aclk,
      rx_reset => tsn_temac_0_rx_reset,
      rx_statistics_valid => temac_misc_out1_rx_statistics_valid,
      rx_statistics_valid_pmac => temac_misc_out1_rx_statistics_valid_pmac,
      rx_statistics_vector(27 downto 0) => temac_misc_out1_rx_statistics_vector(27 downto 0),
      rx_statistics_vector_pmac(27 downto 0) => temac_misc_out1_rx_statistics_vector_pmac(27 downto 0),
      rx_ts_axis_tdata(127 downto 0) => temac_misc_out1_rx_ts_axis_tdata(127 downto 0),
      rx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out1_rx_ts_axis_tdata_pmac(127 downto 0),
      rx_ts_axis_tvalid => temac_misc_out1_rx_ts_axis_tvalid,
      rx_ts_axis_tvalid_pmac => temac_misc_out1_rx_ts_axis_tvalid_pmac,
      rxphy_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      rxphy_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      speedis100 => tsn_temac_0_speedis100,
      speedis10100 => NLW_tsn_temac_1_speedis10100_UNCONNECTED,
      syntonised_nanosec_field(31 downto 0) => tsn_temac_0_syntonised_nanosec_field(31 downto 0),
      syntonised_nanosec_field_in(31 downto 0) => B"00000000000000000000000000000000",
      syntonised_sec_field(47 downto 0) => tsn_temac_0_syntonised_sec_field(47 downto 0),
      syntonised_sec_field_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_axi_rstn => '1',
      tx_axis_mac_tdata(7 downto 0) => xlslice_8_Dout(7 downto 0),
      tx_axis_mac_tlast => xlslice_10_Dout,
      tx_axis_mac_tready => tsn_temac_0_tx_axis_mac_tready,
      tx_axis_mac_tuser => xlslice_12_Dout(0),
      tx_axis_mac_tvalid => xlslice_14_Dout,
      tx_axis_pmac_tdata(7 downto 0) => xlslice_0_Dout(7 downto 0),
      tx_axis_pmac_tlast => xlslice_2_Dout,
      tx_axis_pmac_tready => tsn_temac_0_tx_axis_pmac_tready,
      tx_axis_pmac_tuser => xlslice_4_Dout,
      tx_axis_pmac_tvalid => xlslice_6_Dout,
      tx_enable => tsn_temac_0_tx_enable,
      tx_ifg_delay(7 downto 0) => B"00001100",
      tx_mac_aclk => tsn_temac_0_tx_mac_aclk,
      tx_ptp_frame_available => tsn_temac_0_tx_ptp_frame_available,
      tx_ptp_frame_granted_for_transmission => tsn_temac_0_tx_ptp_frame_granted_for_transmission,
      tx_ptp_traffic_allowed => xlslice_20_Dout,
      tx_reset => tsn_temac_0_tx_reset,
      tx_scheduler_internal_overhead_tsn(31 downto 0) => tsn_temac_0_tx_scheduler_internal_overhead_tsn(31 downto 0),
      tx_statistics_valid => temac_misc_out1_tx_statistics_valid,
      tx_statistics_valid_pmac => temac_misc_out1_tx_statistics_valid_pmac,
      tx_statistics_vector(31 downto 0) => temac_misc_out1_tx_statistics_vector(31 downto 0),
      tx_statistics_vector_pmac(31 downto 0) => temac_misc_out1_tx_statistics_vector_pmac(31 downto 0),
      tx_ts_axis_tdata(127 downto 0) => temac_misc_out1_tx_ts_axis_tdata(127 downto 0),
      tx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out1_tx_ts_axis_tdata_pmac(127 downto 0),
      tx_ts_axis_tvalid => temac_misc_out1_tx_ts_axis_tvalid,
      tx_ts_axis_tvalid_pmac => temac_misc_out1_tx_ts_axis_tvalid_pmac,
      txd_byte_count_pmac(15 downto 0) => xlslice_23_Dout(15 downto 0)
    );
tsn_temac_2: component kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_tsn_temac_2_0
     port map (
      bus2ip_addr(16 downto 0) => xlslice_22_Dout(16 downto 0),
      bus2ip_clk => tsn_endpoint_ethernet_mac_0_bus2ip_clk,
      bus2ip_cs => Net,
      bus2ip_data(31 downto 0) => tsn_endpoint_ethernet_mac_0_bus2ip_data(31 downto 0),
      bus2ip_rdce => tsn_endpoint_ethernet_mac_0_bus2ip_rdce,
      bus2ip_reset => tsn_endpoint_ethernet_mac_0_bus2ip_reset,
      bus2ip_wrce => tsn_endpoint_ethernet_mac_0_bus2ip_wrce,
      core_hold_disabled_override_pmac => xlslice_17_Dout,
      glbl_rstn => glbl_rstn,
      gtx_clk => gtx_clk,
      hold_request_pmac => xlslice_19_Dout,
      inband_clock_speed(1 downto 0) => rgmii_status2_link_speed(1 downto 0),
      inband_duplex_status => rgmii_status2_duplex_status,
      inband_link_status => rgmii_status2_link_status,
      int_mgmt_host_reset_out => NLW_tsn_temac_2_int_mgmt_host_reset_out_UNCONNECTED,
      interrupt_ptp_rx => tsn_temac_2_interrupt_ptp_rx,
      interrupt_ptp_tx => tsn_temac_2_interrupt_ptp_tx,
      ip2bus_data(31 downto 0) => tsn_temac_1_ip2bus_data(31 downto 0),
      ip2bus_error => tsn_temac_1_ip2bus_error,
      ip2bus_rdack => tsn_temac_1_ip2bus_rdack,
      ip2bus_wrack => tsn_temac_1_ip2bus_wrack,
      mac_debug_out(511 downto 0) => tsn_temac_2_mac_debug_out(511 downto 0),
      mac_irq => mac_irq_2,
      mdc => mdio_external2_mdc,
      mdio => mdio_external2_io,
      pause_req => '0',
      pause_val(15 downto 0) => B"0000000000000000",
      preemption_signal_vector(511 downto 0) => tsn_temac_1_preemption_signal_vector(511 downto 0),
      rgmii_rx_ctl => rgmii2_rx_ctl,
      rgmii_rxc => rgmii2_rxc,
      rgmii_rxd(3 downto 0) => rgmii2_rd(3 downto 0),
      rgmii_tx_ctl => rgmii2_tx_ctl,
      rgmii_txc => rgmii2_txc,
      rgmii_txd(3 downto 0) => rgmii2_td(3 downto 0),
      rtc_nanosec_field_in(31 downto 0) => tsn_temac_0_rtc_nanosec_field(31 downto 0),
      rtc_sec_field_in(47 downto 0) => tsn_temac_0_rtc_sec_field(47 downto 0),
      rx_axi_rstn => '1',
      rx_axis_av_filter_tuser => NLW_tsn_temac_2_rx_axis_av_filter_tuser_UNCONNECTED,
      rx_axis_filter_tuser(0) => NLW_tsn_temac_2_rx_axis_filter_tuser_UNCONNECTED(0),
      rx_axis_mac_tdata(7 downto 0) => tsn_temac_1_rx_axis_mac_tdata(7 downto 0),
      rx_axis_mac_tlast => tsn_temac_1_rx_axis_mac_tlast,
      rx_axis_mac_tuser => tsn_temac_1_rx_axis_mac_tuser,
      rx_axis_mac_tvalid => tsn_temac_1_rx_axis_mac_tvalid,
      rx_axis_pmac_av_filter_tuser => NLW_tsn_temac_2_rx_axis_pmac_av_filter_tuser_UNCONNECTED,
      rx_axis_pmac_st_filter_tuser => NLW_tsn_temac_2_rx_axis_pmac_st_filter_tuser_UNCONNECTED,
      rx_axis_pmac_tdata(7 downto 0) => tsn_temac_1_rx_axis_pmac_tdata(7 downto 0),
      rx_axis_pmac_tlast => tsn_temac_1_rx_axis_pmac_tlast,
      rx_axis_pmac_tuser => tsn_temac_1_rx_axis_pmac_tuser,
      rx_axis_pmac_tvalid => tsn_temac_1_rx_axis_pmac_tvalid,
      rx_axis_st_filter_tuser => NLW_tsn_temac_2_rx_axis_st_filter_tuser_UNCONNECTED,
      rx_enable => tsn_temac_1_rx_enable,
      rx_mac_aclk => tsn_temac_1_rx_mac_aclk,
      rx_reset => tsn_temac_1_rx_reset,
      rx_statistics_valid => temac_misc_out2_rx_statistics_valid,
      rx_statistics_valid_pmac => temac_misc_out2_rx_statistics_valid_pmac,
      rx_statistics_vector(27 downto 0) => temac_misc_out2_rx_statistics_vector(27 downto 0),
      rx_statistics_vector_pmac(27 downto 0) => temac_misc_out2_rx_statistics_vector_pmac(27 downto 0),
      rx_ts_axis_tdata(127 downto 0) => temac_misc_out2_rx_ts_axis_tdata(127 downto 0),
      rx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out2_rx_ts_axis_tdata_pmac(127 downto 0),
      rx_ts_axis_tvalid => temac_misc_out2_rx_ts_axis_tvalid,
      rx_ts_axis_tvalid_pmac => temac_misc_out2_rx_ts_axis_tvalid_pmac,
      rxphy_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      rxphy_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      speedis100 => tsn_temac_1_speedis100,
      speedis10100 => NLW_tsn_temac_2_speedis10100_UNCONNECTED,
      syntonised_nanosec_field(31 downto 0) => NLW_tsn_temac_2_syntonised_nanosec_field_UNCONNECTED(31 downto 0),
      syntonised_nanosec_field_in(31 downto 0) => tsn_temac_0_syntonised_nanosec_field(31 downto 0),
      syntonised_sec_field(47 downto 0) => NLW_tsn_temac_2_syntonised_sec_field_UNCONNECTED(47 downto 0),
      syntonised_sec_field_in(47 downto 0) => tsn_temac_0_syntonised_sec_field(47 downto 0),
      tx_axi_rstn => '1',
      tx_axis_mac_tdata(7 downto 0) => xlslice_9_Dout(7 downto 0),
      tx_axis_mac_tlast => xlslice_11_Dout,
      tx_axis_mac_tready => tsn_temac_1_tx_axis_mac_tready,
      tx_axis_mac_tuser => xlslice_13_Dout(0),
      tx_axis_mac_tvalid => xlslice_15_Dout,
      tx_axis_pmac_tdata(7 downto 0) => xlslice_1_Dout(7 downto 0),
      tx_axis_pmac_tlast => xlslice_3_Dout,
      tx_axis_pmac_tready => tsn_temac_1_tx_axis_pmac_tready,
      tx_axis_pmac_tuser => xlslice_5_Dout,
      tx_axis_pmac_tvalid => xlslice_7_Dout,
      tx_enable => tsn_temac_1_tx_enable,
      tx_ifg_delay(7 downto 0) => B"00001100",
      tx_mac_aclk => tsn_temac_1_tx_mac_aclk,
      tx_ptp_frame_available => tsn_temac_1_tx_ptp_frame_available,
      tx_ptp_frame_granted_for_transmission => tsn_temac_1_tx_ptp_frame_granted_for_transmission,
      tx_ptp_traffic_allowed => xlslice_21_Dout,
      tx_reset => tsn_temac_1_tx_reset,
      tx_scheduler_internal_overhead_tsn(31 downto 0) => tsn_temac_1_tx_scheduler_internal_overhead_tsn(31 downto 0),
      tx_statistics_valid => temac_misc_out2_tx_statistics_valid,
      tx_statistics_valid_pmac => temac_misc_out2_tx_statistics_valid_pmac,
      tx_statistics_vector(31 downto 0) => temac_misc_out2_tx_statistics_vector(31 downto 0),
      tx_statistics_vector_pmac(31 downto 0) => temac_misc_out2_tx_statistics_vector_pmac(31 downto 0),
      tx_ts_axis_tdata(127 downto 0) => temac_misc_out2_tx_ts_axis_tdata(127 downto 0),
      tx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out2_tx_ts_axis_tdata_pmac(127 downto 0),
      tx_ts_axis_tvalid => temac_misc_out2_tx_ts_axis_tvalid,
      tx_ts_axis_tvalid_pmac => temac_misc_out2_tx_ts_axis_tvalid_pmac,
      txd_byte_count_pmac(15 downto 0) => xlslice_24_Dout(15 downto 0)
    );
xlconcat_0: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_0_0
     port map (
      In0(0) => tsn_temac_0_tx_axis_pmac_tready,
      In1(0) => tsn_temac_1_tx_axis_pmac_tready,
      dout(1 downto 0) => xlconcat_0_dout(1 downto 0)
    );
xlconcat_1: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_1_0
     port map (
      In0(7 downto 0) => tsn_temac_0_rx_axis_pmac_tdata(7 downto 0),
      In1(7 downto 0) => tsn_temac_1_rx_axis_pmac_tdata(7 downto 0),
      dout(15 downto 0) => xlconcat_1_dout(15 downto 0)
    );
xlconcat_10: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_10_0
     port map (
      In0(0) => tsn_temac_0_rx_mac_aclk,
      In1(0) => tsn_temac_1_rx_mac_aclk,
      dout(1 downto 0) => xlconcat_10_dout(1 downto 0)
    );
xlconcat_11: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_11_0
     port map (
      In0(0) => tsn_temac_0_tx_mac_aclk,
      In1(0) => tsn_temac_1_tx_mac_aclk,
      dout(1 downto 0) => xlconcat_11_dout(1 downto 0)
    );
xlconcat_12: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_12_0
     port map (
      In0(0) => tsn_temac_0_rx_enable,
      In1(0) => tsn_temac_1_rx_enable,
      dout(1 downto 0) => xlconcat_12_dout(1 downto 0)
    );
xlconcat_13: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_13_0
     port map (
      In0(0) => tsn_temac_0_tx_enable,
      In1(0) => tsn_temac_1_tx_enable,
      dout(1 downto 0) => xlconcat_13_dout(1 downto 0)
    );
xlconcat_14: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_14_0
     port map (
      In0(0) => tsn_temac_0_speedis100,
      In1(0) => tsn_temac_1_speedis100,
      dout(1 downto 0) => xlconcat_14_dout(1 downto 0)
    );
xlconcat_15: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_15_0
     port map (
      In0(0) => tsn_temac_0_tx_ptp_frame_available,
      In1(0) => tsn_temac_1_tx_ptp_frame_available,
      dout(1 downto 0) => xlconcat_15_dout(1 downto 0)
    );
xlconcat_16: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_16_0
     port map (
      In0(0) => tsn_temac_0_tx_ptp_frame_granted_for_transmission,
      In1(0) => tsn_temac_1_tx_ptp_frame_granted_for_transmission,
      dout(1 downto 0) => xlconcat_16_dout(1 downto 0)
    );
xlconcat_17: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_17_0
     port map (
      In0(31 downto 0) => tsn_temac_0_tx_scheduler_internal_overhead_tsn(31 downto 0),
      In1(31 downto 0) => tsn_temac_1_tx_scheduler_internal_overhead_tsn(31 downto 0),
      dout(63 downto 0) => xlconcat_17_dout(63 downto 0)
    );
xlconcat_18: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_18_0
     port map (
      In0(0) => tsn_temac_0_tx_reset,
      In1(0) => tsn_temac_1_tx_reset,
      dout(1 downto 0) => xlconcat_18_dout(1 downto 0)
    );
xlconcat_19: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_19_0
     port map (
      In0(0) => tsn_temac_0_rx_reset,
      In1(0) => tsn_temac_1_rx_reset,
      dout(1 downto 0) => xlconcat_19_dout(1 downto 0)
    );
xlconcat_2: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_2_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_pmac_tlast,
      In1(0) => tsn_temac_1_rx_axis_pmac_tlast,
      dout(1 downto 0) => xlconcat_2_dout(1 downto 0)
    );
xlconcat_20: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_20_0
     port map (
      In0(511 downto 0) => tsn_temac_0_preemption_signal_vector(511 downto 0),
      In1(511 downto 0) => tsn_temac_1_preemption_signal_vector(511 downto 0),
      dout(1023 downto 0) => xlconcat_20_dout(1023 downto 0)
    );
xlconcat_22: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_22_0
     port map (
      In0(0) => xlslice_12_Dout1,
      In1(126 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dout(127 downto 1) => NLW_xlconcat_22_dout_UNCONNECTED(127 downto 1),
      dout(0) => xlslice_12_Dout(0)
    );
xlconcat_23: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_23_0
     port map (
      In0(0) => xlslice_13_Dout1,
      In1(126 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dout(127 downto 1) => NLW_xlconcat_23_dout_UNCONNECTED(127 downto 1),
      dout(0) => xlslice_13_Dout(0)
    );
xlconcat_24: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_24_0
     port map (
      In0(0) => tsn_temac_1_interrupt_ptp_rx,
      In1(0) => tsn_temac_2_interrupt_ptp_rx,
      dout(1 downto 0) => xlconcat_24_dout(1 downto 0)
    );
xlconcat_25: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_25_0
     port map (
      In0(0) => tsn_temac_1_interrupt_ptp_tx,
      In1(0) => tsn_temac_2_interrupt_ptp_tx,
      dout(1 downto 0) => xlconcat_25_dout(1 downto 0)
    );
xlconcat_3: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_3_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_pmac_tuser,
      In1(0) => tsn_temac_1_rx_axis_pmac_tuser,
      dout(1 downto 0) => xlconcat_3_dout(1 downto 0)
    );
xlconcat_4: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_4_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_pmac_tvalid,
      In1(0) => tsn_temac_1_rx_axis_pmac_tvalid,
      dout(1 downto 0) => xlconcat_4_dout(1 downto 0)
    );
xlconcat_5: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_5_0
     port map (
      In0(0) => tsn_temac_0_tx_axis_mac_tready,
      In1(0) => tsn_temac_1_tx_axis_mac_tready,
      dout(1 downto 0) => xlconcat_5_dout(1 downto 0)
    );
xlconcat_6: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_6_0
     port map (
      In0(7 downto 0) => tsn_temac_0_rx_axis_mac_tdata(7 downto 0),
      In1(7 downto 0) => tsn_temac_1_rx_axis_mac_tdata(7 downto 0),
      dout(15 downto 0) => xlconcat_6_dout(15 downto 0)
    );
xlconcat_7: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_7_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_mac_tlast,
      In1(0) => tsn_temac_1_rx_axis_mac_tlast,
      dout(1 downto 0) => xlconcat_7_dout(1 downto 0)
    );
xlconcat_8: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_8_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_mac_tuser,
      In1(0) => tsn_temac_1_rx_axis_mac_tuser,
      dout(1 downto 0) => xlconcat_8_dout(1 downto 0)
    );
xlconcat_9: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlconcat_9_0
     port map (
      In0(0) => tsn_temac_0_rx_axis_mac_tvalid,
      In1(0) => tsn_temac_1_rx_axis_mac_tvalid,
      dout(1 downto 0) => xlconcat_9_dout(1 downto 0)
    );
xlslice_0: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_0_0
     port map (
      Din(15 downto 8) => B"00000000",
      Din(7 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tdata(7 downto 0),
      Dout(7 downto 0) => xlslice_0_Dout(7 downto 0)
    );
xlslice_1: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_1_0
     port map (
      Din(15 downto 8) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tdata(15 downto 8),
      Din(7 downto 0) => B"00000000",
      Dout(7 downto 0) => xlslice_1_Dout(7 downto 0)
    );
xlslice_10: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_10_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tlast(0),
      Dout(0) => xlslice_10_Dout
    );
xlslice_11: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_11_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tlast(1),
      Din(0) => '0',
      Dout(0) => xlslice_11_Dout
    );
xlslice_12: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_12_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tuser(0),
      Dout(0) => xlslice_12_Dout1
    );
xlslice_13: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_13_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tuser(1),
      Din(0) => '0',
      Dout(0) => xlslice_13_Dout1
    );
xlslice_14: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_14_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tvalid(0),
      Dout(0) => xlslice_14_Dout
    );
xlslice_15: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_15_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tvalid(1),
      Din(0) => '0',
      Dout(0) => xlslice_15_Dout
    );
xlslice_16: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_16_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_core_hold_disabled_override_pmac(0),
      Dout(0) => xlslice_16_Dout
    );
xlslice_17: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_17_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_core_hold_disabled_override_pmac(1),
      Din(0) => '0',
      Dout(0) => xlslice_17_Dout
    );
xlslice_18: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_18_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_hold_request_pmac(0),
      Dout(0) => xlslice_18_Dout
    );
xlslice_19: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_19_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_hold_request_pmac(1),
      Din(0) => '0',
      Dout(0) => xlslice_19_Dout
    );
xlslice_2: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_2_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tlast(0),
      Dout(0) => xlslice_2_Dout
    );
xlslice_20: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_20_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_ptp_frame_allowed(0),
      Dout(0) => xlslice_20_Dout
    );
xlslice_21: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_21_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_ptp_frame_allowed(1),
      Din(0) => '0',
      Dout(0) => xlslice_21_Dout
    );
xlslice_22: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_22_0
     port map (
      Din(17) => '0',
      Din(16 downto 0) => tsn_endpoint_ethernet_mac_0_bus2ip_addr(16 downto 0),
      Dout(16 downto 0) => xlslice_22_Dout(16 downto 0)
    );
xlslice_23: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_23_0
     port map (
      Din(31 downto 16) => B"0000000000000000",
      Din(15 downto 0) => tsn_endpoint_ethernet_mac_0_switch_be_pkt_byte_count_sw(15 downto 0),
      Dout(15 downto 0) => xlslice_23_Dout(15 downto 0)
    );
xlslice_24: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_24_0
     port map (
      Din(31 downto 16) => tsn_endpoint_ethernet_mac_0_switch_be_pkt_byte_count_sw(31 downto 16),
      Din(15 downto 0) => B"0000000000000000",
      Dout(15 downto 0) => xlslice_24_Dout(15 downto 0)
    );
xlslice_25: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_25_0
     port map (
      Din(511 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Din(31 downto 0) => tsn_temac_1_mac_debug_out(31 downto 0),
      Dout(31 downto 0) => xlslice_25_Dout(31 downto 0)
    );
xlslice_26: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_26_0
     port map (
      Din(511 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Din(31 downto 0) => tsn_temac_2_mac_debug_out(31 downto 0),
      Dout(31 downto 0) => xlslice_26_Dout(31 downto 0)
    );
xlslice_3: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_3_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tlast(1),
      Din(0) => '0',
      Dout(0) => xlslice_3_Dout
    );
xlslice_4: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_4_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tuser(0),
      Dout(0) => xlslice_4_Dout
    );
xlslice_5: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_5_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tuser(1),
      Din(0) => '0',
      Dout(0) => xlslice_5_Dout
    );
xlslice_6: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_6_0
     port map (
      Din(1) => '0',
      Din(0) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tvalid(0),
      Dout(0) => xlslice_6_Dout
    );
xlslice_7: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_7_0
     port map (
      Din(1) => tsn_endpoint_ethernet_mac_0_tx_axis_pmac_tvalid(1),
      Din(0) => '0',
      Dout(0) => xlslice_7_Dout
    );
xlslice_8: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_8_0
     port map (
      Din(15 downto 8) => B"00000000",
      Din(7 downto 0) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tdata(7 downto 0),
      Dout(7 downto 0) => xlslice_8_Dout(7 downto 0)
    );
xlslice_9: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503_xlslice_9_0
     port map (
      Din(15 downto 8) => tsn_endpoint_ethernet_mac_0_tx_axis_mac_tdata(15 downto 8),
      Din(7 downto 0) => B"00000000",
      Dout(7 downto 0) => xlslice_9_Dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kr260_tsn_rs485pmod_my_tsn_ip_0 is
  port (
    host_txfifo_aclk : in STD_LOGIC;
    host_rxfifo_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    gtx_clk : in STD_LOGIC;
    gtx_clk90 : in STD_LOGIC;
    refclk : in STD_LOGIC;
    glbl_rstn : in STD_LOGIC;
    gtx_dcm_locked : in STD_LOGIC;
    interrupt_ptp_rx_1 : out STD_LOGIC;
    interrupt_ptp_tx_1 : out STD_LOGIC;
    mac_irq_1 : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    tsn_ep_scheduler_irq : out STD_LOGIC;
    interrupt_ptp_timer : out STD_LOGIC;
    interrupt_ptp_rx_2 : out STD_LOGIC;
    interrupt_ptp_tx_2 : out STD_LOGIC;
    mac_irq_2 : out STD_LOGIC;
    tsn_switch_scheduler_irq_1 : out STD_LOGIC;
    tsn_switch_scheduler_irq_2 : out STD_LOGIC;
    INIT_DONE : out STD_LOGIC;
    ep_tadma_if_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    misc_out_rx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tx_enable : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_rx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_rx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tx_mac_aclk : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tx_reset : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_tsn_debug_hooks : out STD_LOGIC_VECTOR ( 511 downto 0 );
    misc_out_speedis100 : out STD_LOGIC_VECTOR ( 2 downto 1 );
    misc_out_switch_cam_init_done : out STD_LOGIC;
    temac_misc_out1_tx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out1_tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_rx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out1_rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out1_rx_statistics_valid : out STD_LOGIC;
    temac_misc_out1_tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out1_tx_statistics_valid : out STD_LOGIC;
    temac_misc_out1_rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out1_rx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out1_tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out1_tx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out1_rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out1_tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out1_rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out1_tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_tx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out2_tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_rx_ts_axis_tvalid : out STD_LOGIC;
    temac_misc_out2_rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out2_rx_statistics_valid : out STD_LOGIC;
    temac_misc_out2_tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out2_tx_statistics_valid : out STD_LOGIC;
    temac_misc_out2_rx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 27 downto 0 );
    temac_misc_out2_rx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out2_tx_statistics_vector_pmac : out STD_LOGIC_VECTOR ( 31 downto 0 );
    temac_misc_out2_tx_statistics_valid_pmac : out STD_LOGIC;
    temac_misc_out2_rx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out2_tx_ts_axis_tvalid_pmac : out STD_LOGIC;
    temac_misc_out2_rx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    temac_misc_out2_tx_ts_axis_tdata_pmac : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    ptp_timers_clk8k : out STD_LOGIC;
    ptp_timers_ns_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_ns_field_1722 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_s_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ptp_timers_syntonised_nanosec_field : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ptp_timers_syntonised_sec_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rx_axis_be_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_be_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_be_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_axis_be_tlast : out STD_LOGIC;
    rx_axis_be_tready : in STD_LOGIC;
    rx_axis_be_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_be_tvalid : out STD_LOGIC;
    rx_axis_st_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_st_tdest : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_axis_st_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_axis_st_tlast : out STD_LOGIC;
    rx_axis_st_tready : in STD_LOGIC;
    rx_axis_st_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_axis_st_tvalid : out STD_LOGIC;
    mdio_external1_io : inout STD_LOGIC;
    mdio_external1_mdc : out STD_LOGIC;
    mdio_external2_io : inout STD_LOGIC;
    mdio_external2_mdc : out STD_LOGIC;
    tx_axis_be_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_axis_be_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_axis_be_tlast : in STD_LOGIC;
    tx_axis_be_tready : out STD_LOGIC;
    tx_axis_be_tvalid : in STD_LOGIC;
    tx_axis_st_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_axis_st_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_axis_st_tlast : in STD_LOGIC;
    tx_axis_st_tready : out STD_LOGIC;
    tx_axis_st_tvalid : in STD_LOGIC;
    rgmii1_rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii1_rx_ctl : in STD_LOGIC;
    rgmii1_rxc : in STD_LOGIC;
    rgmii1_td : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii1_tx_ctl : out STD_LOGIC;
    rgmii1_txc : out STD_LOGIC;
    rgmii2_rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii2_rx_ctl : in STD_LOGIC;
    rgmii2_rxc : in STD_LOGIC;
    rgmii2_td : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgmii2_tx_ctl : out STD_LOGIC;
    rgmii2_txc : out STD_LOGIC;
    rgmii_status1_duplex_status : out STD_LOGIC;
    rgmii_status1_link_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rgmii_status1_link_status : out STD_LOGIC;
    rgmii_status2_duplex_status : out STD_LOGIC;
    rgmii_status2_link_speed : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rgmii_status2_link_status : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of kr260_tsn_rs485pmod_my_tsn_ip_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kr260_tsn_rs485pmod_my_tsn_ip_0 : entity is "kr260_tsn_rs485pmod_my_tsn_ip_0,bd_4503,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kr260_tsn_rs485pmod_my_tsn_ip_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kr260_tsn_rs485pmod_my_tsn_ip_0 : entity is "bd_4503,Vivado 2023.2";
end kr260_tsn_rs485pmod_my_tsn_ip_0;

architecture STRUCTURE of kr260_tsn_rs485pmod_my_tsn_ip_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "kr260_tsn_rs485pmod_my_tsn_ip_0.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of glbl_rstn : signal is "xilinx.com:signal:reset:1.0 RST.glbl_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of glbl_rstn : signal is "XIL_INTERFACENAME RST.glbl_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of gtx_clk : signal is "xilinx.com:signal:clock:1.0 gtx_clk CLK";
  attribute X_INTERFACE_PARAMETER of gtx_clk : signal is "XIL_INTERFACENAME gtx_clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of gtx_clk90 : signal is "xilinx.com:signal:clock:1.0 gtx_clk90 CLK";
  attribute X_INTERFACE_PARAMETER of gtx_clk90 : signal is "XIL_INTERFACENAME gtx_clk90, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of host_rxfifo_aclk : signal is "xilinx.com:signal:clock:1.0 host_rxfifo_aclk CLK";
  attribute X_INTERFACE_PARAMETER of host_rxfifo_aclk : signal is "XIL_INTERFACENAME host_rxfifo_aclk, FREQ_HZ 200000000, PHASE 0, FREQ_TOLERANCE_HZ 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, ASSOCIATED_BUSIF rx_axis_be:rx_axis_st, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of host_txfifo_aclk : signal is "xilinx.com:signal:clock:1.0 host_txfifo_aclk CLK";
  attribute X_INTERFACE_PARAMETER of host_txfifo_aclk : signal is "XIL_INTERFACENAME host_txfifo_aclk, FREQ_HZ 200000000, PHASE 0, FREQ_TOLERANCE_HZ 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, ASSOCIATED_BUSIF tx_axis_be:tx_axis_st, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt_ptp_rx_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.interrupt_ptp_rx_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_rx_1 : signal is "XIL_INTERFACENAME INTR.interrupt_ptp_rx_1, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of interrupt_ptp_rx_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.interrupt_ptp_rx_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_rx_2 : signal is "XIL_INTERFACENAME INTR.interrupt_ptp_rx_2, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of interrupt_ptp_timer : signal is "xilinx.com:signal:interrupt:1.0 INTR.interrupt_ptp_timer INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_timer : signal is "XIL_INTERFACENAME INTR.interrupt_ptp_timer, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of interrupt_ptp_tx_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.interrupt_ptp_tx_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_tx_1 : signal is "XIL_INTERFACENAME INTR.interrupt_ptp_tx_1, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of interrupt_ptp_tx_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.interrupt_ptp_tx_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt_ptp_tx_2 : signal is "XIL_INTERFACENAME INTR.interrupt_ptp_tx_2, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of mac_irq_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.mac_irq_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq_1 : signal is "XIL_INTERFACENAME INTR.mac_irq_1, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of mac_irq_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.mac_irq_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq_2 : signal is "XIL_INTERFACENAME INTR.mac_irq_2, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of mdio_external1_io : signal is "xilinx.com:interface:mdio:1.0 mdio_external1 IO";
  attribute X_INTERFACE_INFO of mdio_external1_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio_external1 MDC";
  attribute X_INTERFACE_PARAMETER of mdio_external1_mdc : signal is "XIL_INTERFACENAME mdio_external1, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of mdio_external2_io : signal is "xilinx.com:interface:mdio:1.0 mdio_external2 IO";
  attribute X_INTERFACE_INFO of mdio_external2_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio_external2 MDC";
  attribute X_INTERFACE_PARAMETER of mdio_external2_mdc : signal is "XIL_INTERFACENAME mdio_external2, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of ptp_timers_clk8k : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers clk8k";
  attribute X_INTERFACE_INFO of refclk : signal is "xilinx.com:signal:clock:1.0 ref_clk CLK";
  attribute X_INTERFACE_PARAMETER of refclk : signal is "XIL_INTERFACENAME ref_clk, FREQ_HZ 300000000, PHASE 0, FREQ_TOLERANCE_HZ 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rgmii1_rx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RX_CTL";
  attribute X_INTERFACE_INFO of rgmii1_rxc : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RXC";
  attribute X_INTERFACE_INFO of rgmii1_tx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TX_CTL";
  attribute X_INTERFACE_INFO of rgmii1_txc : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TXC";
  attribute X_INTERFACE_INFO of rgmii2_rx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RX_CTL";
  attribute X_INTERFACE_INFO of rgmii2_rxc : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RXC";
  attribute X_INTERFACE_INFO of rgmii2_tx_ctl : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TX_CTL";
  attribute X_INTERFACE_INFO of rgmii2_txc : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TXC";
  attribute X_INTERFACE_INFO of rgmii_status1_duplex_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 duplex_status";
  attribute X_INTERFACE_INFO of rgmii_status1_link_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 link_status";
  attribute X_INTERFACE_INFO of rgmii_status2_duplex_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 duplex_status";
  attribute X_INTERFACE_INFO of rgmii_status2_link_status : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 link_status";
  attribute X_INTERFACE_INFO of rx_axis_be_tlast : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TLAST";
  attribute X_INTERFACE_INFO of rx_axis_be_tready : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TREADY";
  attribute X_INTERFACE_INFO of rx_axis_be_tvalid : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TVALID";
  attribute X_INTERFACE_PARAMETER of rx_axis_be_tvalid : signal is "XIL_INTERFACENAME rx_axis_be, TDATA_NUM_BYTES 4, TDEST_WIDTH 3, TID_WIDTH 0, TUSER_WIDTH 32, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rx_axis_st_tlast : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TLAST";
  attribute X_INTERFACE_INFO of rx_axis_st_tready : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TREADY";
  attribute X_INTERFACE_INFO of rx_axis_st_tvalid : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TVALID";
  attribute X_INTERFACE_PARAMETER of rx_axis_st_tvalid : signal is "XIL_INTERFACENAME rx_axis_st, TDATA_NUM_BYTES 4, TDEST_WIDTH 3, TID_WIDTH 0, TUSER_WIDTH 32, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RST.s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME RST.s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_PARAMETER of s_axi_wvalid : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 18, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tsn_ep_scheduler_irq : signal is "xilinx.com:signal:interrupt:1.0 INTR.tsn_ep_scheduler_irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_ep_scheduler_irq : signal is "XIL_INTERFACENAME INTR.tsn_ep_scheduler_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of tsn_switch_scheduler_irq_1 : signal is "xilinx.com:signal:interrupt:1.0 INTR.tsn_switch_scheduler_irq_1 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_switch_scheduler_irq_1 : signal is "XIL_INTERFACENAME INTR.tsn_switch_scheduler_irq_1, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of tsn_switch_scheduler_irq_2 : signal is "xilinx.com:signal:interrupt:1.0 INTR.tsn_switch_scheduler_irq_2 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of tsn_switch_scheduler_irq_2 : signal is "XIL_INTERFACENAME INTR.tsn_switch_scheduler_irq_2, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of tx_axis_be_tlast : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TLAST";
  attribute X_INTERFACE_INFO of tx_axis_be_tready : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TREADY";
  attribute X_INTERFACE_INFO of tx_axis_be_tvalid : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TVALID";
  attribute X_INTERFACE_PARAMETER of tx_axis_be_tvalid : signal is "XIL_INTERFACENAME tx_axis_be, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tx_axis_st_tlast : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TLAST";
  attribute X_INTERFACE_INFO of tx_axis_st_tready : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TREADY";
  attribute X_INTERFACE_INFO of tx_axis_st_tvalid : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TVALID";
  attribute X_INTERFACE_PARAMETER of tx_axis_st_tvalid : signal is "XIL_INTERFACENAME tx_axis_st, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0, CLK_DOMAIN kr260_tsn_rs485pmod_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ptp_timers_ns_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers ns_field";
  attribute X_INTERFACE_INFO of ptp_timers_ns_field_1722 : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers ns_field_1722";
  attribute X_INTERFACE_INFO of ptp_timers_s_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers s_field";
  attribute X_INTERFACE_INFO of ptp_timers_syntonised_nanosec_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers syntonised_nanosec_field";
  attribute X_INTERFACE_INFO of ptp_timers_syntonised_sec_field : signal is "xilinx.com:display_tsn_temac:ptp_timers:1.0 ptp_timers syntonised_sec_field";
  attribute X_INTERFACE_INFO of rgmii1_rd : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 RD";
  attribute X_INTERFACE_INFO of rgmii1_td : signal is "xilinx.com:interface:rgmii:1.0 rgmii1 TD";
  attribute X_INTERFACE_INFO of rgmii2_rd : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 RD";
  attribute X_INTERFACE_INFO of rgmii2_td : signal is "xilinx.com:interface:rgmii:1.0 rgmii2 TD";
  attribute X_INTERFACE_INFO of rgmii_status1_link_speed : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status1 link_speed";
  attribute X_INTERFACE_INFO of rgmii_status2_link_speed : signal is "xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0 rgmii_status2 link_speed";
  attribute X_INTERFACE_INFO of rx_axis_be_tdata : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TDATA";
  attribute X_INTERFACE_INFO of rx_axis_be_tdest : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TDEST";
  attribute X_INTERFACE_INFO of rx_axis_be_tkeep : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TKEEP";
  attribute X_INTERFACE_INFO of rx_axis_be_tuser : signal is "xilinx.com:interface:axis:1.0 rx_axis_be TUSER";
  attribute X_INTERFACE_INFO of rx_axis_st_tdata : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TDATA";
  attribute X_INTERFACE_INFO of rx_axis_st_tdest : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TDEST";
  attribute X_INTERFACE_INFO of rx_axis_st_tkeep : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TKEEP";
  attribute X_INTERFACE_INFO of rx_axis_st_tuser : signal is "xilinx.com:interface:axis:1.0 rx_axis_st TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of tx_axis_be_tdata : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TDATA";
  attribute X_INTERFACE_INFO of tx_axis_be_tkeep : signal is "xilinx.com:interface:axis:1.0 tx_axis_be TKEEP";
  attribute X_INTERFACE_INFO of tx_axis_st_tdata : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TDATA";
  attribute X_INTERFACE_INFO of tx_axis_st_tkeep : signal is "xilinx.com:interface:axis:1.0 tx_axis_st TKEEP";
begin
inst: entity work.kr260_tsn_rs485pmod_my_tsn_ip_0_bd_4503
     port map (
      INIT_DONE => INIT_DONE,
      ep_tadma_if_out(63 downto 0) => ep_tadma_if_out(63 downto 0),
      glbl_rstn => glbl_rstn,
      gtx_clk => gtx_clk,
      gtx_clk90 => '0',
      gtx_dcm_locked => '0',
      host_rxfifo_aclk => host_rxfifo_aclk,
      host_txfifo_aclk => host_txfifo_aclk,
      interrupt_ptp_rx_1 => interrupt_ptp_rx_1,
      interrupt_ptp_rx_2 => interrupt_ptp_rx_2,
      interrupt_ptp_timer => interrupt_ptp_timer,
      interrupt_ptp_tx_1 => interrupt_ptp_tx_1,
      interrupt_ptp_tx_2 => interrupt_ptp_tx_2,
      mac_irq_1 => mac_irq_1,
      mac_irq_2 => mac_irq_2,
      mdio_external1_io => mdio_external1_io,
      mdio_external1_mdc => mdio_external1_mdc,
      mdio_external2_io => mdio_external2_io,
      mdio_external2_mdc => mdio_external2_mdc,
      misc_out_rx_enable(2 downto 1) => misc_out_rx_enable(2 downto 1),
      misc_out_rx_mac_aclk(2 downto 1) => misc_out_rx_mac_aclk(2 downto 1),
      misc_out_rx_reset(2 downto 1) => misc_out_rx_reset(2 downto 1),
      misc_out_speedis100(2 downto 1) => misc_out_speedis100(2 downto 1),
      misc_out_switch_cam_init_done => misc_out_switch_cam_init_done,
      misc_out_tsn_debug_hooks(511 downto 0) => misc_out_tsn_debug_hooks(511 downto 0),
      misc_out_tx_enable(2 downto 1) => misc_out_tx_enable(2 downto 1),
      misc_out_tx_mac_aclk(2 downto 1) => misc_out_tx_mac_aclk(2 downto 1),
      misc_out_tx_reset(2 downto 1) => misc_out_tx_reset(2 downto 1),
      ptp_timers_clk8k => ptp_timers_clk8k,
      ptp_timers_ns_field(31 downto 0) => ptp_timers_ns_field(31 downto 0),
      ptp_timers_ns_field_1722(31 downto 0) => ptp_timers_ns_field_1722(31 downto 0),
      ptp_timers_s_field(47 downto 0) => ptp_timers_s_field(47 downto 0),
      ptp_timers_syntonised_nanosec_field(31 downto 0) => ptp_timers_syntonised_nanosec_field(31 downto 0),
      ptp_timers_syntonised_sec_field(47 downto 0) => ptp_timers_syntonised_sec_field(47 downto 0),
      refclk => refclk,
      rgmii1_rd(3 downto 0) => rgmii1_rd(3 downto 0),
      rgmii1_rx_ctl => rgmii1_rx_ctl,
      rgmii1_rxc => rgmii1_rxc,
      rgmii1_td(3 downto 0) => rgmii1_td(3 downto 0),
      rgmii1_tx_ctl => rgmii1_tx_ctl,
      rgmii1_txc => rgmii1_txc,
      rgmii2_rd(3 downto 0) => rgmii2_rd(3 downto 0),
      rgmii2_rx_ctl => rgmii2_rx_ctl,
      rgmii2_rxc => rgmii2_rxc,
      rgmii2_td(3 downto 0) => rgmii2_td(3 downto 0),
      rgmii2_tx_ctl => rgmii2_tx_ctl,
      rgmii2_txc => rgmii2_txc,
      rgmii_status1_duplex_status => rgmii_status1_duplex_status,
      rgmii_status1_link_speed(1 downto 0) => rgmii_status1_link_speed(1 downto 0),
      rgmii_status1_link_status => rgmii_status1_link_status,
      rgmii_status2_duplex_status => rgmii_status2_duplex_status,
      rgmii_status2_link_speed(1 downto 0) => rgmii_status2_link_speed(1 downto 0),
      rgmii_status2_link_status => rgmii_status2_link_status,
      rx_axis_be_tdata(31 downto 0) => rx_axis_be_tdata(31 downto 0),
      rx_axis_be_tdest(2 downto 0) => rx_axis_be_tdest(2 downto 0),
      rx_axis_be_tkeep(3 downto 0) => rx_axis_be_tkeep(3 downto 0),
      rx_axis_be_tlast => rx_axis_be_tlast,
      rx_axis_be_tready => rx_axis_be_tready,
      rx_axis_be_tuser(31 downto 0) => rx_axis_be_tuser(31 downto 0),
      rx_axis_be_tvalid => rx_axis_be_tvalid,
      rx_axis_st_tdata(31 downto 0) => rx_axis_st_tdata(31 downto 0),
      rx_axis_st_tdest(2 downto 0) => rx_axis_st_tdest(2 downto 0),
      rx_axis_st_tkeep(3 downto 0) => rx_axis_st_tkeep(3 downto 0),
      rx_axis_st_tlast => rx_axis_st_tlast,
      rx_axis_st_tready => rx_axis_st_tready,
      rx_axis_st_tuser(31 downto 0) => rx_axis_st_tuser(31 downto 0),
      rx_axis_st_tvalid => rx_axis_st_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(17 downto 0) => s_axi_araddr(17 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(17 downto 0) => s_axi_awaddr(17 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      temac_misc_out1_rx_statistics_valid => temac_misc_out1_rx_statistics_valid,
      temac_misc_out1_rx_statistics_valid_pmac => temac_misc_out1_rx_statistics_valid_pmac,
      temac_misc_out1_rx_statistics_vector(27 downto 0) => temac_misc_out1_rx_statistics_vector(27 downto 0),
      temac_misc_out1_rx_statistics_vector_pmac(27 downto 0) => temac_misc_out1_rx_statistics_vector_pmac(27 downto 0),
      temac_misc_out1_rx_ts_axis_tdata(127 downto 0) => temac_misc_out1_rx_ts_axis_tdata(127 downto 0),
      temac_misc_out1_rx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out1_rx_ts_axis_tdata_pmac(127 downto 0),
      temac_misc_out1_rx_ts_axis_tvalid => temac_misc_out1_rx_ts_axis_tvalid,
      temac_misc_out1_rx_ts_axis_tvalid_pmac => temac_misc_out1_rx_ts_axis_tvalid_pmac,
      temac_misc_out1_tx_statistics_valid => temac_misc_out1_tx_statistics_valid,
      temac_misc_out1_tx_statistics_valid_pmac => temac_misc_out1_tx_statistics_valid_pmac,
      temac_misc_out1_tx_statistics_vector(31 downto 0) => temac_misc_out1_tx_statistics_vector(31 downto 0),
      temac_misc_out1_tx_statistics_vector_pmac(31 downto 0) => temac_misc_out1_tx_statistics_vector_pmac(31 downto 0),
      temac_misc_out1_tx_ts_axis_tdata(127 downto 0) => temac_misc_out1_tx_ts_axis_tdata(127 downto 0),
      temac_misc_out1_tx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out1_tx_ts_axis_tdata_pmac(127 downto 0),
      temac_misc_out1_tx_ts_axis_tvalid => temac_misc_out1_tx_ts_axis_tvalid,
      temac_misc_out1_tx_ts_axis_tvalid_pmac => temac_misc_out1_tx_ts_axis_tvalid_pmac,
      temac_misc_out2_rx_statistics_valid => temac_misc_out2_rx_statistics_valid,
      temac_misc_out2_rx_statistics_valid_pmac => temac_misc_out2_rx_statistics_valid_pmac,
      temac_misc_out2_rx_statistics_vector(27 downto 0) => temac_misc_out2_rx_statistics_vector(27 downto 0),
      temac_misc_out2_rx_statistics_vector_pmac(27 downto 0) => temac_misc_out2_rx_statistics_vector_pmac(27 downto 0),
      temac_misc_out2_rx_ts_axis_tdata(127 downto 0) => temac_misc_out2_rx_ts_axis_tdata(127 downto 0),
      temac_misc_out2_rx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out2_rx_ts_axis_tdata_pmac(127 downto 0),
      temac_misc_out2_rx_ts_axis_tvalid => temac_misc_out2_rx_ts_axis_tvalid,
      temac_misc_out2_rx_ts_axis_tvalid_pmac => temac_misc_out2_rx_ts_axis_tvalid_pmac,
      temac_misc_out2_tx_statistics_valid => temac_misc_out2_tx_statistics_valid,
      temac_misc_out2_tx_statistics_valid_pmac => temac_misc_out2_tx_statistics_valid_pmac,
      temac_misc_out2_tx_statistics_vector(31 downto 0) => temac_misc_out2_tx_statistics_vector(31 downto 0),
      temac_misc_out2_tx_statistics_vector_pmac(31 downto 0) => temac_misc_out2_tx_statistics_vector_pmac(31 downto 0),
      temac_misc_out2_tx_ts_axis_tdata(127 downto 0) => temac_misc_out2_tx_ts_axis_tdata(127 downto 0),
      temac_misc_out2_tx_ts_axis_tdata_pmac(127 downto 0) => temac_misc_out2_tx_ts_axis_tdata_pmac(127 downto 0),
      temac_misc_out2_tx_ts_axis_tvalid => temac_misc_out2_tx_ts_axis_tvalid,
      temac_misc_out2_tx_ts_axis_tvalid_pmac => temac_misc_out2_tx_ts_axis_tvalid_pmac,
      tsn_ep_scheduler_irq => tsn_ep_scheduler_irq,
      tsn_switch_scheduler_irq_1 => tsn_switch_scheduler_irq_1,
      tsn_switch_scheduler_irq_2 => tsn_switch_scheduler_irq_2,
      tx_axis_be_tdata(31 downto 0) => tx_axis_be_tdata(31 downto 0),
      tx_axis_be_tkeep(3 downto 0) => tx_axis_be_tkeep(3 downto 0),
      tx_axis_be_tlast => tx_axis_be_tlast,
      tx_axis_be_tready => tx_axis_be_tready,
      tx_axis_be_tvalid => tx_axis_be_tvalid,
      tx_axis_st_tdata(31 downto 0) => tx_axis_st_tdata(31 downto 0),
      tx_axis_st_tkeep(3 downto 0) => tx_axis_st_tkeep(3 downto 0),
      tx_axis_st_tlast => tx_axis_st_tlast,
      tx_axis_st_tready => tx_axis_st_tready,
      tx_axis_st_tvalid => tx_axis_st_tvalid
    );
end STRUCTURE;
