
**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "Originall_values.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\sixsi\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.DC LIN V_Vin 0 5.44 1m 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source DIGITAL_LOGIC_PROBE_V5
R_R1         N00653 VDD  2.2Meg TC=0,0 
R_R2         N00644 N00653  680k TC=0,0 
R_R3         0 N00644  560k TC=0,0 
R_R4         N01455 N02893  820 TC=0,0 
R_R5         N01625 N00751  820 TC=0,0 
R_R6         N01477 N02561  820 TC=0,0 
R_R7         N01542 VDD  2.2Meg TC=0,0 
R_R8         0 N01689  220k TC=0,0 
C_C1         N00644 N00653  100p  TC=0,0 
C_C2         N01542 N01477  100p  TC=0,0 
C_C3         N01685 N01689  100n  TC=0,0 
R_R9         N02065 N00644  1k TC=0,0 
D_D2         VDD N02893 LS_3336-TYP 
D_D3         VDD N02561 LT_3333-TYP 
D_D4         VDD N00751 LY_3336-TYP 
X_U1A         N01689 N01625 $G_CD4000_VDD $G_CD4000_VSS CD4049UB PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1B         N01542 N01685 $G_CD4000_VDD $G_CD4000_VSS CD4049UB PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1C         N00644 N01477 $G_CD4000_VDD $G_CD4000_VSS CD4049UB PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1E         N00653 N01451 $G_CD4000_VDD $G_CD4000_VSS CD4049UB PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1F         N01451 N01455 $G_CD4000_VDD $G_CD4000_VSS CD4049UB PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
D_D5         N01542 N01625 D1N4001 
V_V1         VDD 0 5.44V
V_Vin         N02065 0 5v

**** RESUMING Originall_values.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N00653
*
* Moving X_U1E.U1:IN1 from analog node N00653 to new digital node N00653$AtoD
X$N00653_AtoD1
+ N00653
+ N00653$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000UB
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N00644
*
* Moving X_U1C.U1:IN1 from analog node N00644 to new digital node N00644$AtoD
X$N00644_AtoD1
+ N00644
+ N00644$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000UB
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N01455
*
* Moving X_U1F.U1:OUT1 from analog node N01455 to new digital node N01455$DtoA
X$N01455_DtoA1
+ N01455$DtoA
+ N01455
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000UB
+       PARAMS: DRVH= 721    DRVL= 721    CAPACITANCE=   0     
*
* Analog/Digital interface for node N01625
*
* Moving X_U1A.U1:OUT1 from analog node N01625 to new digital node N01625$DtoA
X$N01625_DtoA1
+ N01625$DtoA
+ N01625
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000UB
+       PARAMS: DRVH= 721    DRVL= 721    CAPACITANCE=   0     
*
* Analog/Digital interface for node N01477
*
* Moving X_U1C.U1:OUT1 from analog node N01477 to new digital node N01477$DtoA
X$N01477_DtoA1
+ N01477$DtoA
+ N01477
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000UB
+       PARAMS: DRVH= 721    DRVL= 721    CAPACITANCE=   0     
*
* Analog/Digital interface for node N01542
*
* Moving X_U1B.U1:IN1 from analog node N01542 to new digital node N01542$AtoD
X$N01542_AtoD1
+ N01542
+ N01542$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000UB
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N01689
*
* Moving X_U1A.U1:IN1 from analog node N01689 to new digital node N01689$AtoD
X$N01689_AtoD1
+ N01689
+ N01689$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000UB
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N01685
*
* Moving X_U1B.U1:OUT1 from analog node N01685 to new digital node N01685$DtoA
X$N01685_DtoA1
+ N01685$DtoA
+ N01685
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000UB
+       PARAMS: DRVH= 721    DRVL= 721    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$CD4000_PWR 0 CD4000_PWR


**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     Diode MODEL PARAMETERS


******************************************************************************




               LS_3336-TYP     LT_3333-TYP     LY_3336-TYP     D1N4001         
          IS  980.130000E-24    6.253800E-12  980.130000E-24   14.110000E-09 
           N    1.6749          5               1.6749          1.984        
         IKF    7.140200E-03    2.089100E-03    7.140200E-03   94.81         
          BV                                                   75            
         IBV                                                   10.000000E-06 
          RS    1.6217          7.9741          1.6217           .03389      
          TT                                                    5.700000E-06 
         CJO                                                   25.890000E-12 
          VJ                                                     .3245       
           M                                                     .44         


               D74CLMP         
          IS    1.000000E-15 
          RS    2            
         CJO    2.000000E-12 


**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN4000UB       
      S0NAME 0               
       S0TSW   15.000000E-09 
       S0RLO    1            
       S0RHI   80.000000E+03 
      S1NAME 1               
       S1TSW   15.000000E-09 
       S1RLO   40.000000E+03 
       S1RHI    1            
      S2NAME X               
       S2TSW   15.000000E-09 
       S2RLO  800            
       S2RHI  800            
      S3NAME R               
       S3TSW   15.000000E-09 
       S3RLO  800            
       S3RHI  800            
      S4NAME F               
       S4TSW   15.000000E-09 
       S4RLO  800            
       S4RHI  800            
      S5NAME Z               
       S5TSW   15.000000E-09 
       S5RLO    1.000000E+06 
       S5RHI    1.000000E+06 


**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO4000UB        
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI     .5          
       S0VLO    -.5          
      S1NAME 0               
       S1VHI    -.5          
       S1VLO   -3            
      S2NAME R               
       S2VHI     .05         
       S2VLO    -.5          
      S3NAME R               
       S3VHI     .5          
       S3VLO    -.05         
      S4NAME X               
       S4VHI     .5          
       S4VLO    -.5          
      S5NAME 1               
       S5VHI    3            
       S5VLO     .5          
      S6NAME F               
       S6VHI     .5          
       S6VLO    -.05         
      S7NAME F               
       S7VHI     .05         
       S7VLO    -.5          


**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_CD4049UB      
      TPLHMN   24.000000E-09 
      TPLHTY   60.000000E-09 
      TPLHMX  120.000000E-09 
      TPHLMN   12.800000E-09 
      TPHLTY   32.000000E-09 
      TPHLMX   65.000000E-09 


**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_4000UB       
        DRVL  721            
        DRVH  721            
       AtoD1 AtoD_4000UB     
       AtoD2 AtoD_4000UB_NX  
       AtoD3 AtoD_4000UB     
       AtoD4 AtoD_4000UB_NX  
       DtoA1 DtoA_4000UB     
       DtoA2 DtoA_4000UB     
       DtoA3 DtoA_4000UB     
       DtoA4 DtoA_4000UB     
    DIGPOWER CD4000_PWR      
      TSWHL1    6.940000E-09 
      TSWHL2    6.520000E-09 
      TSWHL3    9.470000E-09 
      TSWHL4    9.000000E-09 
      TSWLH1    8.490000E-09 
      TSWLH2    8.830000E-09 
      TSWLH3   11.760000E-09 
      TSWLH4   11.240000E-09 
       TPWRT  100.000000E+03 



          JOB CONCLUDED

**** 10/18/22 13:05:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Originall_values"  [ d:\orcad projects\digital_logic_probe_v5\digital_logic_probe_v5-PSpiceFiles\SCHEMATIC1\


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .17
