$date
	Thu Mar 20 16:40:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$var wire 1 $ not_b $end
$var wire 1 % not_a $end
$var wire 1 & mux2_out $end
$var wire 1 ' mux1_out $end
$scope module m1 $end
$var wire 1 # b $end
$var wire 1 " sel $end
$var wire 1 ' y $end
$var wire 1 % a $end
$upscope $end
$scope module m2 $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var wire 1 & y $end
$var wire 1 $ a $end
$upscope $end
$scope module n1 $end
$var wire 1 " a $end
$var wire 1 % y $end
$upscope $end
$scope module n2 $end
$var wire 1 # a $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
1$
0#
0"
0!
$end
#10
1!
0&
0$
1#
#20
1&
1!
1$
0'
0%
0#
1"
#30
0!
1'
0$
1#
#40
