

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Sat May  9 23:49:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     1920|     1920|        15|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        2|        2|         2|          1|          1|     2|    yes   |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        2|        2|         2|          1|          1|     2|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1375|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       36|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     218|    -|
|Register         |        -|      -|     120|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       36|      0|     120|    1593|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |prod_U          |matrix_mul_1_prod     |        2|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U          |matrix_mul_1_temp     |        2|  0|   0|    0|     64|   32|     1|         2048|
    |temp_matrix2_U  |matrix_mul_temp_mfYi  |       32|  0|   0|    0|  10240|   32|     1|       327680|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |       36|  0|   0|    0|  10368|   96|     3|       331776|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln130_fu_419_p2       |     +    |      0|  0|   12|           2|           3|
    |add_ln133_fu_363_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln134_2_fu_409_p2     |     +    |      0|  0|   21|          14|          14|
    |add_ln134_fu_377_p2       |     +    |      0|  0|   21|          14|          14|
    |add_ln139_fu_994_p2       |     +    |      0|  0|   12|           2|           3|
    |add_ln68_fu_708_p2        |     +    |      0|  0|   15|           3|           6|
    |i_2_fu_450_p2             |     +    |      0|  0|   12|           3|           1|
    |i_fu_327_p2               |     +    |      0|  0|   15|           8|           1|
    |sub_ln68_4_fu_750_p2      |     -    |      0|  0|   15|           6|           6|
    |sub_ln68_5_fu_780_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_6_fu_892_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_fu_738_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln68_4_fu_806_p2      |    and   |      0|  0|   32|          32|          32|
    |and_ln68_5_fu_945_p2      |    and   |      0|  0|   32|          32|          32|
    |and_ln68_fu_843_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |prod_d1                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |icmp_ln129_fu_321_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln130_fu_349_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln139_fu_968_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln68_2_fu_855_p2     |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln68_fu_718_p2       |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln87_fu_444_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln68_3_fu_800_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_4_fu_939_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_fu_794_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln130_fu_387_p2        |    or    |      0|  0|    2|           2|           1|
    |or_ln139_fu_983_p2        |    or    |      0|  0|    2|           2|           1|
    |or_ln68_fu_849_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln68_10_fu_879_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_11_fu_885_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_12_fu_926_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_7_fu_764_p3   |  select  |      0|  0|   32|           1|          32|
    |select_ln68_8_fu_772_p3   |  select  |      0|  0|    6|           1|           6|
    |select_ln68_9_fu_873_p3   |  select  |      0|  0|    6|           1|           6|
    |select_ln68_fu_756_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln68_2_fu_837_p2      |    shl   |      0|  0|   19|           8|           8|
    |shl_ln68_5_fu_910_p2      |    shl   |      0|  0|  101|          32|          32|
    |shl_ln68_6_fu_933_p2      |    shl   |      0|  0|  101|           2|          32|
    |shl_ln68_7_fu_961_p2      |    shl   |      0|  0|   11|           1|           4|
    |shl_ln68_fu_825_p2        |    shl   |      0|  0|   19|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|    2|           2|           1|
    |x_2_fu_481_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln100_5_fu_665_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_6_fu_671_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_7_fu_677_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_8_fu_683_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_fu_659_p2       |    xor   |      0|  0|    2|           1|           1|
    |xor_ln68_2_fu_831_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln68_4_fu_744_p2      |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_5_fu_867_p2      |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_fu_816_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln96_fu_555_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln97_4_fu_621_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln97_fu_599_p2        |    xor   |      0|  0|   24|          24|          24|
    |y_4_fu_571_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_5_fu_615_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_6_fu_645_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_527_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1375|         747|         925|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |bitNumber_assign_reg_266  |   9|          2|    8|         16|
    |i_0_i_reg_299             |   9|          2|    3|          6|
    |j_0_0_reg_278             |   9|          2|    3|          6|
    |loop_0_0_reg_310          |   9|          2|    3|          6|
    |output_r_address0         |  15|          3|    3|          9|
    |output_r_address1         |  15|          3|    3|          9|
    |prod_address0             |  15|          3|    6|         18|
    |prod_address1             |  15|          3|    6|         18|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_289             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 218|         46|   80|        202|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln68_reg_1113         |   3|   0|    6|          3|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |bitNumber_assign_reg_266  |   8|   0|    8|          0|
    |i_0_i_reg_299             |   3|   0|    3|          0|
    |i_2_reg_1087              |   3|   0|    3|          0|
    |i_reg_1015                |   8|   0|    8|          0|
    |icmp_ln130_reg_1035       |   1|   0|    1|          0|
    |icmp_ln139_reg_1132       |   1|   0|    1|          0|
    |icmp_ln68_2_reg_1124      |   1|   0|    1|          0|
    |j_0_0_reg_278             |   3|   0|    3|          0|
    |loop_0_0_reg_310          |   3|   0|    3|          0|
    |or_ln68_reg_1119          |   8|   0|    8|          0|
    |shl_ln_reg_1030           |   7|   0|    9|          2|
    |temp_addr_10_reg_1098     |   2|   0|    6|          4|
    |tmp_17_reg_1092           |   2|   0|    2|          0|
    |trunc_ln129_reg_1020      |   3|   0|    3|          0|
    |trunc_ln133_reg_1025      |   7|   0|    7|          0|
    |x_0_i_reg_289             |  32|   0|   32|          0|
    |zext_ln134_1_reg_1054     |   1|   0|   64|         63|
    |zext_ln134_reg_1039       |   3|   0|   64|         61|
    |zext_ln142_2_reg_1146     |   1|   0|   64|         63|
    |zext_ln142_reg_1136       |   3|   0|   64|         61|
    |zext_ln68_cast_reg_1108   |   2|   0|    5|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 120|   0|  380|        260|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|output_r_address0  | out |    3|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |    output_r   |     array    |
|output_r_address1  | out |    3|  ap_memory |    output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d1        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q1        |  in |   32|  ap_memory |    output_r   |     array    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 
11 --> 13 12 
12 --> 11 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 14 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 15 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:127]   --->   Operation 16 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 17 'getelementptr' 'prod_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:129]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 19 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.24ns)   --->   "%icmp_ln129 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:129]   --->   Operation 20 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.71ns)   --->   "%i = add i8 %bitNumber_assign, 1" [picnic_impl.c:129]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.0.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:129]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:129]   --->   Operation 24 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1137) nounwind" [picnic_impl.c:129]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1137)" [picnic_impl.c:129]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:133]   --->   Operation 27 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 0)" [picnic_impl.c:133]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 29 'br' <Predicate = (!icmp_ln129)> <Delay = 1.35>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "br label %.preheader.0" [picnic_impl.c:139]   --->   Operation 30 'br' <Predicate = (icmp_ln129)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %add_ln130, %matrix_mul_label5 ]" [picnic_impl.c:130]   --->   Operation 31 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln130 = icmp eq i3 %j_0_0, -4" [picnic_impl.c:130]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 33 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %3, label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i3 %j_0_0 to i2" [picnic_impl.c:130]   --->   Operation 35 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0_0 to i9" [picnic_impl.c:130]   --->   Operation 36 'zext' 'zext_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %zext_ln130, %shl_ln" [picnic_impl.c:133]   --->   Operation 37 'add' 'add_ln133' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln134_6 = zext i9 %add_ln133 to i14" [picnic_impl.c:134]   --->   Operation 38 'zext' 'zext_ln134_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %j_0_0 to i64" [picnic_impl.c:134]   --->   Operation 39 'zext' 'zext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 40 'getelementptr' 'state_addr_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_3, align 4" [picnic_impl.c:134]   --->   Operation 41 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %matrix_offset_read, %zext_ln134_6" [picnic_impl.c:134]   --->   Operation 42 'add' 'add_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln134_7 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 43 'zext' 'zext_ln134_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln134_7" [picnic_impl.c:134]   --->   Operation 44 'getelementptr' 'temp_matrix2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 45 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln130 = or i2 %trunc_ln130, 1" [picnic_impl.c:130]   --->   Operation 46 'or' 'or_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln133_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 %or_ln130)" [picnic_impl.c:133]   --->   Operation 47 'bitconcatenate' 'add_ln133_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln134_8 = zext i9 %add_ln133_1 to i14" [picnic_impl.c:134]   --->   Operation 48 'zext' 'zext_ln134_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i2 %or_ln130 to i64" [picnic_impl.c:134]   --->   Operation 49 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 50 'getelementptr' 'state_addr_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.75ns)   --->   "%state_load_1 = load i32* %state_addr_4, align 4" [picnic_impl.c:134]   --->   Operation 51 'load' 'state_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 52 [1/1] (1.80ns)   --->   "%add_ln134_2 = add i14 %matrix_offset_read, %zext_ln134_8" [picnic_impl.c:134]   --->   Operation 52 'add' 'add_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln134_9 = zext i14 %add_ln134_2 to i64" [picnic_impl.c:134]   --->   Operation 53 'zext' 'zext_ln134_9' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_matrix2_addr_1 = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln134_9" [picnic_impl.c:134]   --->   Operation 54 'getelementptr' 'temp_matrix2_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%temp_matrix2_load_1 = load i32* %temp_matrix2_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 55 'load' 'temp_matrix2_load_1' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_3 : Operation 56 [1/1] (1.34ns)   --->   "%add_ln130 = add i3 2, %j_0_0" [picnic_impl.c:130]   --->   Operation 56 'add' 'add_ln130' <Predicate = (!icmp_ln130)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind" [picnic_impl.c:130]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [picnic_impl.c:130]   --->   Operation 58 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind" [picnic_impl.c:132]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_3, align 4" [picnic_impl.c:134]   --->   Operation 60 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 61 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 62 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix2_load, %state_load" [picnic_impl.c:134]   --->   Operation 62 'and' 'and_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 63 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr, align 8" [picnic_impl.c:134]   --->   Operation 64 'store' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_6)" [picnic_impl.c:135]   --->   Operation 65 'specregionend' 'empty_36' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (1.75ns)   --->   "%state_load_1 = load i32* %state_addr_4, align 4" [picnic_impl.c:134]   --->   Operation 66 'load' 'state_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/2] (2.77ns)   --->   "%temp_matrix2_load_1 = load i32* %temp_matrix2_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 67 'load' 'temp_matrix2_load_1' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 68 [1/1] (0.80ns)   --->   "%and_ln134_1 = and i32 %temp_matrix2_load_1, %state_load_1" [picnic_impl.c:134]   --->   Operation 68 'and' 'and_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 69 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.77ns)   --->   "store i32 %and_ln134_1, i32* %prod_addr_4, align 4" [picnic_impl.c:134]   --->   Operation 70 'store' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 71 'br' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 72 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr_2, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 72 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 73 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr_2, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 73 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (1.35ns)   --->   "br label %4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %3 ], [ %x_2, %5 ]"   --->   Operation 75 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %3 ], [ %i_2, %5 ]"   --->   Operation 76 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 77 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 78 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 81 'getelementptr' 'prod_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_5, align 4" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 82 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 83 [1/1] (1.34ns)   --->   "%i_2 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 83 'add' 'i_2' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 84 'partselect' 'tmp_17' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 85 'partselect' 'tmp_18' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i2 %tmp_18 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 86 'zext' 'zext_ln68_15' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%temp_addr_10 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_15" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 87 'getelementptr' 'temp_addr_10' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.77ns)   --->   "%temp_load_9 = load i32* %temp_addr_10, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 88 'load' 'temp_load_9' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 89 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_5, align 4" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 89 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 90 [1/1] (0.80ns)   --->   "%x_2 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 90 'xor' 'x_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.36>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 92 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i31 %lshr_ln to i32" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 93 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%trunc_ln95 = trunc i32 %x_0_i to i1" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 94 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 95 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%trunc_ln95_2 = trunc i32 %x_0_i to i24" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 96 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%trunc_ln95_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 97 'partselect' 'trunc_ln95_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln95, %x_0_i" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 98 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 99 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i30 %lshr_ln4 to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 100 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 101 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%xor_ln96 = xor i24 %trunc_ln95_6, %trunc_ln95_2" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 102 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%trunc_ln96_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 103 'partselect' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.80ns)   --->   "%y_4 = xor i32 %zext_ln96, %y" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 104 'xor' 'y_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 105 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i28 %lshr_ln5 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 106 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 107 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%xor_ln97 = xor i24 %trunc_ln96_2, %xor_ln96" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 108 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%trunc_ln97_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 109 'partselect' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.80ns)   --->   "%y_5 = xor i32 %zext_ln97, %y_4" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 110 'xor' 'y_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%xor_ln97_4 = xor i24 %trunc_ln97_2, %xor_ln97" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 111 'xor' 'xor_ln97_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 113 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%y_6 = xor i24 %trunc_ln, %xor_ln97_4" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 114 'xor' 'y_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_6)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 115 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln100 = xor i1 %trunc_ln95, %tmp_13" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 116 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln100_5 = xor i1 %xor_ln100, %tmp_12" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 117 'xor' 'xor_ln100_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln100_6 = xor i1 %tmp_15, %tmp_16" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 118 'xor' 'xor_ln100_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln100_7 = xor i1 %xor_ln100_6, %tmp_14" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 119 'xor' 'xor_ln100_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln100_8 = xor i1 %xor_ln100_7, %xor_ln100_5" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 120 'xor' 'xor_ln100_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln100 = zext i1 %xor_ln100_8 to i8" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 121 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_17, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'zext' 'zext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (2.77ns)   --->   "%temp_load_9 = load i32* %temp_addr_10, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'load' 'temp_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 126 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'zext' 'zext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'zext' 'zext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_19 = call i32 @llvm.part.select.i32(i32 %temp_load_9, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_17, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_4 = xor i6 %zext_ln68_17, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.60ns)   --->   "%sub_ln68_4 = sub i6 %add_ln68, %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'sub' 'sub_ln68_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_5)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_7 = select i1 %icmp_ln68, i32 %tmp_19, i32 %temp_load_9" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_8 = select i1 %icmp_ln68, i6 %xor_ln68_4, i6 %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_5 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'sub' 'sub_ln68_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_18 = zext i6 %select_ln68_8 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'zext' 'zext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_19 = zext i6 %sub_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_7, %zext_ln68_18" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_3 = lshr i32 -1, %zext_ln68_19" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'lshr' 'lshr_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_4 = and i32 %lshr_ln68, %lshr_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_4 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln129, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_2 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i8 %zext_ln100, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (1.22ns)   --->   "%icmp_ln68_2 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.46>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln68_20 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 152 'zext' 'zext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_21 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 153 'zext' 'zext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%xor_ln68_5 = xor i6 %zext_ln68_20, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 154 'xor' 'xor_ln68_5' <Predicate = (icmp_ln68_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_6)   --->   "%select_ln68_9 = select i1 %icmp_ln68_2, i6 %zext_ln68_20, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 155 'select' 'select_ln68_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%select_ln68_10 = select i1 %icmp_ln68_2, i6 %add_ln68, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 156 'select' 'select_ln68_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%select_ln68_11 = select i1 %icmp_ln68_2, i6 %xor_ln68_5, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 157 'select' 'select_ln68_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_6 = sub i6 31, %select_ln68_9" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 158 'sub' 'sub_ln68_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_22 = zext i6 %select_ln68_11 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 159 'zext' 'zext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_23 = zext i6 %select_ln68_10 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 160 'zext' 'zext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_24 = zext i6 %sub_ln68_6 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 161 'zext' 'zext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_5 = shl i32 %zext_ln68_21, %zext_ln68_22" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 162 'shl' 'shl_ln68_5' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%tmp_20 = call i32 @llvm.part.select.i32(i32 %shl_ln68_5, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 163 'partselect' 'tmp_20' <Predicate = (icmp_ln68_2)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%select_ln68_12 = select i1 %icmp_ln68_2, i32 %tmp_20, i32 %shl_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 164 'select' 'select_ln68_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%shl_ln68_6 = shl i32 -1, %zext_ln68_23" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 165 'shl' 'shl_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%lshr_ln68_4 = lshr i32 -1, %zext_ln68_24" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 166 'lshr' 'lshr_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_5 = and i32 %shl_ln68_6, %lshr_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 167 'and' 'and_ln68_5' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_6 = and i32 %select_ln68_12, %and_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 168 'and' 'and_ln68_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 169 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln68_25 = zext i2 %tmp_17 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 170 'zext' 'zext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.49ns)   --->   "%shl_ln68_7 = shl i4 1, %zext_ln68_25" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 171 'shl' 'shl_ln68_7' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_10, i32 %and_ln68_6, i4 %shl_ln68_7)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1137, i32 %tmp)" [picnic_impl.c:137]   --->   Operation 173 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:129]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%loop_0_0 = phi i3 [ %add_ln139, %matrix_mul_label7 ], [ 0, %.preheader.0.preheader ]" [picnic_impl.c:139]   --->   Operation 175 'phi' 'loop_0_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.00ns)   --->   "%icmp_ln139 = icmp eq i3 %loop_0_0, -4" [picnic_impl.c:139]   --->   Operation 176 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 177 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %6, label %matrix_mul_label7" [picnic_impl.c:139]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i3 %loop_0_0 to i2" [picnic_impl.c:139]   --->   Operation 179 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i3 %loop_0_0 to i64" [picnic_impl.c:142]   --->   Operation 180 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln142" [picnic_impl.c:142]   --->   Operation 181 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 182 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 8" [picnic_impl.c:142]   --->   Operation 182 'load' 'temp_load' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln139 = or i2 %trunc_ln139, 1" [picnic_impl.c:139]   --->   Operation 183 'or' 'or_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i2 %or_ln139 to i64" [picnic_impl.c:142]   --->   Operation 184 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln142_2" [picnic_impl.c:142]   --->   Operation 185 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 186 [2/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_1, align 4" [picnic_impl.c:142]   --->   Operation 186 'load' 'temp_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 187 [1/1] (1.34ns)   --->   "%add_ln139 = add i3 2, %loop_0_0" [picnic_impl.c:139]   --->   Operation 187 'add' 'add_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 4.52>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind" [picnic_impl.c:141]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)" [picnic_impl.c:141]   --->   Operation 189 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind" [picnic_impl.c:141]   --->   Operation 190 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 191 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 8" [picnic_impl.c:142]   --->   Operation 191 'load' 'temp_load' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln142" [picnic_impl.c:142]   --->   Operation 192 'getelementptr' 'state_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %state_addr, align 4" [picnic_impl.c:142]   --->   Operation 193 'store' <Predicate = (!icmp_ln139)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_5)" [picnic_impl.c:142]   --->   Operation 194 'specregionend' 'empty_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_1, align 4" [picnic_impl.c:142]   --->   Operation 195 'load' 'temp_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln142_2" [picnic_impl.c:142]   --->   Operation 196 'getelementptr' 'state_addr_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.75ns)   --->   "store i32 %temp_load_1, i32* %state_addr_2, align 4" [picnic_impl.c:142]   --->   Operation 197 'store' <Predicate = (!icmp_ln139)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader.0" [picnic_impl.c:139]   --->   Operation 198 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:143]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 00111111111000]
prod                        (alloca                ) [ 00111111111000]
temp                        (alloca                ) [ 00111111111110]
prod_addr_2                 (getelementptr         ) [ 00111111111000]
br_ln129                    (br                    ) [ 01111111111000]
bitNumber_assign            (phi                   ) [ 00111111100000]
icmp_ln129                  (icmp                  ) [ 00111111111110]
empty                       (speclooptripcount     ) [ 00000000000000]
i                           (add                   ) [ 01111111111000]
br_ln129                    (br                    ) [ 00000000000000]
trunc_ln129                 (trunc                 ) [ 00011111110000]
specloopname_ln129          (specloopname          ) [ 00000000000000]
tmp                         (specregionbegin       ) [ 00011111111000]
trunc_ln133                 (trunc                 ) [ 00011000000000]
shl_ln                      (bitconcatenate        ) [ 00011000000000]
br_ln130                    (br                    ) [ 00111111111000]
br_ln139                    (br                    ) [ 00111111111110]
j_0_0                       (phi                   ) [ 00010000000000]
icmp_ln130                  (icmp                  ) [ 00111111111000]
empty_35                    (speclooptripcount     ) [ 00000000000000]
br_ln130                    (br                    ) [ 00000000000000]
trunc_ln130                 (trunc                 ) [ 00000000000000]
zext_ln130                  (zext                  ) [ 00000000000000]
add_ln133                   (add                   ) [ 00000000000000]
zext_ln134_6                (zext                  ) [ 00000000000000]
zext_ln134                  (zext                  ) [ 00011000000000]
state_addr_3                (getelementptr         ) [ 00011000000000]
add_ln134                   (add                   ) [ 00000000000000]
zext_ln134_7                (zext                  ) [ 00000000000000]
temp_matrix2_addr           (getelementptr         ) [ 00011000000000]
or_ln130                    (or                    ) [ 00000000000000]
add_ln133_1                 (bitconcatenate        ) [ 00000000000000]
zext_ln134_8                (zext                  ) [ 00000000000000]
zext_ln134_1                (zext                  ) [ 00011000000000]
state_addr_4                (getelementptr         ) [ 00011000000000]
add_ln134_2                 (add                   ) [ 00000000000000]
zext_ln134_9                (zext                  ) [ 00000000000000]
temp_matrix2_addr_1         (getelementptr         ) [ 00011000000000]
add_ln130                   (add                   ) [ 00111111111000]
specloopname_ln130          (specloopname          ) [ 00000000000000]
tmp_6                       (specregionbegin       ) [ 00000000000000]
specpipeline_ln132          (specpipeline          ) [ 00000000000000]
state_load                  (load                  ) [ 00000000000000]
temp_matrix2_load           (load                  ) [ 00000000000000]
and_ln134                   (and                   ) [ 00000000000000]
prod_addr                   (getelementptr         ) [ 00000000000000]
store_ln134                 (store                 ) [ 00000000000000]
empty_36                    (specregionend         ) [ 00000000000000]
state_load_1                (load                  ) [ 00000000000000]
temp_matrix2_load_1         (load                  ) [ 00000000000000]
and_ln134_1                 (and                   ) [ 00000000000000]
prod_addr_4                 (getelementptr         ) [ 00000000000000]
store_ln134                 (store                 ) [ 00000000000000]
br_ln130                    (br                    ) [ 00111111111000]
x                           (load                  ) [ 00111111111000]
br_ln87                     (br                    ) [ 00111111111000]
x_0_i                       (phi                   ) [ 00000001110000]
i_0_i                       (phi                   ) [ 00000001000000]
zext_ln87                   (zext                  ) [ 00000000000000]
icmp_ln87                   (icmp                  ) [ 00111111111000]
empty_37                    (speclooptripcount     ) [ 00000000000000]
br_ln87                     (br                    ) [ 00000000000000]
prod_addr_5                 (getelementptr         ) [ 00000000100000]
i_2                         (add                   ) [ 00111111111000]
tmp_17                      (partselect            ) [ 00000000011000]
tmp_18                      (partselect            ) [ 00000000000000]
zext_ln68_15                (zext                  ) [ 00000000000000]
temp_addr_10                (getelementptr         ) [ 00000000011000]
prod_load                   (load                  ) [ 00000000000000]
x_2                         (xor                   ) [ 00111111111000]
br_ln87                     (br                    ) [ 00111111111000]
lshr_ln                     (partselect            ) [ 00000000000000]
zext_ln95                   (zext                  ) [ 00000000000000]
trunc_ln95                  (trunc                 ) [ 00000000000000]
tmp_12                      (bitselect             ) [ 00000000000000]
trunc_ln95_2                (trunc                 ) [ 00000000000000]
trunc_ln95_6                (partselect            ) [ 00000000000000]
y                           (xor                   ) [ 00000000000000]
lshr_ln4                    (partselect            ) [ 00000000000000]
zext_ln96                   (zext                  ) [ 00000000000000]
tmp_13                      (bitselect             ) [ 00000000000000]
xor_ln96                    (xor                   ) [ 00000000000000]
trunc_ln96_2                (partselect            ) [ 00000000000000]
y_4                         (xor                   ) [ 00000000000000]
lshr_ln5                    (partselect            ) [ 00000000000000]
zext_ln97                   (zext                  ) [ 00000000000000]
tmp_14                      (bitselect             ) [ 00000000000000]
xor_ln97                    (xor                   ) [ 00000000000000]
trunc_ln97_2                (partselect            ) [ 00000000000000]
y_5                         (xor                   ) [ 00000000000000]
xor_ln97_4                  (xor                   ) [ 00000000000000]
trunc_ln                    (partselect            ) [ 00000000000000]
tmp_15                      (bitselect             ) [ 00000000000000]
y_6                         (xor                   ) [ 00000000000000]
tmp_16                      (bitselect             ) [ 00000000000000]
xor_ln100                   (xor                   ) [ 00000000000000]
xor_ln100_5                 (xor                   ) [ 00000000000000]
xor_ln100_6                 (xor                   ) [ 00000000000000]
xor_ln100_7                 (xor                   ) [ 00000000000000]
xor_ln100_8                 (xor                   ) [ 00000000000000]
zext_ln100                  (zext                  ) [ 00000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 00000000001000]
zext_ln68                   (zext                  ) [ 00000000000000]
zext_ln68_14                (zext                  ) [ 00000000000000]
temp_load_9                 (load                  ) [ 00000000000000]
add_ln68                    (add                   ) [ 00000000001000]
zext_ln68_16                (zext                  ) [ 00000000000000]
icmp_ln68                   (icmp                  ) [ 00000000000000]
zext_ln68_17                (zext                  ) [ 00000000000000]
tmp_19                      (partselect            ) [ 00000000000000]
sub_ln68                    (sub                   ) [ 00000000000000]
xor_ln68_4                  (xor                   ) [ 00000000000000]
sub_ln68_4                  (sub                   ) [ 00000000000000]
select_ln68                 (select                ) [ 00000000000000]
select_ln68_7               (select                ) [ 00000000000000]
select_ln68_8               (select                ) [ 00000000000000]
sub_ln68_5                  (sub                   ) [ 00000000000000]
zext_ln68_18                (zext                  ) [ 00000000000000]
zext_ln68_19                (zext                  ) [ 00000000000000]
lshr_ln68                   (lshr                  ) [ 00000000000000]
lshr_ln68_3                 (lshr                  ) [ 00000000000000]
and_ln68_4                  (and                   ) [ 00000000000000]
trunc_ln68                  (trunc                 ) [ 00000000000000]
xor_ln68                    (xor                   ) [ 00000000000000]
zext_ln68_2                 (zext                  ) [ 00000000000000]
shl_ln68                    (shl                   ) [ 00000000000000]
xor_ln68_2                  (xor                   ) [ 00000000000000]
shl_ln68_2                  (shl                   ) [ 00000000000000]
and_ln68                    (and                   ) [ 00000000000000]
or_ln68                     (or                    ) [ 00000000001000]
icmp_ln68_2                 (icmp                  ) [ 00000000001000]
zext_ln68_20                (zext                  ) [ 00000000000000]
zext_ln68_21                (zext                  ) [ 00000000000000]
xor_ln68_5                  (xor                   ) [ 00000000000000]
select_ln68_9               (select                ) [ 00000000000000]
select_ln68_10              (select                ) [ 00000000000000]
select_ln68_11              (select                ) [ 00000000000000]
sub_ln68_6                  (sub                   ) [ 00000000000000]
zext_ln68_22                (zext                  ) [ 00000000000000]
zext_ln68_23                (zext                  ) [ 00000000000000]
zext_ln68_24                (zext                  ) [ 00000000000000]
shl_ln68_5                  (shl                   ) [ 00000000000000]
tmp_20                      (partselect            ) [ 00000000000000]
select_ln68_12              (select                ) [ 00000000000000]
shl_ln68_6                  (shl                   ) [ 00000000000000]
lshr_ln68_4                 (lshr                  ) [ 00000000000000]
and_ln68_5                  (and                   ) [ 00000000000000]
and_ln68_6                  (and                   ) [ 00000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 00000000000000]
zext_ln68_25                (zext                  ) [ 00000000000000]
shl_ln68_7                  (shl                   ) [ 00000000000000]
store_ln68                  (store                 ) [ 00000000000000]
empty_38                    (specregionend         ) [ 00000000000000]
br_ln129                    (br                    ) [ 01111111111000]
loop_0_0                    (phi                   ) [ 00000000000100]
icmp_ln139                  (icmp                  ) [ 00000000000110]
empty_39                    (speclooptripcount     ) [ 00000000000000]
br_ln139                    (br                    ) [ 00000000000000]
trunc_ln139                 (trunc                 ) [ 00000000000000]
zext_ln142                  (zext                  ) [ 00000000000110]
temp_addr                   (getelementptr         ) [ 00000000000110]
or_ln139                    (or                    ) [ 00000000000000]
zext_ln142_2                (zext                  ) [ 00000000000110]
temp_addr_1                 (getelementptr         ) [ 00000000000110]
add_ln139                   (add                   ) [ 00100000000110]
specloopname_ln141          (specloopname          ) [ 00000000000000]
tmp_5                       (specregionbegin       ) [ 00000000000000]
specpipeline_ln141          (specpipeline          ) [ 00000000000000]
temp_load                   (load                  ) [ 00000000000000]
state_addr                  (getelementptr         ) [ 00000000000000]
store_ln142                 (store                 ) [ 00000000000000]
empty_40                    (specregionend         ) [ 00000000000000]
temp_load_1                 (load                  ) [ 00000000000000]
state_addr_2                (getelementptr         ) [ 00000000000000]
store_ln142                 (store                 ) [ 00000000000000]
br_ln139                    (br                    ) [ 00100000000110]
ret_ln143                   (ret                   ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_matrix2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1137"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="prod_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="matrix_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="14" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="prod_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_addr_3_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="3" slack="0"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
<pin id="174" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 state_load_1/3 store_ln142/12 store_ln142/12 "/>
</bind>
</comp>

<comp id="151" class="1004" name="temp_matrix2_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="14" slack="0"/>
<pin id="155" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
<pin id="186" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix2_load/3 temp_matrix2_load_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="state_addr_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp_matrix2_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="prod_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="1"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="6" slack="0"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
<pin id="209" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln134/4 store_ln134/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="prod_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="2" slack="1"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="prod_addr_5_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_5/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="temp_addr_10_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_10/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="244" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
<pin id="246" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_9/7 store_ln68/10 temp_load/11 temp_load_1/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="temp_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="temp_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="2" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="state_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="1"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="state_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="1"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="bitNumber_assign_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitNumber_assign_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_0_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_0_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_0_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="x_0_i_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_0_i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_0_i_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="loop_0_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="loop_0_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0_0/11 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln129_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln129_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln133_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="shl_ln_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln130_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln130_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln130_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln133_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="1"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln134_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_6/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln134_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln134_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="2"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln134_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_7/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln130_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln133_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="1"/>
<pin id="396" dir="0" index="2" bw="2" slack="0"/>
<pin id="397" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln134_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_8/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln134_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln134_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="2"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln134_9_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_9/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln130_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln134_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln134_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln87_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln87_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="i_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="4"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="4" slack="0"/>
<pin id="461" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_18_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="4"/>
<pin id="469" dir="0" index="2" bw="4" slack="0"/>
<pin id="470" dir="0" index="3" bw="4" slack="0"/>
<pin id="471" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln68_15_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_15/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="x_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_2/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="lshr_ln_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln95_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln95_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_12_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln95_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95_2/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln95_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_6/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="y_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lshr_ln4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="30" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln96_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="30" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_13_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln96_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="24" slack="0"/>
<pin id="557" dir="0" index="1" bw="24" slack="0"/>
<pin id="558" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln96_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="24" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="6" slack="0"/>
<pin id="566" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_2/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="y_4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_4/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="lshr_ln5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="28" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="4" slack="0"/>
<pin id="581" dir="0" index="3" bw="6" slack="0"/>
<pin id="582" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln97_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="28" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln97_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="24" slack="0"/>
<pin id="601" dir="0" index="1" bw="24" slack="0"/>
<pin id="602" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln97_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="24" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_2/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="y_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_5/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln97_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="0"/>
<pin id="623" dir="0" index="1" bw="24" slack="0"/>
<pin id="624" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97_4/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="24" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="5" slack="0"/>
<pin id="631" dir="0" index="3" bw="6" slack="0"/>
<pin id="632" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_15_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="y_6_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="24" slack="0"/>
<pin id="647" dir="0" index="1" bw="24" slack="0"/>
<pin id="648" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_6/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_16_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="24" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln100_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln100_5_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_5/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="xor_ln100_6_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_6/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="xor_ln100_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_7/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln100_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_8/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln100_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln68_cast_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="1"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln68_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln68_14_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_14/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln68_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="0"/>
<pin id="711" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln68_16_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_16/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln68_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="0"/>
<pin id="720" dir="0" index="1" bw="6" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln68_17_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_17/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_19_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="6" slack="0"/>
<pin id="732" dir="0" index="3" bw="1" slack="0"/>
<pin id="733" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln68_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="xor_ln68_4_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="0" index="1" bw="6" slack="0"/>
<pin id="747" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_4/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln68_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="0" index="1" bw="5" slack="0"/>
<pin id="753" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_4/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln68_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="6" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln68_7_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="0"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_7/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="select_ln68_8_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_8/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sub_ln68_5_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="0" index="1" bw="6" slack="0"/>
<pin id="783" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_5/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln68_18_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_18/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln68_19_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="0"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_19/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="lshr_ln68_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="lshr_ln68_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="6" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_3/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="and_ln68_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_4/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln68_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln68_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="5"/>
<pin id="818" dir="0" index="1" bw="3" slack="0"/>
<pin id="819" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln68_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="shl_ln68_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="3" slack="0"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln68_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="shl_ln68_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="3" slack="0"/>
<pin id="840" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln68_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="or_ln68_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln68_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="0"/>
<pin id="857" dir="0" index="1" bw="6" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln68_20_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_20/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln68_21_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_21/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="xor_ln68_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="0"/>
<pin id="869" dir="0" index="1" bw="6" slack="0"/>
<pin id="870" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_5/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln68_9_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="0" index="2" bw="6" slack="1"/>
<pin id="877" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_9/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln68_10_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="0" index="1" bw="6" slack="1"/>
<pin id="882" dir="0" index="2" bw="6" slack="0"/>
<pin id="883" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_10/10 "/>
</bind>
</comp>

<comp id="885" class="1004" name="select_ln68_11_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="6" slack="0"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_11/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sub_ln68_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="0" index="1" bw="6" slack="0"/>
<pin id="895" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_6/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln68_22_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="6" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_22/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln68_23_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_23/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln68_24_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_24/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="shl_ln68_5_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="6" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_5/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_20_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="1" slack="0"/>
<pin id="921" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="926" class="1004" name="select_ln68_12_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_12/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="shl_ln68_6_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="6" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_6/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="lshr_ln68_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="6" slack="0"/>
<pin id="942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_4/10 "/>
</bind>
</comp>

<comp id="945" class="1004" name="and_ln68_5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_5/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="and_ln68_6_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_6/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln68_25_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="2" slack="2"/>
<pin id="960" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_25/10 "/>
</bind>
</comp>

<comp id="961" class="1004" name="shl_ln68_7_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="2" slack="0"/>
<pin id="964" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_7/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln139_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="0"/>
<pin id="970" dir="0" index="1" bw="3" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="trunc_ln139_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln142_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="3" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/11 "/>
</bind>
</comp>

<comp id="983" class="1004" name="or_ln139_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="2" slack="0"/>
<pin id="985" dir="0" index="1" bw="2" slack="0"/>
<pin id="986" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln142_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="2" slack="0"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/11 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln139_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="0"/>
<pin id="996" dir="0" index="1" bw="3" slack="0"/>
<pin id="997" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/11 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="matrix_offset_read_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="2"/>
<pin id="1002" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="1006" class="1005" name="prod_addr_2_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="3"/>
<pin id="1008" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="icmp_ln129_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="i_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="trunc_ln129_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="5"/>
<pin id="1022" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="trunc_ln133_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="1"/>
<pin id="1027" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="shl_ln_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="1"/>
<pin id="1032" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln130_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="zext_ln134_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="64" slack="1"/>
<pin id="1041" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="state_addr_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="1"/>
<pin id="1046" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="temp_matrix2_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="14" slack="1"/>
<pin id="1051" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="zext_ln134_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="1"/>
<pin id="1056" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="state_addr_4_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="1"/>
<pin id="1061" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="temp_matrix2_addr_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="14" slack="1"/>
<pin id="1066" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="add_ln130_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="3" slack="0"/>
<pin id="1071" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="x_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1082" class="1005" name="prod_addr_5_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="1"/>
<pin id="1084" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_5 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="i_2_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="0"/>
<pin id="1089" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_17_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="2" slack="1"/>
<pin id="1094" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="temp_addr_10_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="6" slack="1"/>
<pin id="1100" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_10 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="x_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="zext_ln68_cast_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="5" slack="1"/>
<pin id="1110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln68_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="6" slack="1"/>
<pin id="1115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="or_ln68_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="1"/>
<pin id="1121" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln68_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="icmp_ln139_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="1"/>
<pin id="1134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="zext_ln142_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="1"/>
<pin id="1138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="temp_addr_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="6" slack="1"/>
<pin id="1143" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1146" class="1005" name="zext_ln142_2_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="temp_addr_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="1"/>
<pin id="1153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln139_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="3" slack="0"/>
<pin id="1158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="116" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="224" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="256"><net_src comp="248" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="224" pin="7"/><net_sink comp="145" pin=4"/></net>

<net id="265"><net_src comp="257" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="298"><net_src comp="292" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="270" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="270" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="270" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="270" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="282" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="282" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="282" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="282" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="391"><net_src comp="355" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="387" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="282" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="158" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="145" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="425" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="436"><net_src comp="158" pin="7"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="145" pin="7"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="194" pin=4"/></net>

<net id="442"><net_src comp="303" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="448"><net_src comp="303" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="303" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="266" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="60" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="266" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="485"><net_src comp="194" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="289" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="289" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="289" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="289" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="289" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="289" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="531"><net_src comp="497" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="289" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="72" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="74" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="527" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="517" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="513" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="527" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="543" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="527" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="64" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="72" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="590"><net_src comp="577" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="571" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="561" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="555" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="571" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="64" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="619"><net_src comp="587" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="571" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="605" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="599" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="76" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="615" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="90" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="74" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="615" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="90" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="627" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="621" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="92" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="94" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="501" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="547" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="505" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="637" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="651" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="591" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="665" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="96" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="32" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="693" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="693" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="98" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="700" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="704" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="693" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="100" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="224" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="72" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="50" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="742"><net_src comp="724" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="708" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="724" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="102" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="708" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="724" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="718" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="738" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="750" pin="2"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="718" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="728" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="224" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="718" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="744" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="724" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="102" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="756" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="772" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="780" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="764" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="786" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="46" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="790" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="794" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="104" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="816" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="20" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="106" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="689" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="821" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="812" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="831" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="837" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="704" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="714" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="871"><net_src comp="861" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="102" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="861" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="867" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="891"><net_src comp="861" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="896"><net_src comp="102" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="873" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="885" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="879" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="892" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="864" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="898" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="100" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="72" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="50" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="931"><net_src comp="916" pin="4"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="910" pin="2"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="46" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="902" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="46" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="906" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="933" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="926" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="945" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="951" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="965"><net_src comp="110" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="967"><net_src comp="961" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="972"><net_src comp="314" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="34" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="314" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="314" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="987"><net_src comp="974" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="38" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="998"><net_src comp="40" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="314" pin="4"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="124" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1009"><net_src comp="130" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1014"><net_src comp="321" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="327" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1023"><net_src comp="333" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1028"><net_src comp="337" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1033"><net_src comp="341" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1038"><net_src comp="349" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="372" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1047"><net_src comp="138" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1052"><net_src comp="151" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1057"><net_src comp="404" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1062"><net_src comp="164" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="1067"><net_src comp="176" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1072"><net_src comp="419" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1077"><net_src comp="194" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1085"><net_src comp="211" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1090"><net_src comp="450" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1095"><net_src comp="456" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1101"><net_src comp="218" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1106"><net_src comp="481" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1111"><net_src comp="693" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1116"><net_src comp="708" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1122"><net_src comp="849" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1127"><net_src comp="855" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1135"><net_src comp="968" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="978" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1144"><net_src comp="230" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1149"><net_src comp="989" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1154"><net_src comp="237" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1159"><net_src comp="994" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
	Port: temp_matrix2 | {}
 - Input state : 
	Port: matrix_mul : output_r | {3 4 }
	Port: matrix_mul : matrix_offset | {1 }
	Port: matrix_mul : temp_matrix2 | {3 4 }
  - Chain level:
	State 1
		prod_addr_2 : 1
	State 2
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
		trunc_ln129 : 1
		trunc_ln133 : 1
		shl_ln : 2
	State 3
		icmp_ln130 : 1
		br_ln130 : 2
		trunc_ln130 : 1
		zext_ln130 : 1
		add_ln133 : 2
		zext_ln134_6 : 3
		zext_ln134 : 1
		state_addr_3 : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_7 : 5
		temp_matrix2_addr : 6
		temp_matrix2_load : 7
		or_ln130 : 2
		add_ln133_1 : 2
		zext_ln134_8 : 3
		zext_ln134_1 : 2
		state_addr_4 : 3
		state_load_1 : 4
		add_ln134_2 : 4
		zext_ln134_9 : 5
		temp_matrix2_addr_1 : 6
		temp_matrix2_load_1 : 7
		add_ln130 : 1
	State 4
		and_ln134 : 1
		store_ln134 : 1
		empty_36 : 1
		and_ln134_1 : 1
		store_ln134 : 1
	State 5
	State 6
	State 7
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_5 : 2
		prod_load : 3
		i_2 : 1
		zext_ln68_15 : 1
		temp_addr_10 : 2
		temp_load_9 : 3
	State 8
		x_2 : 1
	State 9
		zext_ln95 : 1
		y : 2
		lshr_ln4 : 2
		zext_ln96 : 3
		tmp_13 : 2
		xor_ln96 : 1
		trunc_ln96_2 : 2
		y_4 : 4
		lshr_ln5 : 4
		zext_ln97 : 5
		tmp_14 : 4
		xor_ln97 : 3
		trunc_ln97_2 : 4
		y_5 : 6
		xor_ln97_4 : 5
		trunc_ln : 6
		tmp_15 : 6
		y_6 : 7
		tmp_16 : 7
		xor_ln100 : 3
		xor_ln100_5 : 3
		xor_ln100_6 : 8
		xor_ln100_7 : 8
		xor_ln100_8 : 8
		zext_ln100 : 8
		zext_ln68 : 1
		zext_ln68_14 : 1
		add_ln68 : 2
		zext_ln68_16 : 3
		icmp_ln68 : 4
		zext_ln68_17 : 1
		tmp_19 : 1
		sub_ln68 : 3
		xor_ln68_4 : 2
		sub_ln68_4 : 3
		select_ln68 : 5
		select_ln68_7 : 5
		select_ln68_8 : 5
		sub_ln68_5 : 6
		zext_ln68_18 : 6
		zext_ln68_19 : 7
		lshr_ln68 : 7
		lshr_ln68_3 : 8
		and_ln68_4 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_2 : 2
		shl_ln68_2 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_2 : 4
	State 10
		xor_ln68_5 : 1
		select_ln68_9 : 1
		select_ln68_10 : 1
		select_ln68_11 : 1
		sub_ln68_6 : 2
		zext_ln68_22 : 2
		zext_ln68_23 : 2
		zext_ln68_24 : 3
		shl_ln68_5 : 3
		tmp_20 : 4
		select_ln68_12 : 5
		shl_ln68_6 : 3
		lshr_ln68_4 : 4
		and_ln68_5 : 5
		and_ln68_6 : 6
		shl_ln68_7 : 1
		store_ln68 : 6
	State 11
		icmp_ln139 : 1
		br_ln139 : 2
		trunc_ln139 : 1
		zext_ln142 : 1
		temp_addr : 2
		temp_load : 3
		or_ln139 : 2
		zext_ln142_2 : 2
		temp_addr_1 : 3
		temp_load_1 : 4
		add_ln139 : 1
	State 12
		store_ln142 : 1
		empty_40 : 1
		store_ln142 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_2_fu_481           |    0    |    32   |
|          |            y_fu_527            |    0    |    32   |
|          |         xor_ln96_fu_555        |    0    |    24   |
|          |           y_4_fu_571           |    0    |    32   |
|          |         xor_ln97_fu_599        |    0    |    24   |
|          |           y_5_fu_615           |    0    |    32   |
|          |        xor_ln97_4_fu_621       |    0    |    24   |
|          |           y_6_fu_645           |    0    |    24   |
|    xor   |        xor_ln100_fu_659        |    0    |    2    |
|          |       xor_ln100_5_fu_665       |    0    |    2    |
|          |       xor_ln100_6_fu_671       |    0    |    2    |
|          |       xor_ln100_7_fu_677       |    0    |    2    |
|          |       xor_ln100_8_fu_683       |    0    |    2    |
|          |        xor_ln68_4_fu_744       |    0    |    6    |
|          |         xor_ln68_fu_816        |    0    |    3    |
|          |        xor_ln68_2_fu_831       |    0    |    8    |
|          |        xor_ln68_5_fu_867       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_425        |    0    |    32   |
|          |       and_ln134_1_fu_432       |    0    |    32   |
|    and   |        and_ln68_4_fu_806       |    0    |    32   |
|          |         and_ln68_fu_843        |    0    |    8    |
|          |        and_ln68_5_fu_945       |    0    |    32   |
|          |        and_ln68_6_fu_951       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_794        |    0    |   101   |
|   lshr   |       lshr_ln68_3_fu_800       |    0    |    13   |
|          |       lshr_ln68_4_fu_939       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_327            |    0    |    15   |
|          |        add_ln133_fu_363        |    0    |    16   |
|          |        add_ln134_fu_377        |    0    |    21   |
|    add   |       add_ln134_2_fu_409       |    0    |    21   |
|          |        add_ln130_fu_419        |    0    |    12   |
|          |           i_2_fu_450           |    0    |    12   |
|          |         add_ln68_fu_708        |    0    |    15   |
|          |        add_ln139_fu_994        |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_756       |    0    |    6    |
|          |      select_ln68_7_fu_764      |    0    |    32   |
|          |      select_ln68_8_fu_772      |    0    |    6    |
|  select  |      select_ln68_9_fu_873      |    0    |    6    |
|          |      select_ln68_10_fu_879     |    0    |    6    |
|          |      select_ln68_11_fu_885     |    0    |    6    |
|          |      select_ln68_12_fu_926     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln129_fu_321       |    0    |    11   |
|          |        icmp_ln130_fu_349       |    0    |    9    |
|   icmp   |        icmp_ln87_fu_444        |    0    |    9    |
|          |        icmp_ln68_fu_718        |    0    |    11   |
|          |       icmp_ln68_2_fu_855       |    0    |    11   |
|          |        icmp_ln139_fu_968       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_738        |    0    |    15   |
|    sub   |        sub_ln68_4_fu_750       |    0    |    15   |
|          |        sub_ln68_5_fu_780       |    0    |    15   |
|          |        sub_ln68_6_fu_892       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_825        |    0    |    10   |
|          |        shl_ln68_2_fu_837       |    0    |    10   |
|    shl   |        shl_ln68_5_fu_910       |    0    |    19   |
|          |        shl_ln68_6_fu_933       |    0    |    13   |
|          |        shl_ln68_7_fu_961       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |         or_ln130_fu_387        |    0    |    0    |
|    or    |         or_ln68_fu_849         |    0    |    8    |
|          |         or_ln139_fu_983        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_124 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln129_fu_333       |    0    |    0    |
|          |       trunc_ln133_fu_337       |    0    |    0    |
|          |       trunc_ln130_fu_355       |    0    |    0    |
|   trunc  |        trunc_ln95_fu_501       |    0    |    0    |
|          |       trunc_ln95_2_fu_513      |    0    |    0    |
|          |        trunc_ln68_fu_812       |    0    |    0    |
|          |       trunc_ln139_fu_974       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          shl_ln_fu_341         |    0    |    0    |
|bitconcatenate|       add_ln133_1_fu_393       |    0    |    0    |
|          |      zext_ln68_cast_fu_693     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_359       |    0    |    0    |
|          |       zext_ln134_6_fu_368      |    0    |    0    |
|          |        zext_ln134_fu_372       |    0    |    0    |
|          |       zext_ln134_7_fu_382      |    0    |    0    |
|          |       zext_ln134_8_fu_400      |    0    |    0    |
|          |       zext_ln134_1_fu_404      |    0    |    0    |
|          |       zext_ln134_9_fu_414      |    0    |    0    |
|          |        zext_ln87_fu_439        |    0    |    0    |
|          |       zext_ln68_15_fu_476      |    0    |    0    |
|          |        zext_ln95_fu_497        |    0    |    0    |
|          |        zext_ln96_fu_543        |    0    |    0    |
|          |        zext_ln97_fu_587        |    0    |    0    |
|          |        zext_ln100_fu_689       |    0    |    0    |
|   zext   |        zext_ln68_fu_700        |    0    |    0    |
|          |       zext_ln68_14_fu_704      |    0    |    0    |
|          |       zext_ln68_16_fu_714      |    0    |    0    |
|          |       zext_ln68_17_fu_724      |    0    |    0    |
|          |       zext_ln68_18_fu_786      |    0    |    0    |
|          |       zext_ln68_19_fu_790      |    0    |    0    |
|          |       zext_ln68_2_fu_821       |    0    |    0    |
|          |       zext_ln68_20_fu_861      |    0    |    0    |
|          |       zext_ln68_21_fu_864      |    0    |    0    |
|          |       zext_ln68_22_fu_898      |    0    |    0    |
|          |       zext_ln68_23_fu_902      |    0    |    0    |
|          |       zext_ln68_24_fu_906      |    0    |    0    |
|          |       zext_ln68_25_fu_958      |    0    |    0    |
|          |        zext_ln142_fu_978       |    0    |    0    |
|          |       zext_ln142_2_fu_989      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_17_fu_456         |    0    |    0    |
|          |          tmp_18_fu_466         |    0    |    0    |
|          |         lshr_ln_fu_487         |    0    |    0    |
|          |       trunc_ln95_6_fu_517      |    0    |    0    |
|          |         lshr_ln4_fu_533        |    0    |    0    |
|partselect|       trunc_ln96_2_fu_561      |    0    |    0    |
|          |         lshr_ln5_fu_577        |    0    |    0    |
|          |       trunc_ln97_2_fu_605      |    0    |    0    |
|          |         trunc_ln_fu_627        |    0    |    0    |
|          |          tmp_19_fu_728         |    0    |    0    |
|          |          tmp_20_fu_916         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_12_fu_505         |    0    |    0    |
|          |          tmp_13_fu_547         |    0    |    0    |
| bitselect|          tmp_14_fu_591         |    0    |    0    |
|          |          tmp_15_fu_637         |    0    |    0    |
|          |          tmp_16_fu_651         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   956   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    2   |    0   |    0   |    0   |
|temp|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln130_reg_1069     |    3   |
|     add_ln139_reg_1156     |    3   |
|      add_ln68_reg_1113     |    6   |
|  bitNumber_assign_reg_266  |    8   |
|        i_0_i_reg_299       |    3   |
|        i_2_reg_1087        |    3   |
|         i_reg_1015         |    8   |
|     icmp_ln129_reg_1011    |    1   |
|     icmp_ln130_reg_1035    |    1   |
|     icmp_ln139_reg_1132    |    1   |
|    icmp_ln68_2_reg_1124    |    1   |
|        j_0_0_reg_278       |    3   |
|      loop_0_0_reg_310      |    3   |
| matrix_offset_read_reg_1000|   14   |
|      or_ln68_reg_1119      |    8   |
|    prod_addr_2_reg_1006    |    6   |
|    prod_addr_5_reg_1082    |    6   |
|       shl_ln_reg_1030      |    9   |
|    state_addr_3_reg_1044   |    3   |
|    state_addr_4_reg_1059   |    3   |
|    temp_addr_10_reg_1098   |    6   |
|    temp_addr_1_reg_1151    |    6   |
|     temp_addr_reg_1141     |    6   |
|temp_matrix2_addr_1_reg_1064|   14   |
| temp_matrix2_addr_reg_1049 |   14   |
|       tmp_17_reg_1092      |    2   |
|    trunc_ln129_reg_1020    |    3   |
|    trunc_ln133_reg_1025    |    7   |
|        x_0_i_reg_289       |   32   |
|        x_2_reg_1103        |   32   |
|         x_reg_1074         |   32   |
|    zext_ln134_1_reg_1054   |   64   |
|     zext_ln134_reg_1039    |   64   |
|    zext_ln142_2_reg_1146   |   64   |
|     zext_ln142_reg_1136    |   64   |
|   zext_ln68_cast_reg_1108  |    5   |
+----------------------------+--------+
|            Total           |   508  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_145    |  p0  |   3  |   3  |    9   ||    15   |
|     grp_access_fu_145    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_158    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_158    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_194    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_194    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_224    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_224    |  p2  |   3  |   0  |    0   ||    15   |
| bitNumber_assign_reg_266 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   89   || 12.7605 ||   117   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   956  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   117  |    -   |
|  Register |    -   |    -   |   508  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   508  |  1073  |    0   |
+-----------+--------+--------+--------+--------+--------+
