{
  "Top": "nn_fpga_top",
  "RtlTop": "nn_fpga_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "nn_fpga_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_idx": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "image_idx",
          "name": "image_idx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "led_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<4>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "led_out",
          "name": "led_out",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nn_fpga_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "52591 ~ 58351",
    "Latency": "52590"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nn_fpga_top",
    "Version": "1.0",
    "DisplayName": "Nn_fpga_top",
    "Revision": "2114363002",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nn_fpga_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/types.h",
      "..\/..\/weights.h",
      "..\/..\/mlp.cpp",
      "..\/..\/biases.h",
      "..\/..\/images.h",
      "..\/..\/mlp.h"
    ],
    "TestBench": ["..\/..\/mlp_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nn_fpga_top_B1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/nn_fpga_top_ctlz_16_16_1_1.vhd",
      "impl\/vhdl\/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_exp_generic_double_s.vhd",
      "impl\/vhdl\/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.vhd",
      "impl\/vhdl\/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.vhd",
      "impl\/vhdl\/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.vhd",
      "impl\/vhdl\/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_fpga_top_generic_tanh_float_s.vhd",
      "impl\/vhdl\/nn_fpga_top_h1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nn_fpga_top_image_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mul_4ns_11ns_13_1_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/nn_fpga_top_mul_50ns_50ns_99_5_1.vhd",
      "impl\/vhdl\/nn_fpga_top_my_tanh.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2.vhd",
      "impl\/vhdl\/nn_fpga_top_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nn_fpga_top_sparsemux_9_3_64_1_1.vhd",
      "impl\/vhdl\/nn_fpga_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nn_fpga_top_B1_ROM_AUTO_1R.dat",
      "impl\/verilog\/nn_fpga_top_B1_ROM_AUTO_1R.v",
      "impl\/verilog\/nn_fpga_top_ctlz_16_16_1_1.v",
      "impl\/verilog\/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s.v",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat",
      "impl\/verilog\/nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v",
      "impl\/verilog\/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/nn_fpga_top_generic_tanh_float_s.v",
      "impl\/verilog\/nn_fpga_top_h1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nn_fpga_top_image_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.v",
      "impl\/verilog\/nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.v",
      "impl\/verilog\/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/nn_fpga_top_mul_4ns_11ns_13_1_1.v",
      "impl\/verilog\/nn_fpga_top_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/nn_fpga_top_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/nn_fpga_top_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/nn_fpga_top_mul_50ns_50ns_99_5_1.v",
      "impl\/verilog\/nn_fpga_top_my_tanh.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.dat",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.dat",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.dat",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.dat",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.v",
      "impl\/verilog\/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2.v",
      "impl\/verilog\/nn_fpga_top_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nn_fpga_top_sparsemux_9_3_64_1_1.v",
      "impl\/verilog\/nn_fpga_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/nn_fpga_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "image_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"image_idx": "DATA"},
      "ports": ["image_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "image_idx"
        }]
    },
    "led_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"led_out": "DATA"},
      "ports": ["led_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "led_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "image_idx": {
      "dir": "in",
      "width": "4"
    },
    "led_out": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nn_fpga_top",
      "BindInstances": "output_U image_U h1_U mul_4ns_11ns_13_1_1_U56 add_ln29_1_fu_229_p2 icmp_ln29_fu_235_p2 add_ln29_fu_241_p2 acc_fu_267_p2 B1_U",
      "Instances": [
        {
          "ModuleName": "nn_fpga_top_Pipeline_VITIS_LOOP_63_1",
          "InstanceName": "grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157",
          "BindInstances": "icmp_ln63_fu_79_p2 add_ln63_fu_85_p2 add_ln65_fu_95_p2 test_images_U"
        },
        {
          "ModuleName": "nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2",
          "InstanceName": "grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165",
          "BindInstances": "icmp_ln45_fu_150_p2 add_ln45_1_fu_156_p2 add_ln45_fu_173_p2 icmp_ln47_fu_179_p2 select_ln45_fu_185_p3 select_ln45_1_fu_193_p3 add_ln49_1_fu_237_p2 mac_muladd_16s_9s_24ns_24_4_1_U47 select_ln45_2_fu_264_p3 mac_muladd_16s_9s_24ns_24_4_1_U47 add_ln47_fu_201_p2 icmp_ln47_1_fu_207_p2 acc_2_fu_292_p2 W2_U B2_U"
        },
        {
          "ModuleName": "nn_fpga_top_Pipeline_VITIS_LOOP_32_2",
          "InstanceName": "grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175",
          "BindInstances": "icmp_ln32_fu_110_p2 add_ln32_fu_116_p2 add_ln34_1_fu_131_p2 mac_muladd_10s_8s_24s_24_4_1_U4 mac_muladd_10s_8s_24s_24_4_1_U4 mac_muladd_10s_8s_24s_24_4_1_U4 W1_U"
        },
        {
          "ModuleName": "my_tanh",
          "InstanceName": "grp_my_tanh_fu_184",
          "BindInstances": "icmp_ln16_fu_173_p2 sub_ln16_fu_187_p2 select_ln16_fu_193_p3 ctlz_16_16_1_1_U43 sub_ln16_1_fu_232_p2 sub_ln16_2_fu_216_p2 sub_ln16_3_fu_226_p2 shl_ln16_fu_243_p2 select_ln16_1_fu_271_p3 add_ln16_fu_283_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U42 dcmp_64ns_64ns_1_2_no_dsp_1_U42 sub_ln22_fu_315_p2 shl_ln22_fu_323_p2 select_ln22_fu_350_p3 add_ln22_fu_361_p2 fpext_32ns_64_2_no_dsp_1_U41 sub_ln22_1_fu_435_p2 select_ln22_1_fu_441_p3 icmp_ln22_fu_448_p2 sub_ln22_2_fu_453_p2 icmp_ln22_1_fu_463_p2 add_ln22_1_fu_469_p2 sub_ln22_3_fu_475_p2 select_ln22_2_fu_481_p3 icmp_ln22_2_fu_489_p2 icmp_ln22_4_fu_507_p2 shl_ln22_1_fu_516_p2 select_ln22_4_fu_522_p3 icmp_ln22_3_fu_530_p2 select_ln22_5_fu_535_p3 ashr_ln22_fu_545_p2 select_ln22_3_fu_554_p3",
          "Instances": [{
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_151",
              "BindInstances": "icmp_ln36_fu_184_p2 icmp_ln45_fu_190_p2 icmp_ln46_fu_196_p2 icmp_ln46_1_fu_202_p2 and_ln46_fu_208_p2 icmp_ln51_fu_224_p2 or_ln51_fu_236_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U31 and_ln51_fu_240_p2 icmp_ln54_fu_246_p2 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 x_3_fu_263_p3 icmp_ln9_fu_281_p2 icmp_ln10_fu_287_p2 fpext_32ns_64_2_no_dsp_1_U30 dadd_64ns_64ns_64_8_full_dsp_1_U32 fptrunc_64ns_32_2_no_dsp_1_U29 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 fdiv_32ns_32ns_32_16_no_dsp_1_U28 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 xor_ln66_fu_346_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U28 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U27 icmp_ln38_fu_230_p2 select_ln38_fu_369_p3 xor_ln83_fu_305_p2 select_ln79_fu_327_p3",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89",
                  "BindInstances": "icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_917_p2 x_is_pinf_fu_922_p2 or_ln185_fu_927_p2 select_ln185_fu_932_p3 or_ln185_1_fu_939_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_1_U15 mac_muladd_16s_15ns_19s_31_4_1_U15 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_1_U10 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_1_U11 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_1_U12 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_1_U13 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_951_p2 retval_1_fu_1069_p4 icmp_ln326_fu_962_p2 out_exp_fu_967_p2 select_ln303_fu_909_p3 and_ln309_fu_987_p2 xor_ln309_fu_992_p2 and_ln309_1_fu_997_p2 or_ln309_1_fu_1002_p2 xor_ln185_fu_1008_p2 and_ln309_2_fu_1014_p2 xor_ln309_1_fu_1020_p2 and_ln309_3_fu_1026_p2 or_ln309_2_fu_1031_p2 xor_ln309_2_fu_1035_p2 or_ln309_3_fu_1041_p2 and_ln309_4_fu_1047_p2 and_ln309_5_fu_1053_p2 sparsemux_9_3_64_1_1_U14 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U"
                }]
            }]
        },
        {
          "ModuleName": "nn_fpga_top_Pipeline_VITIS_LOOP_77_2",
          "InstanceName": "grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196",
          "BindInstances": "icmp_ln77_fu_90_p2 icmp_ln78_fu_123_p2 max_val_2_fu_129_p3 max_idx_3_fu_140_p3 add_ln77_fu_101_p2"
        }
      ]
    },
    "Info": {
      "nn_fpga_top_Pipeline_VITIS_LOOP_63_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_32_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "my_tanh": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_77_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn_fpga_top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "nn_fpga_top_Pipeline_VITIS_LOOP_63_1": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.001"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "5",
          "FF": "23",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "92",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_32_2": {
        "Latency": {
          "LatencyBest": "789",
          "LatencyAvg": "789",
          "LatencyWorst": "789",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.013"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_2",
            "TripCount": "784",
            "Latency": "787",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "32",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "100",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "145",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.160"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "5",
          "DSP": "29",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "32",
          "FF": "3685",
          "AVAIL_FF": "41600",
          "UTIL_FF": "8",
          "LUT": "3341",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "40",
          "LatencyWorst": "82",
          "PipelineIIMin": "3",
          "PipelineIIMax": "82",
          "PipelineII": "3 ~ 82",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.279"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "5",
          "DSP": "37",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "41",
          "FF": "5506",
          "AVAIL_FF": "41600",
          "UTIL_FF": "13",
          "LUT": "5836",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "28",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "my_tanh": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "35",
          "LatencyWorst": "95",
          "PipelineIIMin": "5",
          "PipelineIIMax": "95",
          "PipelineII": "5 ~ 95",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.279"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "5",
          "DSP": "37",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "41",
          "FF": "6019",
          "AVAIL_FF": "41600",
          "UTIL_FF": "14",
          "LUT": "7063",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "33",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2": {
        "Latency": {
          "LatencyBest": "647",
          "LatencyAvg": "647",
          "LatencyWorst": "647",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.082"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_1_VITIS_LOOP_47_2",
            "TripCount": "640",
            "Latency": "645",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "266",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "330",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "nn_fpga_top_Pipeline_VITIS_LOOP_77_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_2",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "nn_fpga_top": {
        "Latency": {
          "LatencyBest": "52590",
          "LatencyAvg": "54510",
          "LatencyWorst": "58350",
          "PipelineIIMin": "52591",
          "PipelineIIMax": "58351",
          "PipelineII": "52591 ~ 58351",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.279"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "64",
            "LatencyMin": "51136",
            "LatencyMax": "56896",
            "Latency": "51136 ~ 56896",
            "PipelineII": "",
            "PipelineDepthMin": "799",
            "PipelineDepthMax": "889",
            "PipelineDepth": "799 ~ 889"
          }],
        "Area": {
          "BRAM_18K": "45",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "45",
          "DSP": "39",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "43",
          "FF": "6616",
          "AVAIL_FF": "41600",
          "UTIL_FF": "15",
          "LUT": "8039",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "38",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-25 01:22:38 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
