from myhdl import *

def dff(d, clk, reset, q):
  """
  dff 
  d -- input  
  clk -- clock input
  reset -- asynchronous reset input
  q -- output
  """
  @always_seq (clk.posedge, reset)
  def dfflogic():
        if reset:
            q.next = 0 
        else:
            q.next = d
            
  return dfflogic
  

q = Signal(bool(0))
d = Signal(bool(0))
clk  = Signal(bool(0))
reset = ResetSignal(0, active=0, async=True)
dff_inst = dff(d, clk, reset, q)
dff_inst = toVerilog(dff, d, clk, reset, q)
        
