# samsung-riscv
Introduction
## Hosted by
Global Academy of Technology, Electronics and Communication Engineering Department, in collaboration with VLSI System Design and the Tech Connect Club.

This workshop is part of the Digital India RISC-V Mission 2025, powered by **Samsung Semiconductor India Research (SSIR).
---

## Resource Person
Kunal Ghosh
- Founder of VLSI System Design (VSD)
- IITian with over 15 years of experience in the VLSI industry.

---

## Workshop Agenda

### Part I: From Apps to Machine Code
- Topic: How RISC-V simplifies the process of translating applications to machine code.

### Part II: Converting RISC-V Verilog
- Topic: Using open-source EDA tools to convert RISC-V Verilog RTL to GDS.

### Part III: Programming the VSD Squadron Mini RISC-V Development Board
- Topic: Hands-on programming experience with the VSD Squadron board.
---

## Workshop Details
Date: 6th & 7th January  
Venue: Global Academy of Technology, Rajarajeshwari Nagar, Bengaluru - 560098
---

## Highlights
- Certification: Certified by Samsung and VLSI System Design.
- Internship Opportunity: Secure a free internship in VLSI and Embedded Systems domain by attending the workshop.
- Hands-On Learning: Learn about cutting-edge open-source tools and RISC-V hardware.

---
## Task1
### Openlane
![openlane](https://github.com/user-attachments/assets/8702ff91-eade-43bb-8073-fb1e83ce50e3)

 ### c-based-lab
 ![c based lab](https://github.com/user-attachments/assets/feecaa36-7ea2-480b-aef4-2777e08ba3ad)

### risc-based-lab
![risc-based-lab-Ofast](https://github.com/user-attachments/assets/08e55b92-1164-4d6d-91ed-9ef70cd880fa)
---
