E:/Quartusexperiment/wys_1780_chap_66/test_wys_1780_6.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/test_wys_1780_6.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_wys_1780_6

Top level modules:
	test_wys_1780_6

} {} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6_3

Top level modules:
	wys_1780_6_3

} {} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_5.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_5.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6_4

Top level modules:
	wys_1780_6_4

} {} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v {0 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6
** Error: E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v(1): (vlog-2110) Illegal reference to net "s3".
** Error: E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v(1): (vlog-2110) Illegal reference to net "s4".
** Error: E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v(1): (vlog-2110) Illegal reference to net "s5".
** Error: E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v(1): (vlog-2110) Illegal reference to net "s6".
** Error: E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v(1): (vlog-2110) Illegal reference to net "s7".

} {4.0 9.0} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_2.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6_1

Top level modules:
	wys_1780_6_1

} {} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6_5

Top level modules:
	wys_1780_6_5

} {} {}} E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v {1 {vlog -work work -stats=none E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module wys_1780_6_2

Top level modules:
	wys_1780_6_2

} {} {}}
