Analysis & Synthesis report for Qua_BRD_EP1C6T144I7
Sun Aug 02 00:30:07 2020
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: LPM_DECODE:inst6
 12. Parameter Settings for User Entity Instance: LPM_COUNTER:inst1
 13. Parameter Settings for User Entity Instance: LPM_COUNTER:inst3
 14. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: LPM_COUNTER:inst16
 16. Parameter Settings for User Entity Instance: LPM_COUNTER:inst11
 17. Parameter Settings for User Entity Instance: LPM_COUNTER:inst4
 18. altpll Parameter Settings by Entity Instance
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Aug 02 00:30:07 2020          ;
; Quartus II 64-Bit Version   ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name               ; Qua_BRD_EP1C6T144I7                            ;
; Top-level Entity Name       ; Qua_BRD_EP1C6T144I7                            ;
; Family                      ; Cyclone                                        ;
; Total logic elements        ; 125                                            ;
; Total pins                  ; 36                                             ;
; Total virtual pins          ; 0                                              ;
; Total memory bits           ; 0                                              ;
; Total PLLs                  ; 1                                              ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP1C6T144I7         ;                     ;
; Top-level entity name                                                      ; Qua_BRD_EP1C6T144I7 ; Qua_BRD_EP1C6T144I7 ;
; Family name                                                                ; Cyclone             ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; Qua_BRD_EP1C6T144I7.bdf          ; yes             ; User Block Diagram/Schematic File  ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/Qua_BRD_EP1C6T144I7.bdf             ;
; altpll0.v                        ; yes             ; User Wizard-Generated File         ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v                           ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf          ;
; declut.inc                       ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/declut.inc              ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/altshift.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;
; aglobal110.inc                   ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc          ;
; db/decode_ave.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/decode_ave.tdf                   ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_nne.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_nne.tdf                     ;
; db/cntr_8nf.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_8nf.tdf                     ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/11.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; db/cntr_ddh.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_ddh.tdf                     ;
; db/cmpr_76c.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cmpr_76c.tdf                     ;
; db/cntr_keh.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_keh.tdf                     ;
; db/cntr_nif.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/db/cntr_nif.tdf                     ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Total logic elements                        ; 125                                                 ;
;     -- Combinational with no register       ; 31                                                  ;
;     -- Register only                        ; 1                                                   ;
;     -- Combinational with a register        ; 93                                                  ;
;                                             ;                                                     ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 22                                                  ;
;     -- 3 input functions                    ; 6                                                   ;
;     -- 2 input functions                    ; 90                                                  ;
;     -- 1 input functions                    ; 5                                                   ;
;     -- 0 input functions                    ; 1                                                   ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 37                                                  ;
;     -- arithmetic mode                      ; 88                                                  ;
;     -- qfbk mode                            ; 0                                                   ;
;     -- register cascade mode                ; 0                                                   ;
;     -- synchronous clear/load mode          ; 64                                                  ;
;     -- asynchronous clear/load mode         ; 0                                                   ;
;                                             ;                                                     ;
; Total registers                             ; 94                                                  ;
; Total logic cells in carry chains           ; 92                                                  ;
; I/O pins                                    ; 36                                                  ;
; Total PLLs                                  ; 1                                                   ;
;     -- PLLs                                 ; 1                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5] ;
; Maximum fan-out                             ; 68                                                  ;
; Total fan-out                               ; 543                                                 ;
; Average fan-out                             ; 3.35                                                ;
+---------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                            ; Library Name ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
; |Qua_BRD_EP1C6T144I7              ; 125 (6)     ; 94           ; 0           ; 36   ; 0            ; 31 (2)       ; 1 (1)             ; 93 (3)           ; 92 (0)          ; 0 (0)      ; |Qua_BRD_EP1C6T144I7                                                           ;              ;
;    |altpll0:inst|                 ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|altpll0:inst                                              ;              ;
;       |altpll:altpll_component|   ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|altpll0:inst|altpll:altpll_component                      ;              ;
;    |lpm_counter:inst11|           ; 44 (0)      ; 32           ; 0           ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 32 (0)           ; 33 (0)          ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst11                                        ;              ;
;       |cntr_keh:auto_generated|   ; 44 (33)     ; 32           ; 0           ; 0    ; 0            ; 12 (1)       ; 0 (0)             ; 32 (32)          ; 33 (33)         ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst11|cntr_keh:auto_generated                ;              ;
;          |cmpr_76c:cmpr1|         ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst11|cntr_keh:auto_generated|cmpr_76c:cmpr1 ;              ;
;    |lpm_counter:inst16|           ; 44 (0)      ; 32           ; 0           ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 32 (0)           ; 33 (0)          ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst16                                        ;              ;
;       |cntr_ddh:auto_generated|   ; 44 (33)     ; 32           ; 0           ; 0    ; 0            ; 12 (1)       ; 0 (0)             ; 32 (32)          ; 33 (33)         ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst16|cntr_ddh:auto_generated                ;              ;
;          |cmpr_76c:cmpr1|         ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst16|cntr_ddh:auto_generated|cmpr_76c:cmpr1 ;              ;
;    |lpm_counter:inst1|            ; 3 (0)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 3 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst1                                         ;              ;
;       |cntr_nne:auto_generated|   ; 3 (3)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 3 (3)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst1|cntr_nne:auto_generated                 ;              ;
;    |lpm_counter:inst3|            ; 23 (0)      ; 23           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; 23 (0)          ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst3                                         ;              ;
;       |cntr_8nf:auto_generated|   ; 23 (23)     ; 23           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 23 (23)         ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_counter:inst3|cntr_8nf:auto_generated                 ;              ;
;    |lpm_decode:inst6|             ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_decode:inst6                                          ;              ;
;       |decode_ave:auto_generated| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Qua_BRD_EP1C6T144I7|lpm_decode:inst6|decode_ave:auto_generated                ;              ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |Qua_BRD_EP1C6T144I7|altpll0:inst ; D:/GitHub/Quartus/Qua_BRD_EP1C6T144I7/altpll0.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------------------------+--------------------+
; Register name                                            ; Reason for Removal ;
+----------------------------------------------------------+--------------------+
; lpm_counter:inst4|cntr_nif:auto_generated|safe_q[0..31]  ; Lost fanout        ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[23..31] ; Lost fanout        ;
; inst68                                                   ; Lost fanout        ;
; Total Number of Removed Registers = 42                   ;                    ;
+----------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 94    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DECODE:inst6 ;
+------------------------+------------+-------------------------+
; Parameter Name         ; Value      ; Type                    ;
+------------------------+------------+-------------------------+
; LPM_WIDTH              ; 3          ; Untyped                 ;
; LPM_DECODES            ; 8          ; Untyped                 ;
; LPM_PIPELINE           ; 0          ; Untyped                 ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                 ;
; DEVICE_FAMILY          ; Cyclone    ; Untyped                 ;
; CBXI_PARAMETER         ; decode_ave ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE          ;
+------------------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst1  ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 3                 ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 8                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_nne          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst3  ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 32                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_8nf          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 9090                      ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 32                        ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK0_DIVIDE_BY                ; 55                        ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone                   ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 6                         ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone                   ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst16 ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 32                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 84                ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_ddh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst11 ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 32                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 120               ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_keh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst4  ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 32                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_nif          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 9090                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Aug 02 00:29:58 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file qua_brd_ep1c6t144i7.bdf
    Info: Found entity 1: Qua_BRD_EP1C6T144I7
Info: Found 1 design units, including 1 entities, in source file altpll0.v
    Info: Found entity 1: altpll0
Info: Elaborating entity "Qua_BRD_EP1C6T144I7" for the top level hierarchy
Warning: Pin "17" not connected
Warning: Pin "93" not connected
Warning: Pin "92" not connected
Warning: Pin "37" not connected
Warning: Pin "38" not connected
Warning: Primitive "DFF" of instance "inst50" not used
Warning: Primitive "DFF" of instance "inst67" not used
Info: Elaborating entity "LPM_DECODE" for hierarchy "LPM_DECODE:inst6"
Info: Elaborated megafunction instantiation "LPM_DECODE:inst6"
Info: Instantiated megafunction "LPM_DECODE:inst6" with the following parameter:
    Info: Parameter "LPM_DECODES" = "8"
    Info: Parameter "LPM_WIDTH" = "3"
Info: Found 1 design units, including 1 entities, in source file db/decode_ave.tdf
    Info: Found entity 1: decode_ave
Info: Elaborating entity "decode_ave" for hierarchy "LPM_DECODE:inst6|decode_ave:auto_generated"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst1"
Info: Elaborated megafunction instantiation "LPM_COUNTER:inst1"
Info: Instantiated megafunction "LPM_COUNTER:inst1" with the following parameter:
    Info: Parameter "LPM_MODULUS" = "8"
    Info: Parameter "LPM_WIDTH" = "3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_nne.tdf
    Info: Found entity 1: cntr_nne
Info: Elaborating entity "cntr_nne" for hierarchy "LPM_COUNTER:inst1|cntr_nne:auto_generated"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst3"
Info: Elaborated megafunction instantiation "LPM_COUNTER:inst3"
Info: Instantiated megafunction "LPM_COUNTER:inst3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cntr_8nf.tdf
    Info: Found entity 1: cntr_8nf
Info: Elaborating entity "cntr_8nf" for hierarchy "LPM_COUNTER:inst3|cntr_8nf:auto_generated"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "55"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "32"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "9090"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst16"
Info: Elaborated megafunction instantiation "LPM_COUNTER:inst16"
Info: Instantiated megafunction "LPM_COUNTER:inst16" with the following parameter:
    Info: Parameter "LPM_MODULUS" = "84"
    Info: Parameter "LPM_WIDTH" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ddh.tdf
    Info: Found entity 1: cntr_ddh
Info: Elaborating entity "cntr_ddh" for hierarchy "LPM_COUNTER:inst16|cntr_ddh:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_76c.tdf
    Info: Found entity 1: cmpr_76c
Info: Elaborating entity "cmpr_76c" for hierarchy "LPM_COUNTER:inst16|cntr_ddh:auto_generated|cmpr_76c:cmpr1"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst11"
Info: Elaborated megafunction instantiation "LPM_COUNTER:inst11"
Info: Instantiated megafunction "LPM_COUNTER:inst11" with the following parameter:
    Info: Parameter "LPM_MODULUS" = "120"
    Info: Parameter "LPM_WIDTH" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cntr_keh.tdf
    Info: Found entity 1: cntr_keh
Info: Elaborating entity "cntr_keh" for hierarchy "LPM_COUNTER:inst11|cntr_keh:auto_generated"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst4"
Info: Elaborated megafunction instantiation "LPM_COUNTER:inst4"
Info: Instantiated megafunction "LPM_COUNTER:inst4" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cntr_nif.tdf
    Info: Found entity 1: cntr_nif
Info: Elaborating entity "cntr_nif" for hierarchy "LPM_COUNTER:inst4|cntr_nif:auto_generated"
Info: 42 registers lost all their fanouts during netlist optimizations. The first 42 are displayed below.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[16]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[17]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[18]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[19]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[20]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[21]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[22]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[25]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[26]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[27]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[28]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[29]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[30]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst4|cntr_nif:auto_generated|safe_q[31]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[25]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[26]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[27]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[28]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[29]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[30]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[31]" lost all its fanouts during netlist optimizations.
    Info: Register "inst68" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "altpll0:inst|altpll:altpll_component|pll"
Warning: Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "143"
    Warning (15610): No output dependent on input pin "17"
    Warning (15610): No output dependent on input pin "93"
    Warning (15610): No output dependent on input pin "92"
    Warning (15610): No output dependent on input pin "37"
    Warning (15610): No output dependent on input pin "38"
Info: Implemented 162 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 28 output pins
    Info: Implemented 125 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 350 megabytes
    Info: Processing ended: Sun Aug 02 00:30:07 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


