<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>
defines: 
time_elapsed: 0.736s
ram usage: 39424 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp70tldmy/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:28</a>: No timescale set for &#34;ctu_clsp_clkgn_ssiclk&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:28</a>: Compile module &#34;work@ctu_clsp_clkgn_ssiclk&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:28</a>: Top level module &#34;work@ctu_clsp_clkgn_ssiclk&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpp70tldmy/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_clkgn_ssiclk
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp70tldmy/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp70tldmy/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_clkgn_ssiclk)
 |vpiName:work@ctu_clsp_clkgn_ssiclk
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_clkgn_ssiclk, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:28, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiDefName:work@ctu_clsp_clkgn_ssiclk
   |vpiFullName:work@ctu_clsp_clkgn_ssiclk
   |vpiPort:
   \_port: (ctu_jbi_ssiclk), line:30
     |vpiName:ctu_jbi_ssiclk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_ssiclk), line:43
         |vpiName:ctu_jbi_ssiclk
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ctu_jbi_ssiclk
         |vpiNetType:1
   |vpiPort:
   \_port: (io_pwron_rst_l), line:32
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:32
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.io_pwron_rst_l
   |vpiPort:
   \_port: (jbus_clk), line:32
     |vpiName:jbus_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk), line:32
         |vpiName:jbus_clk
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk
   |vpiPort:
   \_port: (ssiclk_enable), line:32
     |vpiName:ssiclk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ssiclk_enable), line:32
         |vpiName:ssiclk_enable
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ssiclk_enable
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_operation: , line:46
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (jbus_clk_stage1), line:46
           |vpiName:jbus_clk_stage1
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1
         |vpiOperand:
         \_ref_obj: (ctu_jbi_ssiclk), line:46
           |vpiName:ctu_jbi_ssiclk
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ctu_jbi_ssiclk
       |vpiOperand:
       \_operation: , line:47
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (ctu_jbi_ssiclk), line:47
           |vpiName:ctu_jbi_ssiclk
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ctu_jbi_ssiclk
       |vpiOperand:
       \_operation: , line:47
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:47
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (ctu_jbi_ssiclk), line:47
             |vpiName:ctu_jbi_ssiclk
             |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ctu_jbi_ssiclk
         |vpiOperand:
         \_ref_obj: (ssiclk_enable), line:47
           |vpiName:ssiclk_enable
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ssiclk_enable
     |vpiLhs:
     \_ref_obj: (jbus_clk_stage1_nxt), line:46
       |vpiName:jbus_clk_stage1_nxt
       |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1_nxt
       |vpiActual:
       \_logic_net: (jbus_clk_stage1_nxt), line:41
         |vpiName:jbus_clk_stage1_nxt
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1_nxt
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (jbus_clk_stage1_nxt), line:41
   |vpiNet:
   \_logic_net: (jbus_clk_stage1), line:42
     |vpiName:jbus_clk_stage1
     |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ctu_jbi_ssiclk), line:43
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:32
   |vpiNet:
   \_logic_net: (jbus_clk), line:32
   |vpiNet:
   \_logic_net: (ssiclk_enable), line:32
 |uhdmtopModules:
 \_module: work@ctu_clsp_clkgn_ssiclk (work@ctu_clsp_clkgn_ssiclk), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:28
   |vpiDefName:work@ctu_clsp_clkgn_ssiclk
   |vpiName:work@ctu_clsp_clkgn_ssiclk
   |vpiPort:
   \_port: (ctu_jbi_ssiclk), line:30, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiName:ctu_jbi_ssiclk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_jbi_ssiclk), line:43, parent:work@ctu_clsp_clkgn_ssiclk
         |vpiName:ctu_jbi_ssiclk
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ctu_jbi_ssiclk
         |vpiNetType:1
   |vpiPort:
   \_port: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_ssiclk
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.io_pwron_rst_l
   |vpiPort:
   \_port: (jbus_clk), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiName:jbus_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk), line:32, parent:work@ctu_clsp_clkgn_ssiclk
         |vpiName:jbus_clk
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk
   |vpiPort:
   \_port: (ssiclk_enable), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiName:ssiclk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ssiclk_enable), line:32, parent:work@ctu_clsp_clkgn_ssiclk
         |vpiName:ssiclk_enable
         |vpiFullName:work@ctu_clsp_clkgn_ssiclk.ssiclk_enable
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns (u_ctu_jbi_ssiclk_d1), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:49, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiDefName:work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns
     |vpiName:u_ctu_jbi_ssiclk_d1
     |vpiFullName:work@ctu_clsp_clkgn_ssiclk.u_ctu_jbi_ssiclk_d1
     |vpiPort:
     \_port: (din), parent:u_ctu_jbi_ssiclk_d1
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (jbus_clk_stage1_nxt), line:50
         |vpiName:jbus_clk_stage1_nxt
         |vpiActual:
         \_logic_net: (jbus_clk_stage1_nxt), line:41, parent:work@ctu_clsp_clkgn_ssiclk
           |vpiName:jbus_clk_stage1_nxt
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1_nxt
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:u_ctu_jbi_ssiclk_d1
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:51
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_jbi_ssiclk_d1
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:52
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiPort:
     \_port: (q), parent:u_ctu_jbi_ssiclk_d1
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (jbus_clk_stage1), line:53
         |vpiName:jbus_clk_stage1
         |vpiActual:
         \_logic_net: (jbus_clk_stage1), line:42, parent:work@ctu_clsp_clkgn_ssiclk
           |vpiName:jbus_clk_stage1
           |vpiFullName:work@ctu_clsp_clkgn_ssiclk.jbus_clk_stage1
           |vpiNetType:1
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_ssiclk (work@ctu_clsp_clkgn_ssiclk), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns (u_ctu_jbi_ssiclk_d2), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:54, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiDefName:work@ctu_clsp_clkgn_ssiclk::dffrl_async_ns
     |vpiName:u_ctu_jbi_ssiclk_d2
     |vpiFullName:work@ctu_clsp_clkgn_ssiclk.u_ctu_jbi_ssiclk_d2
     |vpiPort:
     \_port: (din), parent:u_ctu_jbi_ssiclk_d2
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (jbus_clk_stage1), line:55
         |vpiName:jbus_clk_stage1
         |vpiActual:
         \_logic_net: (jbus_clk_stage1), line:42, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiPort:
     \_port: (clk), parent:u_ctu_jbi_ssiclk_d2
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jbus_clk), line:56
         |vpiName:jbus_clk
         |vpiActual:
         \_logic_net: (jbus_clk), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiPort:
     \_port: (rst_l), parent:u_ctu_jbi_ssiclk_d2
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:57
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiPort:
     \_port: (q), parent:u_ctu_jbi_ssiclk_d2
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ctu_jbi_ssiclk), line:58
         |vpiName:ctu_jbi_ssiclk
         |vpiActual:
         \_logic_net: (ctu_jbi_ssiclk), line:43, parent:work@ctu_clsp_clkgn_ssiclk
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_ssiclk (work@ctu_clsp_clkgn_ssiclk), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>, line:28
   |vpiNet:
   \_logic_net: (jbus_clk_stage1_nxt), line:41, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiNet:
   \_logic_net: (jbus_clk_stage1), line:42, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiNet:
   \_logic_net: (ctu_jbi_ssiclk), line:43, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiNet:
   \_logic_net: (jbus_clk), line:32, parent:work@ctu_clsp_clkgn_ssiclk
   |vpiNet:
   \_logic_net: (ssiclk_enable), line:32, parent:work@ctu_clsp_clkgn_ssiclk
Object: \work_ctu_clsp_clkgn_ssiclk of type 3000
Object: \work_ctu_clsp_clkgn_ssiclk of type 32
Object: \ctu_jbi_ssiclk of type 44
Object: \io_pwron_rst_l of type 44
Object: \jbus_clk of type 44
Object: \ssiclk_enable of type 44
Object: \u_ctu_jbi_ssiclk_d1 of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \q of type 44
Object: \u_ctu_jbi_ssiclk_d2 of type 32
Object: \jbus_clk_stage1_nxt of type 36
Object: \jbus_clk_stage1 of type 36
Object: \ctu_jbi_ssiclk of type 36
Object: \io_pwron_rst_l of type 36
Object: \jbus_clk of type 36
Object: \ssiclk_enable of type 36
Object: \work_ctu_clsp_clkgn_ssiclk of type 32
Object:  of type 8
Object: \jbus_clk_stage1_nxt of type 608
Object: \jbus_clk_stage1_nxt of type 36
Object:  of type 39
Object:  of type 39
Object: \jbus_clk_stage1 of type 608
Object: \ctu_jbi_ssiclk of type 608
Object:  of type 39
Object: \ctu_jbi_ssiclk of type 608
Object:  of type 39
Object:  of type 39
Object: \ctu_jbi_ssiclk of type 608
Object: \ssiclk_enable of type 608
Object: \jbus_clk_stage1_nxt of type 36
Object: \jbus_clk_stage1 of type 36
Object: \ctu_jbi_ssiclk of type 36
Object: \io_pwron_rst_l of type 36
Object: \jbus_clk of type 36
Object: \ssiclk_enable of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_ssiclk&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390f3f0] str=&#39;\work_ctu_clsp_clkgn_ssiclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:30</a>.0-30.0&gt; [0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x390fab0] str=&#39;\io_pwron_rst_l&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x39233d0] str=&#39;\jbus_clk&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x39234f0] str=&#39;\ssiclk_enable&#39; input port=4
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3923670] str=&#39;\u_ctu_jbi_ssiclk_d1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ed0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3923ff0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924110] str=&#39;\jbus_clk_stage1_nxt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924370] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924490] str=&#39;\jbus_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924690] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x39247b0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x39249d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924af0] str=&#39;\jbus_clk_stage1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3924d40] str=&#39;\u_ctu_jbi_ssiclk_d2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3924ec0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925020] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925140] str=&#39;\jbus_clk_stage1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39253a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39254c0] str=&#39;\jbus_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39256c0] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39257e0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925a00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925b20] str=&#39;\ctu_jbi_ssiclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:41</a>.0-41.0&gt; [0x3925dc0] str=&#39;\jbus_clk_stage1_nxt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:42</a>.0-42.0&gt; [0x3925ee0] str=&#39;\jbus_clk_stage1&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39261e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926320] str=&#39;\jbus_clk_stage1_nxt&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39267a0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39268e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926b20] str=&#39;\jbus_clk_stage1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926ea0] str=&#39;\ctu_jbi_ssiclk&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927040]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927160] str=&#39;\ctu_jbi_ssiclk&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927360]
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927480]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927690] str=&#39;\ctu_jbi_ssiclk&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x39279e0] str=&#39;\ssiclk_enable&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x390f3f0] str=&#39;\work_ctu_clsp_clkgn_ssiclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:30</a>.0-30.0&gt; [0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x390fab0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x39233d0] str=&#39;\jbus_clk&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:32</a>.0-32.0&gt; [0x39234f0] str=&#39;\ssiclk_enable&#39; input basic_prep port=4 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3923670] str=&#39;\u_ctu_jbi_ssiclk_d1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ed0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3923ff0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924110 -&gt; 0x3925dc0] str=&#39;\jbus_clk_stage1_nxt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924370] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924490 -&gt; 0x39233d0] str=&#39;\jbus_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924690] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x39247b0 -&gt; 0x390fab0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x39249d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:49</a>.0-49.0&gt; [0x3924af0 -&gt; 0x3925ee0] str=&#39;\jbus_clk_stage1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3924d40] str=&#39;\u_ctu_jbi_ssiclk_d2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3924ec0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925020] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925140 -&gt; 0x3925ee0] str=&#39;\jbus_clk_stage1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39253a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39254c0 -&gt; 0x39233d0] str=&#39;\jbus_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39256c0] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x39257e0 -&gt; 0x390fab0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925a00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:54</a>.0-54.0&gt; [0x3925b20 -&gt; 0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:41</a>.0-41.0&gt; [0x3925dc0] str=&#39;\jbus_clk_stage1_nxt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:42</a>.0-42.0&gt; [0x3925ee0] str=&#39;\jbus_clk_stage1&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39261e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926320 -&gt; 0x3925dc0] str=&#39;\jbus_clk_stage1_nxt&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39267a0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x39268e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926b20 -&gt; 0x3925ee0] str=&#39;\jbus_clk_stage1&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:46</a>.0-46.0&gt; [0x3926ea0 -&gt; 0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927040] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927160 -&gt; 0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927360] basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927480] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x3927690 -&gt; 0x390f6a0] str=&#39;\ctu_jbi_ssiclk&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v:47</a>.0-47.0&gt; [0x39279e0 -&gt; 0x39234f0] str=&#39;\ssiclk_enable&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39237f0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923910] str=&#39;\din&#39; port=5
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ab0] str=&#39;\clk&#39; port=6
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923bf0] str=&#39;\rst_l&#39; port=7
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923d10] str=&#39;\q&#39; port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x39237f0] str=&#39;\work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923910] str=&#39;\din&#39; basic_prep port=5 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923ab0] str=&#39;\clk&#39; basic_prep port=6 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923bf0] str=&#39;\rst_l&#39; basic_prep port=7 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3923d10] str=&#39;\q&#39; basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_clkgn_ssiclk::dffrl_async_ns&#39; referenced in module `work_ctu_clsp_clkgn_ssiclk&#39; in cell `u_ctu_jbi_ssiclk_d2&#39; does not have a port named &#39;q&#39;.

</pre>
</body>