--------------------------------------------------------------------------------
Release 10.1.02 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Program Files\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/s072923/Desktop/Lab_assignment_3.2/Lab_assignment_3.2.ise
-intstyle ise -v 3 -s 7 -xml latch8_test latch8_test.ncd -o latch8_test.twr
latch8_test.pcf -ucf latch8.ucf

Design file:              latch8_test.ncd
Physical constraint file: latch8_test.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.94 2008-05-01)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |   -0.804(F)|    2.816(F)|clk_BUFGP         |   0.000|
d<1>        |   -0.791(F)|    2.802(F)|clk_BUFGP         |   0.000|
d<2>        |   -0.780(F)|    2.791(F)|clk_BUFGP         |   0.000|
d<3>        |   -0.825(F)|    2.836(F)|clk_BUFGP         |   0.000|
d<4>        |   -0.790(F)|    2.802(F)|clk_BUFGP         |   0.000|
d<5>        |   -0.782(F)|    2.795(F)|clk_BUFGP         |   0.000|
d<6>        |   -2.362(F)|    3.998(F)|clk_BUFGP         |   0.000|
d<7>        |   -0.804(F)|    2.817(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q<0>        |    9.018(F)|clk_BUFGP         |   0.000|
q<1>        |    8.910(F)|clk_BUFGP         |   0.000|
q<2>        |    8.939(F)|clk_BUFGP         |   0.000|
q<3>        |    9.007(F)|clk_BUFGP         |   0.000|
q<4>        |    8.909(F)|clk_BUFGP         |   0.000|
q<5>        |    8.953(F)|clk_BUFGP         |   0.000|
q<6>        |    7.507(F)|clk_BUFGP         |   0.000|
q<7>        |    8.930(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Feb 26 14:03:57 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



