{"vcs1":{"timestamp_begin":1678142739.364438746, "rt":0.80, "ut":0.13, "st":0.14}}
{"vcselab":{"timestamp_begin":1678142740.200769514, "rt":1.03, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1678142741.257433137, "rt":0.45, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678142739.056648476}
{"VCS_COMP_START_TIME": 1678142739.056648476}
{"VCS_COMP_END_TIME": 1678142742.382536948}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 337968}}
{"stitch_vcselab": {"peak_mem": 238992}}
