$date
	Sun Oct 23 05:51:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#310995
b11010 !
1"
#310998
b11010 &
b11010 %
1$
#310999
0"
#311002
b1101 &
b1101 %
#311006
b101000 &
b101000 %
#311010
b10100 &
b10100 %
#311014
b1010 &
b1010 %
#311018
b101 &
b101 %
#311022
b10000 &
b10000 %
#311026
b1000 &
b1000 %
#311030
b100 &
b100 %
#311034
b10 &
b10 %
#311038
b1 &
1#
b1 %
#311042
b0 &
b0 %
0#
0$
#1313105
b10 !
1"
#1313106
b10 &
b10 %
1$
#1313107
0"
#1313110
b1 &
1#
b1 %
#1313114
b0 &
b0 %
0#
0$
#2261215
b1110 !
1"
#2261218
b1110 &
b1110 %
1$
#2261219
0"
#2261222
b111 &
b111 %
#2261226
b10110 &
b10110 %
#2261230
b1011 &
b1011 %
#2261234
b100010 &
b100010 %
#2261238
b10001 &
b10001 %
#2261242
b110100 &
b110100 %
#2261246
b11010 &
b11010 %
#2261250
b1101 &
b1101 %
#2261254
b101000 &
b101000 %
#2261258
b10100 &
b10100 %
#2261262
b1010 &
b1010 %
#2261266
b101 &
b101 %
#2261270
b10000 &
b10000 %
#2261274
b1000 &
b1000 %
#2261278
b100 &
b100 %
#2261282
b10 &
b10 %
#2261286
b1 &
1#
b1 %
#2261290
b0 &
b0 %
0#
0$
#4500012
