# RiscV-LITE
VHDL design, simulation, logic synthesis and place&route of a RiscV based processor, supporting a subset of RV32I Instruction Set.

This project was developed during my Master's degree in Electronic Engineering at Politecnico di Torino, for the Integrated System Architecture course. The project was a teamwork and belongs to one of 4 laboratory experiences. Further detail are included in the PDF report present in this repository.

Team mates:
https://github.com/fpozzana
https://github.com/mariozur
