  432  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries
  216  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries
  192  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 16 ROW_BIT entries
  162  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 17 ROW_BIT entries
  120  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries
   72  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   66  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   60  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
   60  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries
   60  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries
   60  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries
   42  nbrOfRows=49152 is not a power of two
   36  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   32  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 16 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
   27  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 17 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
   24  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries
   24  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries
   24  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries
   24  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries
   20  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
   12  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
   12  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
   12  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
   12  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
   12  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
   10  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   10  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
   10  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    7  nbrOfRows=49152 is not a power of two | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3')
    6  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2')
    6  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio')
    6  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio')
    4  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    4  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    4  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    4  Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    4  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    4  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    3  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-1866_8bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR4' (normalized 'ddr4', id='MICRON_4Gb_DDR4-2400_8bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR4' (normalized 'ddr4')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    2  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 3 BANK_BIT + 0 BANKGROUP_BIT = 3 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  BankGroup bits mismatch: memspec has 4 bank groups (log2=2) but addressmapping has 0 BANKGROUP_BIT entries | Bank bits mismatch (with bank-groups): memspec has 16 banks (log2=4) but addressmapping has 2 BANK_BIT + 0 BANKGROUP_BIT = 2 bits | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'HBM2' (normalized 'hbm2', id='https://www.computerbase.de/2019-05/amd-memory-tweak-vram-oc/#bilder') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='HBM2' (normalized 'hbm2')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 131072 rows (log2=17) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_1Gbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-200_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 4096 rows (log2=12) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 128 columns (log2=7) but addressmapping has 9 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO_SDR' (normalized 'wideio', id='JEDEC_256Mb_WIDEIO_SDR-266_128bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO_SDR' (normalized 'wideio')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-400_64bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 10 COLUMN_BIT entries | Channel bits mismatch: memspec has 4 channels (log2=2) but addressmapping has 0 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 8 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 512 columns (log2=9) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'WIDEIO2' (normalized 'wideio2', id='JEDEC_4x64_2Gb_WIDEIO2-533_64bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='WIDEIO2' (normalized 'wideio2')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-0533') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1066') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-1600') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2133') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-2666') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3200') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-3733') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_512Mbx16_LPDDR4-4266') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 65536 rows (log2=16) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='JEDEC_8Gb_LPDDR4-3200_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-1066_16bit_H') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR2' (normalized 'ddr2', id='MICRON_1Gb_DDR2-800_16bit_H') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR2' (normalized 'ddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_16bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1066_8bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-1600_8bit_G_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_1Gb_DDR3-800_8bit_G') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_D_SODIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1066_64bit_G_UDIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1333_64bit_D_SODIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2GB_DDR3-1600_64bit_G_UDIMM') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1066_8bit_D_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_2s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_3s') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='MICRON_2Gb_DDR3-1600_16bit_D_mu') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-266_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 10 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Bank bits mismatch: memspec has 4 banks (log2=2) but addressmapping has 3 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 2048 columns (log2=11) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR' (normalized 'lpddr', id='MICRON_2Gb_LPDDR-333_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR' (normalized 'lpddr')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-1066-S4_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR2' (normalized 'lpddr2', id='MICRON_2Gb_LPDDR2-800-S4_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR2' (normalized 'lpddr2')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1333_32bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 16384 rows (log2=14) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR3' (normalized 'lpddr3', id='MICRON_4Gb_LPDDR3-1600_32bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR3' (normalized 'lpddr3')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | nbrOfRows=49152 is not a power of two | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'LPDDR4' (normalized 'lpddr4', id='MICRON_6Gb_LPDDR3-3200_16bit_A') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='LPDDR4' (normalized 'lpddr4')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 15 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 8192 rows (log2=13) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_stt-mram_8x2Gbx8_dimm_p1KB_rbc.json' (family 'stt-mram') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'DDR3' (normalized 'ddr3', id='SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='DDR3' (normalized 'ddr3')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.2x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-1.5x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_8x2Gbx8_dimm_p1KB_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_x16_brc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr3_x16_rbc.json' (family 'ddr3') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_ddr4_8x4Gbx8_dimm_p1KB_brc.json' (family 'ddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | addrmap defines 2 BANKGROUP_BIT entries but memspec has 1 bank groups | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_hbm2_8Gb_pc_brc.json' (family 'hbm2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 17 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_1Gbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_baroco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_robaco.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_512Mbx16_rocoba.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 16 ROW_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_lpddr4_8Gbx16_brc.json' (family 'lpddr4') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_brc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 9 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio2_4x64_4x2Gb_rbc.json' (family 'wideio2') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x1Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 14 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x1Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x256Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x256Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x2Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x2Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x4Gb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 8 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x4Gb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x512Mb_brc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 13 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_4x512Mb_rbc.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
    1  Bank bits mismatch: memspec has 8 banks (log2=3) but addressmapping has 2 BANK_BIT entries | Row bits mismatch: memspec has 32768 rows (log2=15) but addressmapping has 12 ROW_BIT entries | Column bits mismatch: memspec has 1024 columns (log2=10) but addressmapping has 7 COLUMN_BIT entries | Channel bits mismatch: memspec has 1 channels (log2=0) but addressmapping has 2 CHANNEL_BIT entries | Memory family mismatch: memspec memoryType 'STT-MRAM' (normalized 'stt-mram', id='STT-MRAM-2.0x') vs addressmapping file 'am_wideio_thermal.json' (family 'wideio') | RefreshPolicy='SameBank' is only allowed with DDR5, but memspec.memoryType='STT-MRAM' (normalized 'stt-mram')
------------------------------------------------------------
Total invalid configs counted: 13458