-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits\hdlsrc\fec_ber_hw_V2\random_number_generator_src_falling_edge.vhd
-- Created: 2022-10-27 12:01:58
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: random_number_generator_src_falling_edge
-- Source Path: fec_ber_hw_V2/Random Number Generator/concat/mask_generator/falling_edge
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY random_number_generator_src_falling_edge IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_4_0                         :   IN    std_logic;
        in_rsvd                           :   IN    std_logic;
        pulse                             :   OUT   std_logic
        );
END random_number_generator_src_falling_edge;


ARCHITECTURE rtl OF random_number_generator_src_falling_edge IS

  -- Signals
  SIGNAL Data_Type_Conversion1_out1       : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Delay15_out1                     : std_logic;
  SIGNAL Logical_Operator3_out1           : std_logic;

BEGIN
  
  Data_Type_Conversion1_out1 <= '1' WHEN in_rsvd /= '0' ELSE
      '0';

  Logical_Operator1_out1 <=  NOT Data_Type_Conversion1_out1;

  Delay15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay15_out1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_4_0 = '1' THEN
        Delay15_out1 <= Data_Type_Conversion1_out1;
      END IF;
    END IF;
  END PROCESS Delay15_process;


  Logical_Operator3_out1 <= Logical_Operator1_out1 AND Delay15_out1;

  pulse <= Logical_Operator3_out1;

END rtl;

