<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Libsetila: LPS22HB.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Libsetila
   &#160;<span id="projectnumber">v0.5.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPS22HB.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>A header file from libsetila library. It defines <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> class for communication with <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> sensor.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="ST__sensor_8h_source.html">ST_sensor.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for LPS22HB.h:</div>
<div class="dyncontent">
<div class="center"><img src="LPS22HB_8h__incl.png" border="0" usemap="#LPS22HB_8h" alt=""/></div>
<map name="LPS22HB_8h" id="LPS22HB_8h">
<area shape="rect" title="A header file from libsetila library. It defines LPS22HB class for communication with LPS22HB sensor." alt="" coords="19,5,111,32"/>
<area shape="rect" href="ST__sensor_8h.html" title="Definition of ST_Sensor class." alt="" coords="15,80,114,107"/>
<area shape="rect" href="slave__device_8h.html" title="Contains the definition of Slave_Device class." alt="" coords="5,155,124,181"/>
<area shape="rect" title=" " alt="" coords="29,229,100,256"/>
</map>
</div>
</div>
<p><a href="LPS22HB_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classLPS22HB.html">LPS22HB</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A class derived from I2CSensor class that describes <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> sensor.  <a href="classLPS22HB.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5711cec4c5c61df8213a8103588b3696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a5711cec4c5c61df8213a8103588b3696">LPS22HB_ID</a>&#160;&#160;&#160;0xB1</td></tr>
<tr class="memdesc:a5711cec4c5c61df8213a8103588b3696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the WHO_AM_I register.  <a href="LPS22HB_8h.html#a5711cec4c5c61df8213a8103588b3696">More...</a><br /></td></tr>
<tr class="separator:a5711cec4c5c61df8213a8103588b3696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925bc55332fcfa6efcbcad60c0f0b61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a925bc55332fcfa6efcbcad60c0f0b61f">LPS22HB_POWER_DOWN_MODE_DEF</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a925bc55332fcfa6efcbcad60c0f0b61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for enabling the power down/single shot mode of operation.  <a href="LPS22HB_8h.html#a925bc55332fcfa6efcbcad60c0f0b61f">More...</a><br /></td></tr>
<tr class="separator:a925bc55332fcfa6efcbcad60c0f0b61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eecf19202a688e64ded267ae55af6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ac4eecf19202a688e64ded267ae55af6f">LPS22HB_ADDR_SA0_0</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:ac4eecf19202a688e64ded267ae55af6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLS22HB <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> address when SA0 pad is contected to ground.  <a href="LPS22HB_8h.html#ac4eecf19202a688e64ded267ae55af6f">More...</a><br /></td></tr>
<tr class="separator:ac4eecf19202a688e64ded267ae55af6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac365f4ec10ae563593de1ca4a3b8d5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ac365f4ec10ae563593de1ca4a3b8d5bf">LPS22HB_ADDR_SA0_1</a>&#160;&#160;&#160;0x5D</td></tr>
<tr class="memdesc:ac365f4ec10ae563593de1ca4a3b8d5bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLS22HB <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> address when SA0 pad is connected to voltage supply.  <a href="LPS22HB_8h.html#ac365f4ec10ae563593de1ca4a3b8d5bf">More...</a><br /></td></tr>
<tr class="separator:ac365f4ec10ae563593de1ca4a3b8d5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088f9be0ef78f873a22495f90031693c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a088f9be0ef78f873a22495f90031693c">LPS22HB_INT_CFG</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:a088f9be0ef78f873a22495f90031693c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INT_CFG register address.  <a href="LPS22HB_8h.html#a088f9be0ef78f873a22495f90031693c">More...</a><br /></td></tr>
<tr class="separator:a088f9be0ef78f873a22495f90031693c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f93348270772a071c14d11b014e318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a12f93348270772a071c14d11b014e318">LPS22HB_THS_P_L</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:a12f93348270772a071c14d11b014e318"><td class="mdescLeft">&#160;</td><td class="mdescRight">THS_P_L register address.  <a href="LPS22HB_8h.html#a12f93348270772a071c14d11b014e318">More...</a><br /></td></tr>
<tr class="separator:a12f93348270772a071c14d11b014e318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad755fbf2d3792438fe6144b7ac184bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#aad755fbf2d3792438fe6144b7ac184bb">LPS22HB_THS_P_H</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:aad755fbf2d3792438fe6144b7ac184bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">THS_P_H register address.  <a href="LPS22HB_8h.html#aad755fbf2d3792438fe6144b7ac184bb">More...</a><br /></td></tr>
<tr class="separator:aad755fbf2d3792438fe6144b7ac184bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe8729d78cc65a6beb6ee79cbea9cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a6fe8729d78cc65a6beb6ee79cbea9cea">LPS22HB_WHO_AM_I</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a6fe8729d78cc65a6beb6ee79cbea9cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">WHO_AM_I register address.  <a href="LPS22HB_8h.html#a6fe8729d78cc65a6beb6ee79cbea9cea">More...</a><br /></td></tr>
<tr class="separator:a6fe8729d78cc65a6beb6ee79cbea9cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bdcffbe2e03ad4860940053d41ddfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ab3bdcffbe2e03ad4860940053d41ddfa">LPS22HB_CTRL_REG1</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ab3bdcffbe2e03ad4860940053d41ddfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL_REG1 register address.  <a href="LPS22HB_8h.html#ab3bdcffbe2e03ad4860940053d41ddfa">More...</a><br /></td></tr>
<tr class="separator:ab3bdcffbe2e03ad4860940053d41ddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaa66a1a998d2e174d3855b144cdd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a1aaa66a1a998d2e174d3855b144cdd6a">LPS22HB_CTRL_REG2</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:a1aaa66a1a998d2e174d3855b144cdd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL_REG2 register address.  <a href="LPS22HB_8h.html#a1aaa66a1a998d2e174d3855b144cdd6a">More...</a><br /></td></tr>
<tr class="separator:a1aaa66a1a998d2e174d3855b144cdd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5fcc58dd2d500c96bbd11b9617a711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a8c5fcc58dd2d500c96bbd11b9617a711">LPS22HB_CTRL_REG3</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:a8c5fcc58dd2d500c96bbd11b9617a711"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL_REG3 register address.  <a href="LPS22HB_8h.html#a8c5fcc58dd2d500c96bbd11b9617a711">More...</a><br /></td></tr>
<tr class="separator:a8c5fcc58dd2d500c96bbd11b9617a711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bde9e95dc747b5f7ad18aa2a37fab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a05bde9e95dc747b5f7ad18aa2a37fab2">LPS22HB_FIFO_CTRL</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:a05bde9e95dc747b5f7ad18aa2a37fab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_CTRL register address.  <a href="LPS22HB_8h.html#a05bde9e95dc747b5f7ad18aa2a37fab2">More...</a><br /></td></tr>
<tr class="separator:a05bde9e95dc747b5f7ad18aa2a37fab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7392ad6b5092f79e99f76010ffd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#afb7392ad6b5092f79e99f76010ffd5bc">LPS22HB_REF_P_XL</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:afb7392ad6b5092f79e99f76010ffd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">REF_P_XL register address.  <a href="LPS22HB_8h.html#afb7392ad6b5092f79e99f76010ffd5bc">More...</a><br /></td></tr>
<tr class="separator:afb7392ad6b5092f79e99f76010ffd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae87eaa9a332854a83f71157cfd6ecb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#aae87eaa9a332854a83f71157cfd6ecb1">LPS22HB_REF_P_L</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:aae87eaa9a332854a83f71157cfd6ecb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">REF_P_XL register address.  <a href="LPS22HB_8h.html#aae87eaa9a332854a83f71157cfd6ecb1">More...</a><br /></td></tr>
<tr class="separator:aae87eaa9a332854a83f71157cfd6ecb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc26f830a26609f8e59204e42726905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#adbc26f830a26609f8e59204e42726905">LPS22HB_REF_P_H</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:adbc26f830a26609f8e59204e42726905"><td class="mdescLeft">&#160;</td><td class="mdescRight">REF_P_H register address.  <a href="LPS22HB_8h.html#adbc26f830a26609f8e59204e42726905">More...</a><br /></td></tr>
<tr class="separator:adbc26f830a26609f8e59204e42726905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a66bd535b9187b4488a539e8867e27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a4a66bd535b9187b4488a539e8867e27c">LPS22HB_RPDS_L</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:a4a66bd535b9187b4488a539e8867e27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPDS_L register address.  <a href="LPS22HB_8h.html#a4a66bd535b9187b4488a539e8867e27c">More...</a><br /></td></tr>
<tr class="separator:a4a66bd535b9187b4488a539e8867e27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834b032cd99e88def9f35aa7aa9e74f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a834b032cd99e88def9f35aa7aa9e74f7">LPS22HB_RPDS_H</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:a834b032cd99e88def9f35aa7aa9e74f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPDS_H register address.  <a href="LPS22HB_8h.html#a834b032cd99e88def9f35aa7aa9e74f7">More...</a><br /></td></tr>
<tr class="separator:a834b032cd99e88def9f35aa7aa9e74f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606f471bae0748111490270504da51c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a606f471bae0748111490270504da51c5">LPS22HB_RES_CONF</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="memdesc:a606f471bae0748111490270504da51c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RES_CONF register address.  <a href="LPS22HB_8h.html#a606f471bae0748111490270504da51c5">More...</a><br /></td></tr>
<tr class="separator:a606f471bae0748111490270504da51c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc29afdc45651fb29853312281c4d7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#abc29afdc45651fb29853312281c4d7dc">LPS22HB_INT_SOURCE</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="memdesc:abc29afdc45651fb29853312281c4d7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">INT_SOURCE register address.  <a href="LPS22HB_8h.html#abc29afdc45651fb29853312281c4d7dc">More...</a><br /></td></tr>
<tr class="separator:abc29afdc45651fb29853312281c4d7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2562da081ba306a5df5ccd3546524d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a0d2562da081ba306a5df5ccd3546524d">LPS22HB_FIFO_STATUS</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="memdesc:a0d2562da081ba306a5df5ccd3546524d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_STATUS register address.  <a href="LPS22HB_8h.html#a0d2562da081ba306a5df5ccd3546524d">More...</a><br /></td></tr>
<tr class="separator:a0d2562da081ba306a5df5ccd3546524d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830d636ea5e138a40b9911e36253db19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a830d636ea5e138a40b9911e36253db19">LPS22HB_STATUS_REG</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="memdesc:a830d636ea5e138a40b9911e36253db19"><td class="mdescLeft">&#160;</td><td class="mdescRight">STATUS_REG register address.  <a href="LPS22HB_8h.html#a830d636ea5e138a40b9911e36253db19">More...</a><br /></td></tr>
<tr class="separator:a830d636ea5e138a40b9911e36253db19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595385cbd537baba98e651cffcf71d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a595385cbd537baba98e651cffcf71d9a">LPS22HB_PRESS_OUT_XL</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:a595385cbd537baba98e651cffcf71d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">POUT_XL register address.  <a href="LPS22HB_8h.html#a595385cbd537baba98e651cffcf71d9a">More...</a><br /></td></tr>
<tr class="separator:a595385cbd537baba98e651cffcf71d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d1b792b4432672aa3289f8be7a224b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a62d1b792b4432672aa3289f8be7a224b">LPS22HB_PRESS_OUT_L</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:a62d1b792b4432672aa3289f8be7a224b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRESS_OUT_L register address.  <a href="LPS22HB_8h.html#a62d1b792b4432672aa3289f8be7a224b">More...</a><br /></td></tr>
<tr class="separator:a62d1b792b4432672aa3289f8be7a224b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2780439b9c0bec615a6c0d23d9876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#adbb2780439b9c0bec615a6c0d23d9876">LPS22HB_PRESS_OUT_H</a>&#160;&#160;&#160;0x2A</td></tr>
<tr class="memdesc:adbb2780439b9c0bec615a6c0d23d9876"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRESS_OUT_H register address.  <a href="LPS22HB_8h.html#adbb2780439b9c0bec615a6c0d23d9876">More...</a><br /></td></tr>
<tr class="separator:adbb2780439b9c0bec615a6c0d23d9876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392c496620149880c24e1c513c6a4129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a392c496620149880c24e1c513c6a4129">LPS22HB_TEMP_OUT_L</a>&#160;&#160;&#160;0x2B</td></tr>
<tr class="memdesc:a392c496620149880c24e1c513c6a4129"><td class="mdescLeft">&#160;</td><td class="mdescRight">TEMP_OUT_L register address.  <a href="LPS22HB_8h.html#a392c496620149880c24e1c513c6a4129">More...</a><br /></td></tr>
<tr class="separator:a392c496620149880c24e1c513c6a4129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c32aac0b220f3b61c1cf6f59bed76f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a4c32aac0b220f3b61c1cf6f59bed76f4">LPS22HB_TEMP_OUT_H</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:a4c32aac0b220f3b61c1cf6f59bed76f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TEMP_OUT_H register address.  <a href="LPS22HB_8h.html#a4c32aac0b220f3b61c1cf6f59bed76f4">More...</a><br /></td></tr>
<tr class="separator:a4c32aac0b220f3b61c1cf6f59bed76f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88592390ca45d391117e6c2721af57f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a88592390ca45d391117e6c2721af57f2">LPS22HB_LPFP_RES</a>&#160;&#160;&#160;0x33</td></tr>
<tr class="memdesc:a88592390ca45d391117e6c2721af57f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter reset register address.  <a href="LPS22HB_8h.html#a88592390ca45d391117e6c2721af57f2">More...</a><br /></td></tr>
<tr class="separator:a88592390ca45d391117e6c2721af57f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e1d3fe458e7fb21a5910525b089d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ac5e1d3fe458e7fb21a5910525b089d0e">LPS22HB_CTRL_REG1_ODR2</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ac5e1d3fe458e7fb21a5910525b089d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR2 bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#ac5e1d3fe458e7fb21a5910525b089d0e">More...</a><br /></td></tr>
<tr class="separator:ac5e1d3fe458e7fb21a5910525b089d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62497c07ef03987c1f69a786acef7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#af62497c07ef03987c1f69a786acef7dc">LPS22HB_CTRL_REG1_ODR1</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:af62497c07ef03987c1f69a786acef7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR1 bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#af62497c07ef03987c1f69a786acef7dc">More...</a><br /></td></tr>
<tr class="separator:af62497c07ef03987c1f69a786acef7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1210b15a27e8c42a87151e9249823608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a1210b15a27e8c42a87151e9249823608">LPS22HB_CTRL_REG1_ODR0</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:a1210b15a27e8c42a87151e9249823608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR0 bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#a1210b15a27e8c42a87151e9249823608">More...</a><br /></td></tr>
<tr class="separator:a1210b15a27e8c42a87151e9249823608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca53cb05521a8d993cf3e3d73081e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a71ca53cb05521a8d993cf3e3d73081e6">LPS22HB_CTRL_REG1_EN_LPFP</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a71ca53cb05521a8d993cf3e3d73081e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable low-pass filter on pressure data when Continuous mode is used, EN_LPFP bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#a71ca53cb05521a8d993cf3e3d73081e6">More...</a><br /></td></tr>
<tr class="separator:a71ca53cb05521a8d993cf3e3d73081e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2402a05b4b980233f177a4d57bd49340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a2402a05b4b980233f177a4d57bd49340">LPS22HB_CTRL_REG1_LPFP_CFG</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a2402a05b4b980233f177a4d57bd49340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-pass configuration register, LPFP_CFG bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#a2402a05b4b980233f177a4d57bd49340">More...</a><br /></td></tr>
<tr class="separator:a2402a05b4b980233f177a4d57bd49340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d4f8c06bb2346e54d72fce1b7e6731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ab7d4f8c06bb2346e54d72fce1b7e6731">LPS22HB_CTRL_REG1_BDU</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ab7d4f8c06bb2346e54d72fce1b7e6731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update, BDU bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#ab7d4f8c06bb2346e54d72fce1b7e6731">More...</a><br /></td></tr>
<tr class="separator:ab7d4f8c06bb2346e54d72fce1b7e6731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68797fd1348d71f4dac8e1d321fb168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ac68797fd1348d71f4dac8e1d321fb168">LPS22HB_CTRL_REG1_SIM</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ac68797fd1348d71f4dac8e1d321fb168"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a> Serial Interface Mode selection, SIM bit of CTRL_REG1 register.  <a href="LPS22HB_8h.html#ac68797fd1348d71f4dac8e1d321fb168">More...</a><br /></td></tr>
<tr class="separator:ac68797fd1348d71f4dac8e1d321fb168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c54075cc619344f28fc5a2936fa4d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a6c54075cc619344f28fc5a2936fa4d67">LPS22HB_CTRL_REG2_BOOT</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a6c54075cc619344f28fc5a2936fa4d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content, BOOT bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a6c54075cc619344f28fc5a2936fa4d67">More...</a><br /></td></tr>
<tr class="separator:a6c54075cc619344f28fc5a2936fa4d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa51a2b8353ce220c7dc46a60bf04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a11fa51a2b8353ce220c7dc46a60bf04f">LPS22HB_CTRL_REG2_FIFO_EN</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:a11fa51a2b8353ce220c7dc46a60bf04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO enable, FIFO_EN bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a11fa51a2b8353ce220c7dc46a60bf04f">More...</a><br /></td></tr>
<tr class="separator:a11fa51a2b8353ce220c7dc46a60bf04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ddc77eaa6d45bc6054753051b543af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a1ddc77eaa6d45bc6054753051b543af9">LPS22HB_CTRL_REG2_STOP_ON_FTH</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:a1ddc77eaa6d45bc6054753051b543af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on FIFO watermark, STOP_ON_FTH bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a1ddc77eaa6d45bc6054753051b543af9">More...</a><br /></td></tr>
<tr class="separator:a1ddc77eaa6d45bc6054753051b543af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209ce4755b8782bbc58fcfb26cb80dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a209ce4755b8782bbc58fcfb26cb80dfa">LPS22HB_CTRL_REG2_IF_ADD_INC</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:a209ce4755b8782bbc58fcfb26cb80dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface (<a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> or <a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a>), IF_ADD_INC bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a209ce4755b8782bbc58fcfb26cb80dfa">More...</a><br /></td></tr>
<tr class="separator:a209ce4755b8782bbc58fcfb26cb80dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbc672dc2915c317b497bd361169a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a2bbc672dc2915c317b497bd361169a32">LPS22HB_CTRL_REG2_I2C_DIS</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a2bbc672dc2915c317b497bd361169a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> interface, I2C_DIS bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a2bbc672dc2915c317b497bd361169a32">More...</a><br /></td></tr>
<tr class="separator:a2bbc672dc2915c317b497bd361169a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09033a0e9a43b695eb4aabdc4927d2e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a09033a0e9a43b695eb4aabdc4927d2e4">LPS22HB_CTRL_REG2_SWRESET</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a09033a0e9a43b695eb4aabdc4927d2e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset, SWRESET bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#a09033a0e9a43b695eb4aabdc4927d2e4">More...</a><br /></td></tr>
<tr class="separator:a09033a0e9a43b695eb4aabdc4927d2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1526fb2ffabbf87202dd835c1a4cf08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ad1526fb2ffabbf87202dd835c1a4cf08">LPS22HB_CTRL_REG2_ONE_SHOT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ad1526fb2ffabbf87202dd835c1a4cf08"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-shot enable, ONE_SHOT bit of CTRL_REG2 register.  <a href="LPS22HB_8h.html#ad1526fb2ffabbf87202dd835c1a4cf08">More...</a><br /></td></tr>
<tr class="separator:ad1526fb2ffabbf87202dd835c1a4cf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568614993aa553d733c7ee2709c7591d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a568614993aa553d733c7ee2709c7591d">LPS22HB_CTRL_REG3_INT_H_L</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a568614993aa553d733c7ee2709c7591d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low bit INT_H_L of CTRL_REG3 register.  <a href="LPS22HB_8h.html#a568614993aa553d733c7ee2709c7591d">More...</a><br /></td></tr>
<tr class="separator:a568614993aa553d733c7ee2709c7591d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820fa660189beb032ee1ebf3574fcbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a820fa660189beb032ee1ebf3574fcbb8">LPS22HB_CTRL_REG3_PP_OD</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:a820fa660189beb032ee1ebf3574fcbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads PP_OD bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#a820fa660189beb032ee1ebf3574fcbb8">More...</a><br /></td></tr>
<tr class="separator:a820fa660189beb032ee1ebf3574fcbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdca67964252b2032e822d13a2229e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#abdca67964252b2032e822d13a2229e7d">LPS22HB_CTRL_REG3_F_FSS5</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:abdca67964252b2032e822d13a2229e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO full flag on INT_DRDY pin F_FSS5 bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#abdca67964252b2032e822d13a2229e7d">More...</a><br /></td></tr>
<tr class="separator:abdca67964252b2032e822d13a2229e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1455e73b3a1f7df29b5148dbfc31edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#af1455e73b3a1f7df29b5148dbfc31edd">LPS22HB_CTRL_REG3_F_FTH</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:af1455e73b3a1f7df29b5148dbfc31edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status on INT_DRDY pin F_FTH bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#af1455e73b3a1f7df29b5148dbfc31edd">More...</a><br /></td></tr>
<tr class="separator:af1455e73b3a1f7df29b5148dbfc31edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14ff0b3e1311e755fc686d3042f0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#aee14ff0b3e1311e755fc686d3042f0c8">LPS22HB_CTRL_REG3_F_OVR</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:aee14ff0b3e1311e755fc686d3042f0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun interrupt on INT_DRDY pin F_OVR bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#aee14ff0b3e1311e755fc686d3042f0c8">More...</a><br /></td></tr>
<tr class="separator:aee14ff0b3e1311e755fc686d3042f0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2c6ed95add4f3441907a6a90072b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a1c2c6ed95add4f3441907a6a90072b00">LPS22HB_CTRL_REG3_DRDY</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a1c2c6ed95add4f3441907a6a90072b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready signal on INT_DRDY pin DRDY bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#a1c2c6ed95add4f3441907a6a90072b00">More...</a><br /></td></tr>
<tr class="separator:a1c2c6ed95add4f3441907a6a90072b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cca4267354fd9cc4c6c59e98797e0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a5cca4267354fd9cc4c6c59e98797e0fb">LPS22HB_CTRL_REG3_INT_S2</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a5cca4267354fd9cc4c6c59e98797e0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data signal on INT_DRDY pin control S2 bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#a5cca4267354fd9cc4c6c59e98797e0fb">More...</a><br /></td></tr>
<tr class="separator:a5cca4267354fd9cc4c6c59e98797e0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2f7a05df529afdd2c31668876c45d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#abb2f7a05df529afdd2c31668876c45d9">LPS22HB_CTRL_REG3_INT_S1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:abb2f7a05df529afdd2c31668876c45d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data signal on INT_DRDY pin control S1 bit of CTRL_REG3 register.  <a href="LPS22HB_8h.html#abb2f7a05df529afdd2c31668876c45d9">More...</a><br /></td></tr>
<tr class="separator:abb2f7a05df529afdd2c31668876c45d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fa0388f4db86ae675a47804e22e824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a63fa0388f4db86ae675a47804e22e824">LPS22HB_STATUS_REG_T_OR</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:a63fa0388f4db86ae675a47804e22e824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data overrun T_OR bit of STATUS_REG register.  <a href="LPS22HB_8h.html#a63fa0388f4db86ae675a47804e22e824">More...</a><br /></td></tr>
<tr class="separator:a63fa0388f4db86ae675a47804e22e824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e961f6aa1d55d05b251dd2475e55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ad1e961f6aa1d55d05b251dd2475e55c1">LPS22HB_STATUS_REG_P_OR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ad1e961f6aa1d55d05b251dd2475e55c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pressure data overrun P_OR bit of STATUS_REG register.  <a href="LPS22HB_8h.html#ad1e961f6aa1d55d05b251dd2475e55c1">More...</a><br /></td></tr>
<tr class="separator:ad1e961f6aa1d55d05b251dd2475e55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad797d0c234e162c18f835f0b8c3ca962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ad797d0c234e162c18f835f0b8c3ca962">LPS22HB_STATUS_REG_T_DA</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ad797d0c234e162c18f835f0b8c3ca962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pressure data available P_DA bit of STATUS_REG register.  <a href="LPS22HB_8h.html#ad797d0c234e162c18f835f0b8c3ca962">More...</a><br /></td></tr>
<tr class="separator:ad797d0c234e162c18f835f0b8c3ca962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd904a1ef35d98ff2cc95586e7e41193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#acd904a1ef35d98ff2cc95586e7e41193">LPS22HB_STATUS_REG_P_DA</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:acd904a1ef35d98ff2cc95586e7e41193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data T_DA bit of STATUS_REG register.  <a href="LPS22HB_8h.html#acd904a1ef35d98ff2cc95586e7e41193">More...</a><br /></td></tr>
<tr class="separator:acd904a1ef35d98ff2cc95586e7e41193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51a65ad6fca8c10cea27c4607b92c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#af51a65ad6fca8c10cea27c4607b92c41">LPS22HB_RES_CONF_LC_EN</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:af51a65ad6fca8c10cea27c4607b92c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low current mode enable LC_EN bit of RES_CONF register.  <a href="LPS22HB_8h.html#af51a65ad6fca8c10cea27c4607b92c41">More...</a><br /></td></tr>
<tr class="separator:af51a65ad6fca8c10cea27c4607b92c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20988adab95500904747ba0baa19d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ad20988adab95500904747ba0baa19d95">FIFO_CTRL_F_MODE2</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ad20988adab95500904747ba0baa19d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">F_MODE2 bit of FIFO_CTRL register.  <a href="LPS22HB_8h.html#ad20988adab95500904747ba0baa19d95">More...</a><br /></td></tr>
<tr class="separator:ad20988adab95500904747ba0baa19d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d3278e191e465dc2d0c6ee82287f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ad0d3278e191e465dc2d0c6ee82287f7b">FIFO_CTRL_F_MODE1</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ad0d3278e191e465dc2d0c6ee82287f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">F_MODE1 bit of FIFO_CTRL register.  <a href="LPS22HB_8h.html#ad0d3278e191e465dc2d0c6ee82287f7b">More...</a><br /></td></tr>
<tr class="separator:ad0d3278e191e465dc2d0c6ee82287f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7ea76e5e470483bbf3bfb6cdf90764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a2c7ea76e5e470483bbf3bfb6cdf90764">FIFO_CTRL_F_MODE0</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:a2c7ea76e5e470483bbf3bfb6cdf90764"><td class="mdescLeft">&#160;</td><td class="mdescRight">F_MODE0 bit of FIFO_CTRL register.  <a href="LPS22HB_8h.html#a2c7ea76e5e470483bbf3bfb6cdf90764">More...</a><br /></td></tr>
<tr class="separator:a2c7ea76e5e470483bbf3bfb6cdf90764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913362cff9f53610dd4d7805042bc526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a913362cff9f53610dd4d7805042bc526">FIFO_CTRL_WTM4</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a913362cff9f53610dd4d7805042bc526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace979d5e688e4f0b0406801e05e3bc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#ace979d5e688e4f0b0406801e05e3bc6c">FIFO_CTRL_WTM3</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ace979d5e688e4f0b0406801e05e3bc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad52fbeda81f53a0f26fd693de7ec29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#aad52fbeda81f53a0f26fd693de7ec29c">FIFO_CTRL_WTM2</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:aad52fbeda81f53a0f26fd693de7ec29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fd68afa7945e7682d45bdae6fbe512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a78fd68afa7945e7682d45bdae6fbe512">FIFO_CTRL_WTM1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a78fd68afa7945e7682d45bdae6fbe512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce5ec0d1feb4e03bd945306c6d82934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPS22HB_8h.html#a0ce5ec0d1feb4e03bd945306c6d82934">FIFO_CTRL_WTMO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a0ce5ec0d1feb4e03bd945306c6d82934"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A header file from libsetila library. It defines <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> class for communication with <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> sensor. </p>
<dl class="section author"><dt>Author</dt><dd>Goce Boshkovski </dd></dl>
<dl class="section date"><dt>Date</dt><dd>17.04.2021</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>GNU General Public License v3</dd></dl>
<p>Supported <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> modes of operation:</p><ul>
<li>ONE SHOT.</li>
</ul>
<p>Only a measurement of absolute temperature and pressure values is supported.</p>
<p>Typical use case:</p>
<ol type="1">
<li><p class="startli">Call the constructor with <a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB</a> <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> address, communication interface type and pointer to the bus master object. For example 0x5C:</p>
<p class="startli"><a class="el" href="classLPS22HB.html" title="A class derived from I2CSensor class that describes LPS22HB sensor.">LPS22HB(Slave_Device_Type::I2C_SLAVE_DEVICE, i2c_bus_master, 0x5C)</a>;</p>
</li>
<li><p class="startli">Assign ONE SHOT as mode of operation</p>
<p class="startli">set_mode_of_operation(ST_Sensor::mode_of_operation_t::OP_ONE_SHOT);</p>
</li>
<li><p class="startli">Perform a measurement and get the pressure and temperature readings</p>
<p class="startli">get_sensor_readings(); </p>
</li>
</ol>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2c7ea76e5e470483bbf3bfb6cdf90764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7ea76e5e470483bbf3bfb6cdf90764">&#9670;&nbsp;</a></span>FIFO_CTRL_F_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_F_MODE0&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>F_MODE0 bit of FIFO_CTRL register. </p>

</div>
</div>
<a id="ad0d3278e191e465dc2d0c6ee82287f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d3278e191e465dc2d0c6ee82287f7b">&#9670;&nbsp;</a></span>FIFO_CTRL_F_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_F_MODE1&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>F_MODE1 bit of FIFO_CTRL register. </p>

</div>
</div>
<a id="ad20988adab95500904747ba0baa19d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20988adab95500904747ba0baa19d95">&#9670;&nbsp;</a></span>FIFO_CTRL_F_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_F_MODE2&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>F_MODE2 bit of FIFO_CTRL register. </p>

</div>
</div>
<a id="a78fd68afa7945e7682d45bdae6fbe512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78fd68afa7945e7682d45bdae6fbe512">&#9670;&nbsp;</a></span>FIFO_CTRL_WTM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_WTM1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad52fbeda81f53a0f26fd693de7ec29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad52fbeda81f53a0f26fd693de7ec29c">&#9670;&nbsp;</a></span>FIFO_CTRL_WTM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_WTM2&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace979d5e688e4f0b0406801e05e3bc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace979d5e688e4f0b0406801e05e3bc6c">&#9670;&nbsp;</a></span>FIFO_CTRL_WTM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_WTM3&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913362cff9f53610dd4d7805042bc526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913362cff9f53610dd4d7805042bc526">&#9670;&nbsp;</a></span>FIFO_CTRL_WTM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_WTM4&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce5ec0d1feb4e03bd945306c6d82934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce5ec0d1feb4e03bd945306c6d82934">&#9670;&nbsp;</a></span>FIFO_CTRL_WTMO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CTRL_WTMO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4eecf19202a688e64ded267ae55af6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4eecf19202a688e64ded267ae55af6f">&#9670;&nbsp;</a></span>LPS22HB_ADDR_SA0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_ADDR_SA0_0&#160;&#160;&#160;0x5C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLS22HB <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> address when SA0 pad is contected to ground. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="arduino_mkr_env_shield_rev2_8cpp-example.html#a4">arduino_mkr_env_shield_rev2.cpp</a>.</dd>
</dl>

</div>
</div>
<a id="ac365f4ec10ae563593de1ca4a3b8d5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac365f4ec10ae563593de1ca4a3b8d5bf">&#9670;&nbsp;</a></span>LPS22HB_ADDR_SA0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_ADDR_SA0_1&#160;&#160;&#160;0x5D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLS22HB <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> address when SA0 pad is connected to voltage supply. </p>

</div>
</div>
<a id="ab3bdcffbe2e03ad4860940053d41ddfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3bdcffbe2e03ad4860940053d41ddfa">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTRL_REG1 register address. </p>

</div>
</div>
<a id="ab7d4f8c06bb2346e54d72fce1b7e6731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d4f8c06bb2346e54d72fce1b7e6731">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_BDU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_BDU&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block data update, BDU bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="a71ca53cb05521a8d993cf3e3d73081e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ca53cb05521a8d993cf3e3d73081e6">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_EN_LPFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_EN_LPFP&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable low-pass filter on pressure data when Continuous mode is used, EN_LPFP bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="a2402a05b4b980233f177a4d57bd49340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2402a05b4b980233f177a4d57bd49340">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_LPFP_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_LPFP_CFG&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low-pass configuration register, LPFP_CFG bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="a1210b15a27e8c42a87151e9249823608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1210b15a27e8c42a87151e9249823608">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR0&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR0 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="af62497c07ef03987c1f69a786acef7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62497c07ef03987c1f69a786acef7dc">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR1&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR1 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ac5e1d3fe458e7fb21a5910525b089d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e1d3fe458e7fb21a5910525b089d0e">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR2&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR2 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ac68797fd1348d71f4dac8e1d321fb168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68797fd1348d71f4dac8e1d321fb168">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_SIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_SIM&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a> Serial Interface Mode selection, SIM bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="a1aaa66a1a998d2e174d3855b144cdd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaa66a1a998d2e174d3855b144cdd6a">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTRL_REG2 register address. </p>

</div>
</div>
<a id="a6c54075cc619344f28fc5a2936fa4d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c54075cc619344f28fc5a2936fa4d67">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_BOOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_BOOT&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reboot memory content, BOOT bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a11fa51a2b8353ce220c7dc46a60bf04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa51a2b8353ce220c7dc46a60bf04f">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_FIFO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_FIFO_EN&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO enable, FIFO_EN bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a2bbc672dc2915c317b497bd361169a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bbc672dc2915c317b497bd361169a32">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_I2C_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_I2C_DIS&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable <a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> interface, I2C_DIS bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a209ce4755b8782bbc58fcfb26cb80dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209ce4755b8782bbc58fcfb26cb80dfa">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_IF_ADD_INC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_IF_ADD_INC&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register address automatically incremented during a multiple byte access with a serial interface (<a class="el" href="namespaceI2C.html" title="Namespace with functions that implement IO requests for I2C bus. Requests are made by the I2C slave d...">I2C</a> or <a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a>), IF_ADD_INC bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="ad1526fb2ffabbf87202dd835c1a4cf08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1526fb2ffabbf87202dd835c1a4cf08">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_ONE_SHOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_ONE_SHOT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One-shot enable, ONE_SHOT bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a1ddc77eaa6d45bc6054753051b543af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddc77eaa6d45bc6054753051b543af9">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_STOP_ON_FTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_STOP_ON_FTH&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop on FIFO watermark, STOP_ON_FTH bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a09033a0e9a43b695eb4aabdc4927d2e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09033a0e9a43b695eb4aabdc4927d2e4">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG2_SWRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG2_SWRESET&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset, SWRESET bit of CTRL_REG2 register. </p>

</div>
</div>
<a id="a8c5fcc58dd2d500c96bbd11b9617a711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5fcc58dd2d500c96bbd11b9617a711">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTRL_REG3 register address. </p>

</div>
</div>
<a id="a1c2c6ed95add4f3441907a6a90072b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2c6ed95add4f3441907a6a90072b00">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_DRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_DRDY&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data-ready signal on INT_DRDY pin DRDY bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="abdca67964252b2032e822d13a2229e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdca67964252b2032e822d13a2229e7d">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_FSS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_FSS5&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO full flag on INT_DRDY pin F_FSS5 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="af1455e73b3a1f7df29b5148dbfc31edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1455e73b3a1f7df29b5148dbfc31edd">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_FTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_FTH&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark status on INT_DRDY pin F_FTH bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="aee14ff0b3e1311e755fc686d3042f0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee14ff0b3e1311e755fc686d3042f0c8">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_OVR&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO overrun interrupt on INT_DRDY pin F_OVR bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="a568614993aa553d733c7ee2709c7591d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568614993aa553d733c7ee2709c7591d">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_H_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_H_L&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt active-high/low bit INT_H_L of CTRL_REG3 register. </p>

</div>
</div>
<a id="abb2f7a05df529afdd2c31668876c45d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2f7a05df529afdd2c31668876c45d9">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_S1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data signal on INT_DRDY pin control S1 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="a5cca4267354fd9cc4c6c59e98797e0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cca4267354fd9cc4c6c59e98797e0fb">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_S2&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data signal on INT_DRDY pin control S2 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="a820fa660189beb032ee1ebf3574fcbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820fa660189beb032ee1ebf3574fcbb8">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_PP_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_PP_OD&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Push-pull/open drain selection on interrupt pads PP_OD bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="a05bde9e95dc747b5f7ad18aa2a37fab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bde9e95dc747b5f7ad18aa2a37fab2">&#9670;&nbsp;</a></span>LPS22HB_FIFO_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_FIFO_CTRL&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO_CTRL register address. </p>

</div>
</div>
<a id="a0d2562da081ba306a5df5ccd3546524d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2562da081ba306a5df5ccd3546524d">&#9670;&nbsp;</a></span>LPS22HB_FIFO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_FIFO_STATUS&#160;&#160;&#160;0x26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO_STATUS register address. </p>

</div>
</div>
<a id="a5711cec4c5c61df8213a8103588b3696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5711cec4c5c61df8213a8103588b3696">&#9670;&nbsp;</a></span>LPS22HB_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_ID&#160;&#160;&#160;0xB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value of the WHO_AM_I register. </p>

</div>
</div>
<a id="a088f9be0ef78f873a22495f90031693c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088f9be0ef78f873a22495f90031693c">&#9670;&nbsp;</a></span>LPS22HB_INT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_INT_CFG&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INT_CFG register address. </p>

</div>
</div>
<a id="abc29afdc45651fb29853312281c4d7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc29afdc45651fb29853312281c4d7dc">&#9670;&nbsp;</a></span>LPS22HB_INT_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_INT_SOURCE&#160;&#160;&#160;0x25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INT_SOURCE register address. </p>

</div>
</div>
<a id="a88592390ca45d391117e6c2721af57f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88592390ca45d391117e6c2721af57f2">&#9670;&nbsp;</a></span>LPS22HB_LPFP_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_LPFP_RES&#160;&#160;&#160;0x33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Filter reset register address. </p>

</div>
</div>
<a id="a925bc55332fcfa6efcbcad60c0f0b61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925bc55332fcfa6efcbcad60c0f0b61f">&#9670;&nbsp;</a></span>LPS22HB_POWER_DOWN_MODE_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_POWER_DOWN_MODE_DEF&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for enabling the power down/single shot mode of operation. </p>

</div>
</div>
<a id="adbb2780439b9c0bec615a6c0d23d9876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb2780439b9c0bec615a6c0d23d9876">&#9670;&nbsp;</a></span>LPS22HB_PRESS_OUT_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_PRESS_OUT_H&#160;&#160;&#160;0x2A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRESS_OUT_H register address. </p>

</div>
</div>
<a id="a62d1b792b4432672aa3289f8be7a224b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d1b792b4432672aa3289f8be7a224b">&#9670;&nbsp;</a></span>LPS22HB_PRESS_OUT_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_PRESS_OUT_L&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRESS_OUT_L register address. </p>

</div>
</div>
<a id="a595385cbd537baba98e651cffcf71d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595385cbd537baba98e651cffcf71d9a">&#9670;&nbsp;</a></span>LPS22HB_PRESS_OUT_XL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_PRESS_OUT_XL&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>POUT_XL register address. </p>

</div>
</div>
<a id="adbc26f830a26609f8e59204e42726905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc26f830a26609f8e59204e42726905">&#9670;&nbsp;</a></span>LPS22HB_REF_P_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_REF_P_H&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>REF_P_H register address. </p>

</div>
</div>
<a id="aae87eaa9a332854a83f71157cfd6ecb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae87eaa9a332854a83f71157cfd6ecb1">&#9670;&nbsp;</a></span>LPS22HB_REF_P_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_REF_P_L&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>REF_P_XL register address. </p>

</div>
</div>
<a id="afb7392ad6b5092f79e99f76010ffd5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7392ad6b5092f79e99f76010ffd5bc">&#9670;&nbsp;</a></span>LPS22HB_REF_P_XL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_REF_P_XL&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>REF_P_XL register address. </p>

</div>
</div>
<a id="a606f471bae0748111490270504da51c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606f471bae0748111490270504da51c5">&#9670;&nbsp;</a></span>LPS22HB_RES_CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_RES_CONF&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RES_CONF register address. </p>

</div>
</div>
<a id="af51a65ad6fca8c10cea27c4607b92c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51a65ad6fca8c10cea27c4607b92c41">&#9670;&nbsp;</a></span>LPS22HB_RES_CONF_LC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_RES_CONF_LC_EN&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low current mode enable LC_EN bit of RES_CONF register. </p>

</div>
</div>
<a id="a834b032cd99e88def9f35aa7aa9e74f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834b032cd99e88def9f35aa7aa9e74f7">&#9670;&nbsp;</a></span>LPS22HB_RPDS_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_RPDS_H&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RPDS_H register address. </p>

</div>
</div>
<a id="a4a66bd535b9187b4488a539e8867e27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a66bd535b9187b4488a539e8867e27c">&#9670;&nbsp;</a></span>LPS22HB_RPDS_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_RPDS_L&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RPDS_L register address. </p>

</div>
</div>
<a id="a830d636ea5e138a40b9911e36253db19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830d636ea5e138a40b9911e36253db19">&#9670;&nbsp;</a></span>LPS22HB_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_STATUS_REG&#160;&#160;&#160;0x27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STATUS_REG register address. </p>

</div>
</div>
<a id="acd904a1ef35d98ff2cc95586e7e41193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd904a1ef35d98ff2cc95586e7e41193">&#9670;&nbsp;</a></span>LPS22HB_STATUS_REG_P_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_STATUS_REG_P_DA&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature data T_DA bit of STATUS_REG register. </p>

</div>
</div>
<a id="ad1e961f6aa1d55d05b251dd2475e55c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e961f6aa1d55d05b251dd2475e55c1">&#9670;&nbsp;</a></span>LPS22HB_STATUS_REG_P_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_STATUS_REG_P_OR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pressure data overrun P_OR bit of STATUS_REG register. </p>

</div>
</div>
<a id="ad797d0c234e162c18f835f0b8c3ca962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad797d0c234e162c18f835f0b8c3ca962">&#9670;&nbsp;</a></span>LPS22HB_STATUS_REG_T_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_STATUS_REG_T_DA&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pressure data available P_DA bit of STATUS_REG register. </p>

</div>
</div>
<a id="a63fa0388f4db86ae675a47804e22e824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63fa0388f4db86ae675a47804e22e824">&#9670;&nbsp;</a></span>LPS22HB_STATUS_REG_T_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_STATUS_REG_T_OR&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature data overrun T_OR bit of STATUS_REG register. </p>

</div>
</div>
<a id="a4c32aac0b220f3b61c1cf6f59bed76f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c32aac0b220f3b61c1cf6f59bed76f4">&#9670;&nbsp;</a></span>LPS22HB_TEMP_OUT_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_TEMP_OUT_H&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TEMP_OUT_H register address. </p>

</div>
</div>
<a id="a392c496620149880c24e1c513c6a4129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392c496620149880c24e1c513c6a4129">&#9670;&nbsp;</a></span>LPS22HB_TEMP_OUT_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_TEMP_OUT_L&#160;&#160;&#160;0x2B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TEMP_OUT_L register address. </p>

</div>
</div>
<a id="aad755fbf2d3792438fe6144b7ac184bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad755fbf2d3792438fe6144b7ac184bb">&#9670;&nbsp;</a></span>LPS22HB_THS_P_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_THS_P_H&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>THS_P_H register address. </p>

</div>
</div>
<a id="a12f93348270772a071c14d11b014e318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f93348270772a071c14d11b014e318">&#9670;&nbsp;</a></span>LPS22HB_THS_P_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_THS_P_L&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>THS_P_L register address. </p>

</div>
</div>
<a id="a6fe8729d78cc65a6beb6ee79cbea9cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe8729d78cc65a6beb6ee79cbea9cea">&#9670;&nbsp;</a></span>LPS22HB_WHO_AM_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_WHO_AM_I&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WHO_AM_I register address. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Sep 25 2021 14:13:39 for Libsetila by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
