$date
	Sat May 29 02:11:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module cpu0 $end
$var wire 1 ! clk $end
$var wire 1 " rstn $end
$var wire 8 # stk_data_in [7:0] $end
$var wire 1 $ stk_pop $end
$var wire 1 % stk_push $end
$var wire 1 & stk_full $end
$var wire 1 ' stk_empty $end
$var wire 8 ( stk_data_out [7:0] $end
$var wire 1 ) mem_w_en $end
$var wire 1 * mem_r_en $end
$var wire 8 + mem_data_out [7:0] $end
$var wire 8 , mem_data_in [7:0] $end
$var wire 8 - mem_addr [7:0] $end
$var wire 4 . ifidc_control_bus [3:0] $end
$var wire 8 / ifidc_addr_const [7:0] $end
$var wire 6 0 exec_pc [5:0] $end
$var wire 2 1 exec_code [1:0] $end
$var reg 1 2 exec_en $end
$var reg 1 3 ifidc_en $end
$var reg 2 4 state [1:0] $end
$scope module exec0 $end
$var wire 1 ! clk $end
$var wire 1 2 en $end
$var wire 1 " rstn $end
$var wire 8 5 stk_data_in [7:0] $end
$var wire 1 $ stk_pop $end
$var wire 1 % stk_push $end
$var wire 8 6 stk_data_out [7:0] $end
$var wire 6 7 pc [5:0] $end
$var wire 1 ) mem_w_en $end
$var wire 1 * mem_r_en $end
$var wire 8 8 mem_data_out [7:0] $end
$var wire 8 9 mem_data_in [7:0] $end
$var wire 8 : mem_addr [7:0] $end
$var wire 2 ; exec_code [1:0] $end
$var wire 4 < control_bus [3:0] $end
$var wire 1 = alu_z_flag $end
$var wire 1 > alu_s_flag $end
$var wire 8 ? addr_const [7:0] $end
$scope module alu0 $end
$var wire 1 @ alu_en $end
$var wire 1 ! clk $end
$var wire 1 2 en $end
$var wire 1 " rstn $end
$var wire 1 = z_flag $end
$var wire 8 A stk_data_out [7:0] $end
$var wire 1 > s_flag $end
$var wire 4 B control_bus [3:0] $end
$var wire 1 C asn $end
$var reg 8 D op1 [7:0] $end
$var reg 8 E op2 [7:0] $end
$var reg 8 F res [7:0] $end
$var reg 4 G state [3:0] $end
$var reg 8 H stk_data_in [7:0] $end
$var reg 1 I stk_pop $end
$var reg 1 J stk_push $end
$upscope $end
$scope module pc0 $end
$var wire 1 K branch $end
$var wire 1 ! clk $end
$var wire 1 2 en $end
$var wire 1 " rstn $end
$var wire 1 > s_flag $end
$var wire 1 = z_flag $end
$var wire 8 L stk_data_out [7:0] $end
$var wire 2 M opc [1:0] $end
$var wire 4 N control_bus [3:0] $end
$var reg 6 O pc [5:0] $end
$var reg 4 P state [3:0] $end
$var reg 1 Q stk_pop $end
$upscope $end
$scope module wbpb0 $end
$var wire 1 ! clk $end
$var wire 1 2 en $end
$var wire 1 " rstn $end
$var wire 1 R wbpb_en $end
$var wire 8 S stk_data_out [7:0] $end
$var wire 2 T opc [1:0] $end
$var wire 8 U mem_data_out [7:0] $end
$var wire 4 V control_bus [3:0] $end
$var wire 8 W addr_const [7:0] $end
$var reg 8 X mem_addr [7:0] $end
$var reg 8 Y mem_data_in [7:0] $end
$var reg 1 * mem_r_en $end
$var reg 1 ) mem_w_en $end
$var reg 4 Z state [3:0] $end
$var reg 8 [ stk_data_in [7:0] $end
$var reg 1 \ stk_pop $end
$var reg 1 ] stk_push $end
$upscope $end
$upscope $end
$scope module ifidc0 $end
$var wire 1 ! clk $end
$var wire 1 3 en $end
$var wire 6 ^ pc [5:0] $end
$var wire 1 " rstn $end
$var reg 4 _ control_bus [3:0] $end
$var reg 8 ` data [7:0] $end
$var reg 12 a inst [11:0] $end
$var reg 4 b state [3:0] $end
$upscope $end
$scope module memory0 $end
$var wire 8 c addr [7:0] $end
$var wire 1 ! clk $end
$var wire 8 d data_in [7:0] $end
$var wire 1 * r_en $end
$var wire 1 ) w_en $end
$var reg 8 e data_out [7:0] $end
$upscope $end
$scope module stack0 $end
$var wire 1 ! clk $end
$var wire 8 f data_in [7:0] $end
$var wire 1 $ pop $end
$var wire 1 % push $end
$var wire 1 " rstn $end
$var wire 1 & full $end
$var wire 1 ' empty $end
$var reg 8 g data_out [7:0] $end
$var reg 4 h stack_ptr [3:0] $end
$scope task reset_memory $end
$var integer 32 i i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
x]
x\
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
0R
xQ
bx P
bx O
bx N
bx M
bx L
xK
xJ
xI
bx H
bx G
bx F
bx E
bx D
xC
bx B
bx A
0@
bx ?
x>
x=
bx <
b0 ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
b1 4
03
02
b0 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
bx (
x'
x&
x%
x$
bx #
0"
0!
$end
#5
b0 T
0K
b0 M
0C
b0 0
b0 7
b0 O
b0 ^
z$
zQ
b0 P
z)
z*
bz -
bz :
bz X
bz c
bz ,
bz 9
bz Y
bz d
z\
z%
z]
bz #
bz 5
bz f
bz [
b0 Z
zI
zJ
bz H
b0 G
b0 b
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
1!
#10
0!
1"
#15
b10 4
13
1'
0&
b0 h
b1000 i
1!
#20
0!
#25
1R
b0 4
12
03
b1 b
b1000 i
1!
#30
0!
#35
b1010 b
b100000001 a
b1 Z
b1010 P
b1 4
b1000 i
1!
#40
0!
#45
0R
b1 T
b1 M
1C
b10 4
02
13
b0 P
b1 0
b1 7
b1 O
b1 ^
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 b
b1 /
b1 ?
b1 W
b1 `
b1 .
b1 <
b1 B
b1 N
b1 V
b1 _
b1000 i
1!
#50
0!
#55
b0 T
b0 M
0C
1R
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
b1 b
z%
z]
bz #
bz 5
bz f
bz [
b0 4
12
03
b1000 i
1!
#60
0!
#65
b1 4
b1010 P
b1 Z
b1010 b
b10111 a
b1000 i
1!
#70
0!
#75
0R
b0 b
b10111 /
b10111 ?
b10111 W
b10111 `
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 P
b10 0
b10 7
b10 O
b10 ^
b10 4
02
13
b1000 i
1!
#80
0!
#85
1R
b0 4
12
03
z%
z]
bz #
bz 5
bz f
bz [
b0 /
b0 ?
b0 W
b0 `
b1 b
b1000 i
1!
#90
0!
#95
b1010 b
b110xxxxxxxx a
b1 Z
b1010 P
b1 4
b1000 i
1!
#100
0!
#105
0R
b10 T
b10 M
b10 4
02
13
b0 P
b11 0
b11 7
b11 O
b11 ^
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 b
bx /
bx ?
bx W
bx `
b110 .
b110 <
b110 B
b110 N
b110 V
b110 _
b1000 i
1!
#110
0!
#115
b0 T
b0 M
1R
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
b1 b
z%
z]
bz #
bz 5
bz f
bz [
b0 4
12
03
b1000 i
1!
#120
0!
#125
b1 4
b1010 P
b1 Z
b1010 b
b1000000010 a
b1000 i
1!
#130
0!
#135
b10 T
0R
b0 b
b10 /
b10 ?
b10 W
b10 `
b10 .
b10 <
b10 B
b10 N
b10 V
b10 _
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 P
b100 0
b100 7
b100 O
b100 ^
b10 4
02
13
b1000 i
1!
#140
0!
#145
1R
b0 T
b0 4
12
03
z%
z]
bz #
bz 5
bz f
bz [
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
b1 b
b1000 i
1!
#150
0!
#155
b1010 b
b100000010 a
b1 Z
b1010 P
b1 4
b1000 i
1!
#160
0!
#165
0R
b1 T
b1 M
1C
b10 4
02
13
b0 P
b101 0
b101 7
b101 O
b101 ^
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 b
b10 /
b10 ?
b10 W
b10 `
b1 .
b1 <
b1 B
b1 N
b1 V
b1 _
b1000 i
1!
#170
0!
#175
b0 T
b0 M
0C
1R
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
b1 b
z%
z]
bz #
bz 5
bz f
bz [
b0 4
12
03
b1000 i
1!
#180
0!
#185
b1 4
b1010 P
b1 Z
b1010 b
b1000 i
1!
#190
0!
#195
b1 T
b1 M
1C
0R
b0 b
b10 /
b10 ?
b10 W
b10 `
b1 .
b1 <
b1 B
b1 N
b1 V
b1 _
b0 Z
b0 #
b0 5
b0 f
b0 [
1%
1]
b0 P
b110 0
b110 7
b110 O
b110 ^
b10 4
02
13
b1000 i
1!
#200
0!
#205
1R
b0 T
b0 M
0C
b0 4
12
03
z%
z]
bz #
bz 5
bz f
bz [
b0 /
b0 ?
b0 W
b0 `
b0 .
b0 <
b0 B
b0 N
b0 V
b0 _
b1 b
b1000 i
1!
#210
0!
