Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: B:/XiLinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85b00517f5024d169911843d759a6a3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequencyDividerTest_behav xil_defaultlib.frequencyDividerTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Programming/FPGA/ElectronicClock/ElectronicClock.srcs/sources_1/new/frequencyDivider.v" Line 1. Module frequencyDivider(P=32'b01) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequencyDivider(P=32'b01)
Compiling module xil_defaultlib.frequencyDividerTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequencyDividerTest_behav
