<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>FPGA &amp; Hardware Projects - Tawedzerwa Keith Vhurumuku</title>
    <link rel="stylesheet" href="../style.css"/>
    <link rel="stylesheet" href="../mediaqueries.css"/>
    <style>
        .fpga-hero {
            display: flex;
            flex-direction: column;
            align-items: center;
            justify-content: center;
            text-align: center;
            padding-top: 16vh;
            padding-bottom: 4rem;
            min-height: auto;
        }
        .fpga-hero .title {
            margin-bottom: 0.5rem;
        }
        .fpga-hero .subtitle {
            color: var(--text-secondary);
            font-size: 1.15rem;
            max-width: 700px;
            line-height: 1.8;
            margin-bottom: 2rem;
        }
        .back-link {
            display: inline-flex;
            align-items: center;
            gap: 0.5rem;
            color: var(--accent-primary);
            font-family: 'JetBrains Mono', monospace;
            font-size: 0.9rem;
            letter-spacing: 0.05em;
            margin-bottom: 2rem;
        }
        .back-link:hover {
            color: var(--accent-secondary);
        }

        .project-grid {
            display: flex;
            flex-direction: column;
            gap: 3rem;
            max-width: 1000px;
            margin: 0 auto;
            padding: 0 5%;
            padding-bottom: 6rem;
        }
        .fpga-card {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            border-radius: 1.5rem;
            padding: 2.5rem;
            transition: all 0.4s ease;
            position: relative;
            overflow: hidden;
        }
        .fpga-card::before {
            content: '';
            position: absolute;
            top: 0;
            left: 0;
            right: 0;
            height: 3px;
            background: var(--gradient-accent);
            opacity: 0;
            transition: opacity 0.3s ease;
        }
        .fpga-card:hover {
            transform: translateY(-6px);
            border-color: var(--accent-primary);
            box-shadow: var(--shadow-glow);
        }
        .fpga-card:hover::before {
            opacity: 1;
        }
        .fpga-card-header {
            display: flex;
            justify-content: space-between;
            align-items: flex-start;
            gap: 1.5rem;
            margin-bottom: 1.5rem;
            flex-wrap: wrap;
        }
        .fpga-card h2 {
            font-size: 1.6rem;
            font-weight: 700;
            color: var(--text-primary);
            line-height: 1.3;
        }
        .fpga-card .course-tag {
            font-family: 'JetBrains Mono', monospace;
            font-size: 0.75rem;
            padding: 0.4rem 1rem;
            border-radius: 50px;
            background: rgba(0, 212, 170, 0.1);
            color: var(--accent-primary);
            border: 1px solid rgba(0, 212, 170, 0.25);
            white-space: nowrap;
            flex-shrink: 0;
        }
        .fpga-card p {
            font-size: 1rem;
            line-height: 1.8;
            color: var(--text-secondary);
            margin-bottom: 1rem;
        }
        .fpga-card ul {
            list-style: none;
            padding: 0;
            margin: 1rem 0 1.5rem;
        }
        .fpga-card ul li {
            position: relative;
            padding-left: 1.5rem;
            margin-bottom: 0.6rem;
            color: var(--text-secondary);
            font-size: 0.95rem;
            line-height: 1.6;
        }
        .fpga-card ul li::before {
            content: '';
            position: absolute;
            left: 0;
            top: 0.55rem;
            width: 8px;
            height: 8px;
            border-radius: 50%;
            background: var(--accent-primary);
            opacity: 0.7;
        }
        .tech-tags {
            display: flex;
            flex-wrap: wrap;
            gap: 0.5rem;
            margin-bottom: 1.5rem;
        }
        .tech-tag {
            font-family: 'JetBrains Mono', monospace;
            font-size: 0.72rem;
            padding: 0.3rem 0.8rem;
            border-radius: 50px;
            background: var(--bg-secondary);
            color: var(--text-muted);
            border: 1px solid var(--border-color);
        }
        .fpga-card .btn-container {
            margin-top: 1.5rem;
            justify-content: flex-start;
        }

        @media screen and (max-width: 600px) {
            .fpga-hero {
                padding-top: 14vh;
            }
            .fpga-card {
                padding: 1.5rem;
            }
            .fpga-card h2 {
                font-size: 1.25rem;
            }
            .fpga-card-header {
                flex-direction: column;
                gap: 0.75rem;
            }
            .project-grid {
                padding: 0 4%;
                padding-bottom: 4rem;
            }
        }
    </style>
</head>
<body>
    <nav id="desktop-nav">
        <div class="logo"><a href="../" style="color: inherit; -webkit-text-fill-color: inherit;">Tawedzerwa Keith Vhurumuku</a></div>
        <div>
            <ul class="nav-links">
                <li><a href="../#about">About</a></li>
                <li><a href="../#experience">Experience</a></li>
                <li><a href="../#projects">Projects</a></li>
                <li><a href="../#contact">Contact</a></li>
            </ul>
        </div>
    </nav>
    <nav id="hamburger-nav">
        <div class="logo"><a href="../" style="color: inherit; -webkit-text-fill-color: inherit;">Tawedzerwa Keith Vhurumuku</a></div>
        <div class="hamburger-menu">
            <div class="hamburger-icon" onclick="toggleMenu()">
                <span></span>
                <span></span>
                <span></span>
            </div>
            <div class="menu-links">
                <li><a href="../#about" onclick="toggleMenu()">About</a></li>
                <li><a href="../#experience" onclick="toggleMenu()">Experience</a></li>
                <li><a href="../#projects" onclick="toggleMenu()">Projects</a></li>
                <li><a href="../#contact" onclick="toggleMenu()">Contact</a></li>
            </div>
        </div>
    </nav>

    <section class="fpga-hero">
        <a href="../" class="back-link">&larr; Back to Portfolio</a>
        <h1 class="title">FPGA &amp; Hardware Projects</h1>
        <p class="subtitle">
            A deeper look at my digital design and hardware engineering work &mdash;
            from pipelined CPUs and real-time image processing accelerators
            to FPGA-based music synthesis and LLM-driven hardware evaluation.
        </p>
    </section>

    <div class="project-grid">

        <!-- Pipelined MIPS CPU -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>Pipelined MIPS CPU</h2>
                <span class="course-tag">EE 180 &mdash; Lab 3</span>
            </div>
            <p>
                A five-stage pipelined MIPS processor implemented in Verilog and synthesized for FPGA.
                The pipeline includes full data-forwarding paths and hazard-detection logic with stalling
                to resolve data and control hazards. The design also supports atomic read-modify-write
                instructions for basic synchronization primitives.
            </p>
            <ul>
                <li>Classic IF &rarr; ID &rarr; EX &rarr; MEM &rarr; WB pipeline stages</li>
                <li>Forwarding unit eliminates most data-hazard stalls</li>
                <li>Hazard detection with pipeline stalling for load-use dependencies</li>
                <li>Atomic instruction support (LL/SC style synchronization)</li>
                <li>Verified against a comprehensive hand-written assembly test suite</li>
                <li>Synthesized and tested on FPGA development boards</li>
            </ul>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">MIPS ISA</span>
                <span class="tech-tag">FPGA Synthesis</span>
                <span class="tech-tag">Pipelining</span>
                <span class="tech-tag">Hazard Detection</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/EE180lab3'">
                    GitHub (access given upon request)
                </button>
            </div>
        </div>

        <!-- Sobel Edge Detection Accelerator -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>Sobel Edge Detection &mdash; Hardware Accelerator</h2>
                <span class="course-tag">EE 180 &mdash; Lab 2</span>
            </div>
            <p>
                A custom hardware accelerator for Sobel edge-detection filtering, designed for
                real-time video processing on FPGA. Uses line-buffered streaming pipelines to process
                incoming pixel data with minimal latency, avoiding the need to store full frames
                in external memory.
            </p>
            <ul>
                <li>Line-buffer architecture for single-pass 3&times;3 convolution</li>
                <li>Pipelined datapath for sustained one-pixel-per-clock throughput</li>
                <li>Separate horizontal and vertical gradient computation with magnitude approximation</li>
                <li>Real-time edge detection demonstrated on live video input</li>
                <li>Validated with synthesis timing reports and on-board functional tests</li>
            </ul>
            <p>
                The same lab also included <strong>ARM NEON optimized software filters</strong> &mdash;
                single- and multi-threaded grayscale and Sobel implementations using NEON intrinsics,
                benchmarked for throughput and latency scaling across cores.
            </p>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">FPGA</span>
                <span class="tech-tag">Line Buffers</span>
                <span class="tech-tag">Image Processing</span>
                <span class="tech-tag">ARM NEON</span>
                <span class="tech-tag">Multithreading</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/ee180lab2final'">
                    GitHub (access given upon request)
                </button>
            </div>
        </div>

        <!-- Dynamic Music Player -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>Dynamic Music Player &mdash; FPGA</h2>
                <span class="course-tag">EE 108 &mdash; Final Project</span>
            </div>
            <p>
                A fully hardware-based music synthesizer and player implemented on FPGA.
                Custom Verilog modules generate chords, harmonics, echo, and dynamics
                in a pipelined waveform-generation pipeline. Notes are rendered on-screen
                through a VGA display controller.
            </p>
            <ul>
                <li>Pipelined waveform generation with additive harmonic synthesis</li>
                <li>Chord playback, echo/reverb effects, and dynamic volume control</li>
                <li>Real-time VGA note visualization and display rendering</li>
                <li>Modular design with reusable tone-generator and mixer components</li>
            </ul>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">FPGA</span>
                <span class="tech-tag">Audio Synthesis</span>
                <span class="tech-tag">VGA Display</span>
                <span class="tech-tag">Pipelining</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/ee108/tree/main/EE108/final_project'">
                    GitHub (access given upon request)
                </button>
            </div>
        </div>

        <!-- Programmable Bike Light -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>Programmable Bike Light</h2>
                <span class="course-tag">EE 108 &mdash; Lab 2</span>
            </div>
            <p>
                A configurable LED blinker system built from custom sequential logic in Verilog.
                A Beat32 timing base drives a hierarchical timer and shifter controlled by a
                master FSM. The blinker pattern, speed, and direction are all programmable
                via on-board inputs.
            </p>
            <ul>
                <li>Beat32 clock divider as the timing base for all sequential logic</li>
                <li>Hierarchical timer and barrel-shifter modules for pattern generation</li>
                <li>Master FSM orchestrating mode transitions and user inputs</li>
                <li>Custom D flip-flop primitives (DFF, DFFAR, DFFARRE) for clean reset behavior</li>
                <li>Programmable blink rate, direction, and pattern via switches and buttons</li>
            </ul>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">FPGA</span>
                <span class="tech-tag">FSM Design</span>
                <span class="tech-tag">Sequential Logic</span>
                <span class="tech-tag">D Flip-Flops</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/ee108/tree/main/EE108/lab2'">
                    GitHub (access given upon request)
                </button>
            </div>
        </div>

        <!-- Password Authentication System -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>Password Authentication System</h2>
                <span class="course-tag">EE 108 &mdash; Lab 1</span>
            </div>
            <p>
                A purely combinational hardware authentication module on FPGA. Incoming
                usernames are matched against a Content-Addressable Memory (CAM) for
                constant-time parallel lookup, and passwords are validated through a
                custom hardware hash function with optimized propagation delay.
            </p>
            <ul>
                <li>Content-Addressable Memory for simultaneous username comparison</li>
                <li>Custom combinational hash function for password validation</li>
                <li>Constant-time search &mdash; no sequential iteration through entries</li>
                <li>Optimized critical path for minimal propagation delay</li>
                <li>Parallel processing of username and hashed-password comparison</li>
            </ul>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">FPGA</span>
                <span class="tech-tag">Combinational Logic</span>
                <span class="tech-tag">CAM</span>
                <span class="tech-tag">Hashing</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/ee108/tree/main/EE108/lab1'">
                    GitHub (access given upon request)
                </button>
            </div>
        </div>

        <!-- LLM Hardware Eval Harness -->
        <div class="fpga-card">
            <div class="fpga-card-header">
                <h2>LLM Hardware Eval Harness</h2>
                <span class="course-tag">Research</span>
            </div>
            <p>
                A research harness that evaluates how well large language models can generate
                correct hardware (Verilog) code. The harness includes two evaluation tasks:
                a MIPS32 CPU lab with a full Verilog testbench and hand-written assembly test suite,
                and a multiply-accumulate (MAC) task for quick sanity-checking of LLM code generation.
            </p>
            <ul>
                <li>MIPS32 single-cycle and 5-stage pipelined CPU as the primary eval target</li>
                <li>Hand-written assembly tests assembled with Clang/LLVM for big-endian MIPS</li>
                <li>Automated candidate generation via OpenAI API with configurable model selection</li>
                <li>Scoring pipeline: compile generated Verilog with Icarus Verilog, simulate against testbench, compute pass@k</li>
                <li>MAC sub-task with prompt, testbench, and reference output for lightweight evaluation</li>
                <li>Runs on macOS with Homebrew (Icarus Verilog + LLVM toolchain)</li>
            </ul>
            <div class="tech-tags">
                <span class="tech-tag">Verilog</span>
                <span class="tech-tag">MIPS ISA</span>
                <span class="tech-tag">Icarus Verilog</span>
                <span class="tech-tag">Python</span>
                <span class="tech-tag">LLM Evaluation</span>
                <span class="tech-tag">OpenAI API</span>
                <span class="tech-tag">Clang / LLVM</span>
            </div>
            <div class="btn-container">
                <button class="btn btn-color-2 project-btn" onclick="location.href='https://github.com/tkflare1/research_llm_evaluation'">
                    GitHub
                </button>
            </div>
        </div>

    </div>

    <footer>
        <nav>
            <div class="nav-links-container">
                <ul class="nav-links">
                    <li><a href="../#about">About</a></li>
                    <li><a href="../#experience">Experience</a></li>
                    <li><a href="../#projects">Projects</a></li>
                    <li><a href="../#contact">Contact</a></li>
                </ul>
            </div>
        </nav>
        <p>Copyright &#169; 2025 Tawedzerwa Keith Vhurumuku. All rights reserved.</p>
    </footer>
    <script src="../script.js"></script>
</body>
</html>
