CKID0001:@|S:PLL.Core@|E:uart_tx_inst.bit_cnt[3]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
