vendor_name = ModelSim
source_file = 1, /home/sahasra/Documents/dld/Testbench.vhd
source_file = 1, /home/sahasra/Documents/dld/HalfAdder.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sahasra/Documents/dld/test/db/HalfAdder.cbx.xml
design_name = HalfAdder
instance = comp, \S~output , S~output, HalfAdder, 1
instance = comp, \C~output , C~output, HalfAdder, 1
instance = comp, \A~input , A~input, HalfAdder, 1
instance = comp, \B~input , B~input, HalfAdder, 1
instance = comp, \S~0 , S~0, HalfAdder, 1
instance = comp, \C~0 , C~0, HalfAdder, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, HalfAdder, 1
