INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/sim/Ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/sim/data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOport
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:49]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:50]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleScycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
