{"vcs1":{"timestamp_begin":1730983132.657544796, "rt":2.87, "ut":1.69, "st":0.31}}
{"vcselab":{"timestamp_begin":1730983135.613227100, "rt":1.18, "ut":0.24, "st":0.23}}
{"link":{"timestamp_begin":1730983136.879431381, "rt":0.37, "ut":0.15, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730983131.801545711}
{"VCS_COMP_START_TIME": 1730983131.801545711}
{"VCS_COMP_END_TIME": 1730983138.749445675}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335712}}
{"stitch_vcselab": {"peak_mem": 231600}}
