Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Apr 30 13:08:58 2018
| Host         : c19mademore running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file lab2_timing_summary_routed.rpt -warn_on_violation -rpx lab2_timing_summary_routed.rpx
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: datapath/clk_div_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 491 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.872        0.000                      0                  381        0.131        0.000                      0                  381        3.000        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                   ------------         ----------      --------------
datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                                    {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                                    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                                    {0.000 5.000}        10.000          100.000         
datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                                    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                                     79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                         13.657        0.000                      0                  211        0.214        0.000                      0                  211        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                                      7.845        0.000                       0                     3  
datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                         28.406        0.000                      0                  101        0.131        0.000                      0                  101       19.500        0.000                       0                    58  
  clk_out2_clk_wiz_0                                                          2.872        0.000                      0                   63        0.182        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.290        0.000                      0                   30        0.219        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/audioWrapper/audiocodec_master_clock/inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 datapath/audioWrapper/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.897ns (31.480%)  route 4.129ns (68.520%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.761     1.761    datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audioWrapper/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audioWrapper/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     1.820    datapath/audioWrapper/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.478     2.298 f  datapath/audioWrapper/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.890     3.188    datapath/audioWrapper/initialize_audio/twi_controller/sclCnt_reg__0[4]
    SLICE_X162Y119       LUT6 (Prop_lut6_I0_O)        0.301     3.489 r  datapath/audioWrapper/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.590     4.079    datapath/audioWrapper/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y120       LUT2 (Prop_lut2_I0_O)        0.124     4.203 r  datapath/audioWrapper/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.980     5.183    datapath/audioWrapper/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y120       LUT3 (Prop_lut3_I0_O)        0.152     5.335 r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=6, routed)           0.499     5.834    datapath/audioWrapper/initialize_audio/twi_controller/p_19_in
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.326     6.160 r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.160    datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state[3]_i_9_n_0
    SLICE_X160Y120       MUXF7 (Prop_muxf7_I1_O)      0.217     6.377 r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.688     7.065    datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[3]_i_5_n_0
    SLICE_X160Y120       LUT5 (Prop_lut5_I4_O)        0.299     7.364 r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.483     7.846    datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y123       FDRE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.643    21.643    datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audioWrapper/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audioWrapper/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/audioWrapper/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y123       FDRE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.094    21.792    
                         clock uncertainty           -0.084    21.709    
    SLICE_X160Y123       FDRE (Setup_fdre_C_CE)      -0.205    21.504    datapath/audioWrapper/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 13.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/audioWrapper/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audioWrapper/initialize_audio/twi_controller/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.610     0.610    datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audioWrapper/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audioWrapper/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    datapath/audioWrapper/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y119       FDRE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y119       FDRE (Prop_fdre_C_Q)         0.128     0.768 f  datapath/audioWrapper/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.078     0.845    datapath/audioWrapper/initialize_audio/twi_controller/ddSda
    SLICE_X160Y119       LUT6 (Prop_lut6_I3_O)        0.099     0.944 r  datapath/audioWrapper/initialize_audio/twi_controller/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    datapath/audioWrapper/initialize_audio/twi_controller/busState[0]_i_1_n_0
    SLICE_X160Y119       FDRE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.879     0.879    datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audioWrapper/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audioWrapper/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/audioWrapper/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y119       FDRE                                         r  datapath/audioWrapper/initialize_audio/twi_controller/busState_reg[0]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X160Y119       FDRE (Hold_fdre_C_D)         0.091     0.731    datapath/audioWrapper/initialize_audio/twi_controller/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/audioWrapper/audiocodec_master_clock/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y119   datapath/audioWrapper/initialize_audio/twi_controller/busState_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X160Y117   datapath/audioWrapper/initialize_audio/twi_controller/busFreeCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/audioWrapper/audiocodec_master_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audioWrapper/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.406ns  (required time - arrival time)
  Source:                 datapath/firstLab/video_inst/Inst_vga/cntH/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.920ns (17.022%)  route 9.359ns (82.978%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.106     2.106    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.739     1.739    datapath/firstLab/video_inst/Inst_vga/cntH/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/firstLab/video_inst/Inst_vga/cntH/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456     2.195 f  datapath/firstLab/video_inst/Inst_vga/cntH/processQ_reg[2]/Q
                         net (fo=43, routed)          1.955     4.150    datapath/firstLab/video_inst/Inst_vga/cntH/Q[2]
    SLICE_X152Y127       LUT6 (Prop_lut6_I3_O)        0.124     4.274 r  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_33__0/O
                         net (fo=1, routed)           0.680     4.954    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_33__0_n_0
    SLICE_X152Y127       LUT5 (Prop_lut5_I3_O)        0.124     5.078 f  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_25/O
                         net (fo=4, routed)           0.820     5.898    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_25_n_0
    SLICE_X153Y126       LUT6 (Prop_lut6_I1_O)        0.124     6.022 r  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_16/O
                         net (fo=5, routed)           0.469     6.491    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_16_n_0
    SLICE_X152Y126       LUT5 (Prop_lut5_I0_O)        0.124     6.615 r  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.840     7.455    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_10__0_n_0
    SLICE_X152Y125       LUT6 (Prop_lut6_I3_O)        0.124     7.579 r  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_7/O
                         net (fo=4, routed)           0.774     8.353    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_7_n_0
    SLICE_X154Y127       LUT4 (Prop_lut4_I2_O)        0.116     8.469 r  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_39/O
                         net (fo=1, routed)           0.652     9.120    datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_39_n_0
    SLICE_X155Y127       LUT6 (Prop_lut6_I5_O)        0.328     9.448 f  datapath/firstLab/video_inst/Inst_vga/cntH/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.899    10.347    datapath/firstLab/video_inst/Inst_vga/cntV/processQ_reg[0]_1
    SLICE_X156Y127       LUT6 (Prop_lut6_I4_O)        0.124    10.471 r  datapath/firstLab/video_inst/Inst_vga/cntV/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.640    11.111    datapath/firstLab/video_inst/Inst_vga/cntV/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.124    11.235 f  datapath/firstLab/video_inst/Inst_vga/cntV/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           1.147    12.382    datapath/firstLab/video_inst/Inst_vga/cntH/processQ_reg[3]_0
    SLICE_X160Y137       LUT4 (Prop_lut4_I3_O)        0.152    12.534 r  datapath/firstLab/video_inst/Inst_vga/cntH/encoded[8]_i_2__1/O
                         net (fo=1, routed)           0.484    13.019    datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/processQ_reg[9]
    SLICE_X161Y136       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.972    41.972    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    41.708    datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y136       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.080    41.788    
                         clock uncertainty           -0.095    41.694    
    SLICE_X161Y136       FDSE (Setup_fdse_C_D)       -0.269    41.425    datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                 28.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.745     0.745    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.065     0.850    datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.022     1.022    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.915     0.915    datapath/firstLab/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.075     0.719    datapath/firstLab/video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/firstLab/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 datapath/firstLab/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.963ns (21.390%)  route 3.539ns (78.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.106     2.106    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/firstLab/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.961     3.214    datapath/firstLab/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.510 f  datapath/firstLab/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.599     4.109    datapath/firstLab/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     4.233 f  datapath/firstLab/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.870     5.103    datapath/firstLab/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     5.227 r  datapath/firstLab/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.109     6.336    datapath/firstLab/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.972     9.972    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.094     9.803    
                         clock uncertainty           -0.072     9.731    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.524     9.207    datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 datapath/firstLab/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.745     0.745    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148     0.792 r  datapath/firstLab/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.057     0.849    datapath/firstLab/video_inst/inst_dvid/data1[4]
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.098     0.947 r  datapath/firstLab/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.947    datapath/firstLab/video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.022     1.022    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121     0.765    datapath/firstLab/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/firstLab/video_inst/inst_dvid/shift_green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.580ns (21.277%)  route 2.146ns (78.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.106     2.106    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828     1.828    datapath/firstLab/video_inst/inst_dvid/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456     2.284 r  datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.915     3.199    datapath/firstLab/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     3.323 r  datapath/firstLab/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           1.231     4.554    datapath/firstLab/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y139       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.972     9.972    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X162Y139       FDSE (Setup_fdse_C_S)       -0.524     8.845    datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.659%)  route 0.705ns (83.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.745     0.745    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645     0.645    datapath/firstLab/video_inst/inst_dvid/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/firstLab/video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.705     1.491    datapath/firstLab/video_inst/inst_dvid/latched_blue[9]
    SLICE_X162Y138       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.022     1.022    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/firstLab/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.059     1.272    datapath/firstLab/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.219    





