- 👋 Hi, I’m @avinashnannesani
- 👀 I’m interested in Physical Design in VLSI
- 🌱 I’m currently learning Verilog HDL
- 💞️ I’m looking to collaborate on VLSI 
- 📫 How to reach me ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...

<!---
avinashnannesani/avinashnannesani is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
