m255
K3
13
cModel Technology
Z0 dC:\Users\nevindi\Documents\GitHub\EE316_2025\Project2\Isaac\i2c\simulation\modelsim
Ede2_115
Z1 w1739221865
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\nevindi\Documents\GitHub\EE316_2025\Project2\Isaac\i2c\simulation\modelsim
Z5 8C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/DE2_115.vhd
Z6 FC:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/DE2_115.vhd
l0
L4
Vgc`PclAJ`07;M2bY8Pe^@3
!s100 _NG;ZXCSRFmMGU<6U_V1g1
Z7 OV;C;10.1d;51
31
!i10b 1
Z8 !s108 1739226284.450000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/DE2_115.vhd|
Z10 !s107 C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/DE2_115.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
Astructural
R2
R3
DEx4 work 7 de2_115 0 22 gc`PclAJ`07;M2bY8Pe^@3
l144
L132
Vz817`kc0NHT5fS6`1K7@Q3
!s100 i2UGZC`bIF?UnI7JTSWBF0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Ei2c_master
Z13 w1739221593
Z14 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z16 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z17 8C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_master.vhd
Z18 FC:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_master.vhd
l0
L35
VCWlTJcnOcfYDWob=Um_<j2
R7
31
Z19 !s108 1739226284.288000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_master.vhd|
Z21 !s107 C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_master.vhd|
R11
R12
!s100 <K66jlSJ5iQih@_Kn==k]0
!i10b 1
Alogic
R14
R15
R16
R2
R3
DEx4 work 10 i2c_master 0 22 CWlTJcnOcfYDWob=Um_<j2
l69
L53
VA@>ho[`jlnC;m6mC0EMKA1
R7
31
R19
R20
R21
R11
R12
!s100 M;>Rl2e@SR8`jmA@[9HBl2
!i10b 1
Ei2c_user_logic
R13
R14
R15
R16
R2
R3
R4
Z22 8C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_user_logic.vhd
Z23 FC:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_user_logic.vhd
l0
L6
V3zQ5LbC]d0]2fK;g0>HYN3
R7
31
Z24 !s108 1739226284.111000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_user_logic.vhd|
Z26 !s107 C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Isaac/i2c/i2c_user_logic.vhd|
R11
R12
!s100 LZM=<WI:iAJSoZLYjN<GR3
!i10b 1
Alogic
R14
R15
R16
R2
R3
DEx4 work 14 i2c_user_logic 0 22 3zQ5LbC]d0]2fK;g0>HYN3
l48
L14
VTNiz;@bQz@fFaTh0eSFPA2
R7
31
R24
R25
R26
R11
R12
!s100 o?kES>TT0aYe:^6V1E4;_1
!i10b 1
