

================================================================
== Vivado HLS Report for 'DistCalc'
================================================================
* Date:           Mon Dec 23 12:15:29 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ROGSAnne_HLS
* Solution:       solution_ROGSAnne
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                   |                         |  Latency  |  Interval | Pipeline|
        |              Instance             |          Module         | min | max | min | max |   Type  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_DistCalc_DistCalcThread_fu_74  |DistCalc_DistCalcThread  |    ?|    ?|    ?|    ?|   none  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     11|   5956|   4914|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     32|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     11|   5988|   4914|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     13|     17|     27|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+-------+------+------+
    |              Instance             |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------+-------------------------+---------+-------+------+------+
    |grp_DistCalc_DistCalcThread_fu_74  |DistCalc_DistCalcThread  |        0|     11|  5956|  4914|
    +-----------------------------------+-------------------------+---------+-------+------+------+
    |Total                              |                         |        0|     11|  5956|  4914|
    +-----------------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |outputDist  |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+
    |Total       |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|clk             |  in |    1| ap_ctrl_hs | DistCalc::DistCalc | return value |
|reset           |  in |    1| ap_ctrl_hs | DistCalc::DistCalc | return value |
|numberOfPoints  |  in |   32|   ap_none  |   numberOfPoints   |    pointer   |
|ready           |  in |    1|   ap_none  |        ready       |    pointer   |
|x_dout          |  in |   32|   ap_fifo  |          x         |    pointer   |
|x_empty_n       |  in |    1|   ap_fifo  |          x         |    pointer   |
|x_read          | out |    1|   ap_fifo  |          x         |    pointer   |
|y_dout          |  in |   32|   ap_fifo  |          y         |    pointer   |
|y_empty_n       |  in |    1|   ap_fifo  |          y         |    pointer   |
|y_read          | out |    1|   ap_fifo  |          y         |    pointer   |
|outputDist      | out |   32|   ap_vld   |     outputDist     |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

