<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>sha256</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>23473</FF>
            <LUT>125196</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>584</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>584</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sha256</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sha2561_fu_69</InstName>
                    <ModuleName>sha2561</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>69</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sha2561_Pipeline_VITIS_LOOP_94_2_fu_639</InstName>
                            <ModuleName>sha2561_Pipeline_VITIS_LOOP_94_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>639</ID>
                            <BindInstances>add_ln94_fu_1852_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha256_final_fu_772</InstName>
                            <ModuleName>sha256_final</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>772</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844</InstName>
                                    <ModuleName>sha256_final_Pipeline_VITIS_LOOP_115_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>844</ID>
                                    <BindInstances>i_4_fu_85_p2 i_5_fu_110_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sha256_transform_fu_852</InstName>
                                    <ModuleName>sha256_transform</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>852</ID>
                                    <BindInstances>add_ln37_1_fu_3293_p2 add_ln37_4_fu_5227_p2 add_ln37_7_fu_3453_p2 add_ln37_10_fu_5391_p2 add_ln37_13_fu_4349_p2 add_ln37_16_fu_5556_p2 add_ln37_19_fu_4509_p2 add_ln37_22_fu_5726_p2 add_ln37_25_fu_5885_p2 add_ln37_28_fu_7355_p2 add_ln37_31_fu_6050_p2 add_ln37_34_fu_7526_p2 add_ln37_37_fu_6222_p2 add_ln37_40_fu_7697_p2 add_ln37_43_fu_6396_p2 add_ln37_46_fu_7854_p2 add_ln37_49_fu_8000_p2 add_ln37_52_fu_11595_p2 add_ln37_55_fu_8152_p2 add_ln37_58_fu_11746_p2 add_ln37_61_fu_8304_p2 add_ln37_64_fu_11897_p2 add_ln37_67_fu_8456_p2 add_ln37_70_fu_12054_p2 add_ln37_73_fu_12200_p2 add_ln37_76_fu_13487_p2 add_ln37_79_fu_12352_p2 add_ln37_82_fu_13638_p2 add_ln37_85_fu_12504_p2 add_ln37_88_fu_13789_p2 add_ln37_91_fu_12656_p2 add_ln37_94_fu_13946_p2 add_ln37_97_fu_14092_p2 add_ln37_100_fu_15583_p2 add_ln37_103_fu_14244_p2 add_ln37_106_fu_15734_p2 add_ln37_109_fu_14396_p2 add_ln37_112_fu_15885_p2 add_ln37_115_fu_14548_p2 add_ln37_118_fu_16032_p2 add_ln37_121_fu_17349_p2 add_ln37_124_fu_17496_p2 add_ln37_127_fu_17641_p2 add_ln37_130_fu_18845_p2 add_ln37_133_fu_17792_p2 add_ln37_136_fu_18996_p2 add_ln54_fu_1194_p2 add_ln54_1_fu_1325_p2 add_ln54_2_fu_1456_p2 add_ln54_3_fu_2041_p2 add_ln54_4_fu_2284_p2 add_ln54_5_fu_2547_p2 add_ln54_6_fu_2782_p2 add_ln54_7_fu_3001_p2 add_ln54_8_fu_3616_p2 add_ln54_9_fu_3856_p2 add_ln54_10_fu_4075_p2 add_ln54_11_fu_4684_p2 add_ln54_12_fu_4902_p2 add_ln54_13_fu_6529_p2 add_ln54_14_fu_6767_p2 add_ln54_15_fu_7010_p2 add_ln54_16_fu_8511_p2 add_ln54_17_fu_8747_p2 add_ln54_18_fu_8965_p2 add_ln54_19_fu_9216_p2 add_ln54_20_fu_9433_p2 add_ln54_21_fu_9688_p2 add_ln54_22_fu_9925_p2 add_ln54_23_fu_10143_p2 add_ln54_24_fu_10394_p2 add_ln54_25_fu_10633_p2 add_ln54_26_fu_10851_p2 add_ln54_27_fu_11102_p2 add_ln54_28_fu_11319_p2 add_ln54_29_fu_12789_p2 add_ln54_30_fu_13026_p2 add_ln54_31_fu_13245_p2 add_ln54_32_fu_14781_p2 add_ln54_33_fu_15020_p2 add_ln54_34_fu_15262_p2 add_ln54_35_fu_16168_p2 add_ln54_36_fu_16384_p2 add_ln54_37_fu_16644_p2 add_ln54_38_fu_16881_p2 add_ln54_39_fu_17099_p2 add_ln54_40_fu_18032_p2 add_ln54_41_fu_18271_p2 add_ln54_42_fu_18513_p2 add_ln54_43_fu_19138_p2 add_ln54_44_fu_19354_p2 add_ln54_45_fu_19625_p2 add_ln54_46_fu_19862_p2 add_ln54_47_fu_20104_p2 add_ln54_48_fu_20337_p2 add_ln54_49_fu_20573_p2 add_ln54_50_fu_20813_p2 add_ln54_51_fu_21046_p2 add_ln54_52_fu_21262_p2 add_ln54_53_fu_21517_p2 add_ln54_54_fu_21754_p2 add_ln54_55_fu_21972_p2 add_ln54_56_fu_22223_p2 add_ln54_57_fu_22462_p2 add_ln54_58_fu_22704_p2 add_ln54_59_fu_22937_p2 add_ln54_60_fu_23153_p2 add_ln54_61_fu_23408_p2 add_ln49_248_fu_23523_p2 add_ln49_249_fu_23529_p2 add_ln49_253_fu_16512_p2 add_ln54_62_fu_23645_p2 add_ln49_256_fu_23763_p2 add_ln49_257_fu_23768_p2 add_ln49_260_fu_19487_p2 add_ln61_2_fu_23892_p2 add_ln62_fu_23903_p2 add_ln63_fu_23908_p2 add_ln64_fu_23913_p2 add_ln66_fu_23928_p2 add_ln67_fu_23933_p2 add_ln68_fu_23938_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874</InstName>
                                    <ModuleName>sha256_final_Pipeline_VITIS_LOOP_118_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>874</ID>
                                    <BindInstances>add_ln118_fu_62_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880</InstName>
                                    <ModuleName>sha256_final_Pipeline_VITIS_LOOP_110_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>880</ID>
                                    <BindInstances>i_fu_74_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887</InstName>
                                    <ModuleName>sha256_final_Pipeline_VITIS_LOOP_138_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>887</ID>
                                    <BindInstances>add_ln138_fu_1118_p2 sub_ln139_fu_1136_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln125_fu_1078_p2 add_ln125_1_fu_1132_p2 add_ln126_1_fu_1137_p2 add_ln126_2_fu_1143_p2 add_ln126_fu_1149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_820</InstName>
                            <ModuleName>sha2561_Pipeline_VITIS_LOOP_90_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>820</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_sha256_transform_fu_591</InstName>
                                    <ModuleName>sha256_transform</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>591</ID>
                                    <BindInstances>add_ln37_1_fu_3293_p2 add_ln37_4_fu_5227_p2 add_ln37_7_fu_3453_p2 add_ln37_10_fu_5391_p2 add_ln37_13_fu_4349_p2 add_ln37_16_fu_5556_p2 add_ln37_19_fu_4509_p2 add_ln37_22_fu_5726_p2 add_ln37_25_fu_5885_p2 add_ln37_28_fu_7355_p2 add_ln37_31_fu_6050_p2 add_ln37_34_fu_7526_p2 add_ln37_37_fu_6222_p2 add_ln37_40_fu_7697_p2 add_ln37_43_fu_6396_p2 add_ln37_46_fu_7854_p2 add_ln37_49_fu_8000_p2 add_ln37_52_fu_11595_p2 add_ln37_55_fu_8152_p2 add_ln37_58_fu_11746_p2 add_ln37_61_fu_8304_p2 add_ln37_64_fu_11897_p2 add_ln37_67_fu_8456_p2 add_ln37_70_fu_12054_p2 add_ln37_73_fu_12200_p2 add_ln37_76_fu_13487_p2 add_ln37_79_fu_12352_p2 add_ln37_82_fu_13638_p2 add_ln37_85_fu_12504_p2 add_ln37_88_fu_13789_p2 add_ln37_91_fu_12656_p2 add_ln37_94_fu_13946_p2 add_ln37_97_fu_14092_p2 add_ln37_100_fu_15583_p2 add_ln37_103_fu_14244_p2 add_ln37_106_fu_15734_p2 add_ln37_109_fu_14396_p2 add_ln37_112_fu_15885_p2 add_ln37_115_fu_14548_p2 add_ln37_118_fu_16032_p2 add_ln37_121_fu_17349_p2 add_ln37_124_fu_17496_p2 add_ln37_127_fu_17641_p2 add_ln37_130_fu_18845_p2 add_ln37_133_fu_17792_p2 add_ln37_136_fu_18996_p2 add_ln54_fu_1194_p2 add_ln54_1_fu_1325_p2 add_ln54_2_fu_1456_p2 add_ln54_3_fu_2041_p2 add_ln54_4_fu_2284_p2 add_ln54_5_fu_2547_p2 add_ln54_6_fu_2782_p2 add_ln54_7_fu_3001_p2 add_ln54_8_fu_3616_p2 add_ln54_9_fu_3856_p2 add_ln54_10_fu_4075_p2 add_ln54_11_fu_4684_p2 add_ln54_12_fu_4902_p2 add_ln54_13_fu_6529_p2 add_ln54_14_fu_6767_p2 add_ln54_15_fu_7010_p2 add_ln54_16_fu_8511_p2 add_ln54_17_fu_8747_p2 add_ln54_18_fu_8965_p2 add_ln54_19_fu_9216_p2 add_ln54_20_fu_9433_p2 add_ln54_21_fu_9688_p2 add_ln54_22_fu_9925_p2 add_ln54_23_fu_10143_p2 add_ln54_24_fu_10394_p2 add_ln54_25_fu_10633_p2 add_ln54_26_fu_10851_p2 add_ln54_27_fu_11102_p2 add_ln54_28_fu_11319_p2 add_ln54_29_fu_12789_p2 add_ln54_30_fu_13026_p2 add_ln54_31_fu_13245_p2 add_ln54_32_fu_14781_p2 add_ln54_33_fu_15020_p2 add_ln54_34_fu_15262_p2 add_ln54_35_fu_16168_p2 add_ln54_36_fu_16384_p2 add_ln54_37_fu_16644_p2 add_ln54_38_fu_16881_p2 add_ln54_39_fu_17099_p2 add_ln54_40_fu_18032_p2 add_ln54_41_fu_18271_p2 add_ln54_42_fu_18513_p2 add_ln54_43_fu_19138_p2 add_ln54_44_fu_19354_p2 add_ln54_45_fu_19625_p2 add_ln54_46_fu_19862_p2 add_ln54_47_fu_20104_p2 add_ln54_48_fu_20337_p2 add_ln54_49_fu_20573_p2 add_ln54_50_fu_20813_p2 add_ln54_51_fu_21046_p2 add_ln54_52_fu_21262_p2 add_ln54_53_fu_21517_p2 add_ln54_54_fu_21754_p2 add_ln54_55_fu_21972_p2 add_ln54_56_fu_22223_p2 add_ln54_57_fu_22462_p2 add_ln54_58_fu_22704_p2 add_ln54_59_fu_22937_p2 add_ln54_60_fu_23153_p2 add_ln54_61_fu_23408_p2 add_ln49_248_fu_23523_p2 add_ln49_249_fu_23529_p2 add_ln49_253_fu_16512_p2 add_ln54_62_fu_23645_p2 add_ln49_256_fu_23763_p2 add_ln49_257_fu_23768_p2 add_ln49_260_fu_19487_p2 add_ln61_2_fu_23892_p2 add_ln62_fu_23903_p2 add_ln63_fu_23908_p2 add_ln64_fu_23913_p2 add_ln66_fu_23928_p2 add_ln67_fu_23933_p2 add_ln68_fu_23938_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln90_fu_619_p2 add_ln92_fu_769_p2 add_ln95_fu_841_p2 add_ln95_1_fu_855_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sha256ctx_data_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_Pipeline_1_fu_77</InstName>
                    <ModuleName>sha256_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>77</ID>
                    <BindInstances>empty_30_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82</InstName>
                    <ModuleName>sha256_Pipeline_VITIS_LOOP_64_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <BindInstances>i_10_fu_85_p2 add_ln65_2_fu_100_p2 add_ln65_3_fu_114_p2 sub_ln714_fu_152_p2 sub_ln714_1_fu_164_p2 sub_ln714_2_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88</InstName>
                    <ModuleName>sha256_Pipeline_VITIS_LOOP_89_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>88</ID>
                    <BindInstances>i_8_fu_97_p2 add_ln90_1_fu_120_p2 add_ln90_2_fu_133_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>signature_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sha2561_Pipeline_VITIS_LOOP_94_2</Name>
            <Loops>
                <VITIS_LOOP_94_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.830</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_2>
                        <Name>VITIS_LOOP_94_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>521</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2805</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1852_p2" SOURCE="sha1/sha2561.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_transform</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineDepth>51</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9362</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51250</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_3293_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_5227_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_3453_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_10_fu_5391_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_13_fu_4349_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_16_fu_5556_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_19_fu_4509_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_22_fu_5726_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_25_fu_5885_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_28_fu_7355_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_31_fu_6050_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_34_fu_7526_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_37_fu_6222_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_40_fu_7697_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_43_fu_6396_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_46_fu_7854_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_49_fu_8000_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_52_fu_11595_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_55_fu_8152_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_58_fu_11746_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_61_fu_8304_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_64_fu_11897_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_67_fu_8456_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_70_fu_12054_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_73_fu_12200_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_76_fu_13487_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_79_fu_12352_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_82_fu_13638_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_85_fu_12504_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_88_fu_13789_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_91_fu_12656_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_94_fu_13946_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_97_fu_14092_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_100_fu_15583_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_103_fu_14244_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_106_fu_15734_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_109_fu_14396_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_112_fu_15885_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_115_fu_14548_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_118_fu_16032_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_121_fu_17349_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_124_fu_17496_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_127_fu_17641_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_130_fu_18845_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_133_fu_17792_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_136_fu_18996_p2" SOURCE="sha1/sha256_impl1.cpp:37" URAM="0" VARIABLE="add_ln37_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1194_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1325_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1456_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_2041_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_2284_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_2547_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_2782_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_3001_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_3616_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_9_fu_3856_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_10_fu_4075_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_11_fu_4684_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_12_fu_4902_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_13_fu_6529_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_6767_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_15_fu_7010_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_16_fu_8511_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_17_fu_8747_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_18_fu_8965_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_19_fu_9216_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_20_fu_9433_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_21_fu_9688_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_22_fu_9925_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_23_fu_10143_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_24_fu_10394_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_25_fu_10633_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_26_fu_10851_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_27_fu_11102_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_28_fu_11319_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_29_fu_12789_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_30_fu_13026_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_31_fu_13245_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_32_fu_14781_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_33_fu_15020_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_34_fu_15262_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_35_fu_16168_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_36_fu_16384_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_37_fu_16644_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_38_fu_16881_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_39_fu_17099_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_40_fu_18032_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_41_fu_18271_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_42_fu_18513_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_43_fu_19138_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_44_fu_19354_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_45_fu_19625_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_46_fu_19862_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_47_fu_20104_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_48_fu_20337_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_49_fu_20573_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_50_fu_20813_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_51_fu_21046_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_52_fu_21262_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_53_fu_21517_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_54_fu_21754_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_55_fu_21972_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_56_fu_22223_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_57_fu_22462_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_58_fu_22704_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_59_fu_22937_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_60_fu_23153_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_61_fu_23408_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_248_fu_23523_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_249_fu_23529_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_253_fu_16512_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_62_fu_23645_p2" SOURCE="sha1/sha256_impl1.cpp:54" URAM="0" VARIABLE="add_ln54_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_256_fu_23763_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_257_fu_23768_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_260_fu_19487_p2" SOURCE="sha1/sha256_impl1.cpp:49" URAM="0" VARIABLE="add_ln49_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_23892_p2" SOURCE="sha1/sha256_impl1.cpp:61" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_23903_p2" SOURCE="sha1/sha256_impl1.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_23908_p2" SOURCE="sha1/sha256_impl1.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_23913_p2" SOURCE="sha1/sha256_impl1.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_23928_p2" SOURCE="sha1/sha256_impl1.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_23933_p2" SOURCE="sha1/sha256_impl1.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_23938_p2" SOURCE="sha1/sha256_impl1.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha2561_Pipeline_VITIS_LOOP_90_1</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3330</Best-caseLatency>
                    <Average-caseLatency>3330</Average-caseLatency>
                    <Worst-caseLatency>3330</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3330</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>3328</Latency>
                        <AbsoluteTimeLatency>33.280 us</AbsoluteTimeLatency>
                        <PipelineII>52</PipelineII>
                        <PipelineDepth>52</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_sha256_transform_fu_591</Instance>
                        </InstanceList>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9432</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52136</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_619_p2" SOURCE="sha1/sha256_impl1.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_769_p2" SOURCE="sha1/sha256_impl1.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_841_p2" SOURCE="sha1/sha256_impl1.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_855_p2" SOURCE="sha1/sha256_impl1.cpp:95" URAM="0" VARIABLE="add_ln95_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_115_2</Name>
            <Loops>
                <VITIS_LOOP_115_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.337</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_2>
                        <Name>VITIS_LOOP_115_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_115_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_85_p2" SOURCE="sha1/sha256_impl1.cpp:103" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_2" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_110_p2" SOURCE="sha1/sha256_impl1.cpp:116" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_118_3</Name>
            <Loops>
                <VITIS_LOOP_118_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.286</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58</Best-caseLatency>
                    <Average-caseLatency>58</Average-caseLatency>
                    <Worst-caseLatency>58</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_3>
                        <Name>VITIS_LOOP_118_3</Name>
                        <TripCount>56</TripCount>
                        <Latency>56</Latency>
                        <AbsoluteTimeLatency>0.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_62_p2" SOURCE="sha1/sha256_impl1.cpp:118" URAM="0" VARIABLE="add_ln118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_110_1</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.814</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>120</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_74_p2" SOURCE="sha1/sha256_impl1.cpp:111" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_138_4</Name>
            <Loops>
                <VITIS_LOOP_138_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_4>
                        <Name>VITIS_LOOP_138_4</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>293</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>794</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_1118_p2" SOURCE="sha1/sha256_impl1.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln139_fu_1136_p2" SOURCE="sha1/sha256_impl1.cpp:139" URAM="0" VARIABLE="sub_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10519</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54053</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1078_p2" SOURCE="sha1/sha256_impl1.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1132_p2" SOURCE="sha1/sha256_impl1.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_1137_p2" SOURCE="sha1/sha256_impl1.cpp:126" URAM="0" VARIABLE="add_ln126_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_2_fu_1143_p2" SOURCE="sha1/sha256_impl1.cpp:126" URAM="0" VARIABLE="add_ln126_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_1149_p2" SOURCE="sha1/sha256_impl1.cpp:126" URAM="0" VARIABLE="add_ln126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha2561</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3400</IterationLatency>
                        <PipelineDepth>3400</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_sha2561_Pipeline_VITIS_LOOP_94_2_fu_639</Instance>
                            <Instance>grp_sha2561_Pipeline_VITIS_LOOP_90_1_fu_820</Instance>
                        </InstanceList>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22389</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109272</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha256ctx_data_U" SOURCE="sha1/sha2561.cpp:87" URAM="0" VARIABLE="sha256ctx_data"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.267</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_Pipeline_VITIS_LOOP_64_1</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5450</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_85_p2" SOURCE="sha256.cpp:65" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_100_p2" SOURCE="sha256.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_114_p2" SOURCE="sha256.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln714_fu_152_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:714" URAM="0" VARIABLE="sub_ln714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln714_1_fu_164_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:714" URAM="0" VARIABLE="sub_ln714_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln714_2_fu_194_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:714" URAM="0" VARIABLE="sub_ln714_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_Pipeline_VITIS_LOOP_89_3</Name>
            <Loops>
                <VITIS_LOOP_89_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.720</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_3>
                        <Name>VITIS_LOOP_89_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_89_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9658</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_97_p2" SOURCE="sha256.cpp:90" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_120_p2" SOURCE="sha256.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_133_p2" SOURCE="sha256.cpp:90" URAM="0" VARIABLE="add_ln90_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>23473</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125196</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="signature_U" SOURCE="sha256.cpp:61" URAM="0" VARIABLE="signature"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;axisIntf, 0&gt;&amp;" srcSize="592">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;axisIntf, 0&gt;&amp;" srcSize="592">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="584" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" dataWidth="584" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">both, 584, 1, 1, , , , , , , </column>
                    <column name="output_r">both, 584, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;axisIntf 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;axisIntf 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface, , </column>
                    <column name="output">output_r, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="sha1/sha2561.cpp:13" status="valid" parentFunction="sha2561_ver" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="sha1/sha2561.cpp:14" status="valid" parentFunction="sha2561_ver" variable="" isDirective="0" options="axis register port = input"/>
        <Pragma type="interface" location="sha1/sha2561.cpp:15" status="valid" parentFunction="sha2561_ver" variable="" isDirective="0" options="axis register port = final_output"/>
        <Pragma type="aggregate" location="sha1/sha2561.cpp:16" status="valid" parentFunction="sha2561_ver" variable="input" isDirective="0" options="variable=input bit"/>
        <Pragma type="aggregate" location="sha1/sha2561.cpp:17" status="valid" parentFunction="sha2561_ver" variable="final_output" isDirective="0" options="variable=final_output bit"/>
        <Pragma type="array_partition" location="sha1/sha2561.cpp:21" status="valid" parentFunction="sha2561_ver" variable="seg_buf" isDirective="0" options="dim=1 type=complete variable=seg_buf"/>
        <Pragma type="unroll" location="sha1/sha2561.cpp:57" status="valid" parentFunction="sha2561_ver" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="sha1/sha2561.cpp:70" status="valid" parentFunction="sha2561" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="sha1/sha2561.cpp:71" status="valid" parentFunction="sha2561" variable="" isDirective="0" options="axis register port = input"/>
        <Pragma type="interface" location="sha1/sha2561.cpp:72" status="valid" parentFunction="sha2561" variable="" isDirective="0" options="axis register port = final_output"/>
        <Pragma type="aggregate" location="sha1/sha2561.cpp:73" status="valid" parentFunction="sha2561" variable="input" isDirective="0" options="variable=input bit"/>
        <Pragma type="aggregate" location="sha1/sha2561.cpp:74" status="valid" parentFunction="sha2561" variable="final_output" isDirective="0" options="variable=final_output bit"/>
        <Pragma type="array_partition" location="sha1/sha2561.cpp:78" status="valid" parentFunction="sha2561" variable="seg_buf" isDirective="0" options="dim=1 type=complete variable=seg_buf"/>
        <Pragma type="unroll" location="sha1/sha2561.cpp:111" status="valid" parentFunction="sha2561" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="sha256.cpp:46" status="valid" parentFunction="sha256" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="sha256.cpp:47" status="valid" parentFunction="sha256" variable="" isDirective="0" options="axis register port = input"/>
        <Pragma type="interface" location="sha256.cpp:48" status="valid" parentFunction="sha256" variable="" isDirective="0" options="axis register port = output"/>
        <Pragma type="aggregate" location="sha256.cpp:49" status="valid" parentFunction="sha256" variable="input" isDirective="0" options="variable=input bit"/>
        <Pragma type="aggregate" location="sha256.cpp:50" status="valid" parentFunction="sha256" variable="output" isDirective="0" options="variable=output bit"/>
        <Pragma type="interface" location="sha256.cpp:101" status="valid" parentFunction="sha256_verify" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="sha256.cpp:102" status="valid" parentFunction="sha256_verify" variable="" isDirective="0" options="axis register port = input"/>
        <Pragma type="interface" location="sha256.cpp:103" status="valid" parentFunction="sha256_verify" variable="" isDirective="0" options="axis register port = output"/>
        <Pragma type="aggregate" location="sha256.cpp:104" status="valid" parentFunction="sha256_verify" variable="input" isDirective="0" options="variable=input bit"/>
        <Pragma type="aggregate" location="sha256.cpp:105" status="valid" parentFunction="sha256_verify" variable="output" isDirective="0" options="variable=output bit"/>
    </PragmaReport>
</profile>

