// Seed: 962803820
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    inout  tri1 id_2,
    output wire id_3,
    input  tri0 id_4,
    input  wire id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_8 = id_9;
  assign id_3 = 1;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_7, id_7
  );
endmodule
