# CPU_5stage_pipeline
Digital design contest at EDABK Lab   
<span style="font-size: 120 px;">**Overview:**</span>

Description: This project implements and optimizes the IBEX core with a 5-stage pipeline.

<span style="font-size: 120 px;">**Features**</span>  
-Design Metrics: The pipeline architecture includes 5 stages: Instruction Fetch, Instruction Decode, Instruction Execute, Instruction Memory, and Instruction Writeback.

-Verification Method: Constrained-random verification + Assertion + Expected value comparison .

-Synthesis: Synthesizing to netlist and measuring power consumption.

![github2](https://github.com/user-attachments/assets/cca8d703-f45d-44c4-bafb-9533e0a033e7)
