// Seed: 3491538824
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5
);
  logic id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output wire id_4,
    output wor id_5,
    input wire id_6,
    output uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_8,
      id_3,
      id_11,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
