# do Project1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Project1_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Project1_7_1200mv_100c_slow.vo 
# -- Compiling module Project1
# -- Compiling module hard_block
# 
# Top level modules:
# 	Project1
# End time: 13:11:25 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Project1/simulation/modelsim {/export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Project1/simulation/modelsim" /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt 
# -- Compiling module Project1_vlg_tst
# 
# Top level modules:
# 	Project1_vlg_tst
# End time: 13:11:25 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 13:11:25 on Dec 18,2018
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project1_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Project1/simulation/modelsim /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:53 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Project1/simulation/modelsim" /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt 
# -- Compiling module Project1_vlg_tst
# 
# Top level modules:
# 	Project1_vlg_tst
# End time: 13:11:53 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Project1_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Project1_vlg_tst 
# Start time: 13:11:25 on Dec 18,2018
# Loading work.Project1_vlg_tst
# Loading work.Project1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Project1_vlg_tst
# End time: 13:13:01 on Dec 18,2018, Elapsed time: 0:01:36
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Project1_vlg_tst 
# Start time: 13:13:01 on Dec 18,2018
# Loading gate_work.Project1_vlg_tst
# Loading gate_work.Project1
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
add wave  \
sim:/Project1_vlg_tst/Cout
add wave -position end  sim:/Project1_vlg_tst/Cout
add wave -position end  sim:/Project1_vlg_tst/Sum
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Project1_vlg_tst
# End time: 13:15:32 on Dec 18,2018, Elapsed time: 0:02:31
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Project1_vlg_tst 
# Start time: 13:15:32 on Dec 18,2018
# Loading gate_work.Project1_vlg_tst
# Loading gate_work.Project1
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
add wave -position end  sim:/Project1_vlg_tst/Cout
add wave -position end  sim:/Project1_vlg_tst/Sum
restart
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
# FATAL ERROR while loading design
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Project1_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Project1_vlg_tst 
# Start time: 13:15:32 on Dec 18,2018
# Loading gate_work.Project1_vlg_tst
# Loading gate_work.Project1
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
run
# Running testbench
run -all
add wave -position end  sim:/Project1_vlg_tst/Cin
add wave -position end  sim:/Project1_vlg_tst/x
add wave -position end  sim:/Project1_vlg_tst/y
restart
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
# FATAL ERROR while loading design
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Project1_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Project1_vlg_tst 
# Start time: 13:15:32 on Dec 18,2018
# Loading gate_work.Project1_vlg_tst
# Loading gate_work.Project1
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from Project1_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project1_vlg_tst File: /export/home/017/a0171595/FPGA/Project1/simulation/modelsim/Project1_test1.vt
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -all
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:19:14 on Dec 18,2018, Elapsed time: 0:03:42
# Errors: 2, Warnings: 0
