<annotationInfo>
<annotationInfo>
<item  id="20" filename="cnn/conv_1.cpp" linenumber="26" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/conv_1.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_fu_481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_10_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_913_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_497_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_102_fu_505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_103_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/conv_1.cpp" linenumber="35" name="mul_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6nncg_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_11_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_12_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_104_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_13_fu_713_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_105_fu_720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_12_fu_541_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_28_fu_753_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_106_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_29_fu_764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_107_fu_771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_13_fu_555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_14_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn/conv_1.cpp" linenumber="35" name="xor_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln35_fu_571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn/conv_1.cpp" linenumber="35" name="and_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln35_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_15_fu_601_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_16_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_913_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_108_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_109_fu_735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/conv_1.cpp" linenumber="35" name="add_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6nncg_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_14_fu_837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_110_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_17_fu_638_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_111_fu_656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_112_fu_790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn/conv_1.cpp" linenumber="35" name="select_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_18_fu_667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_113_fu_748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_114_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_115_fu_822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="106" filename="cnn/conv_1.cpp" linenumber="35" name="add_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_7_fu_851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="112" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="113" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="117" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="118" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="123" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="142" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="147" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="148" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="152" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32nlbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="153" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="156" filename="cnn/conv_1.cpp" linenumber="31" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32nkbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="157" filename="cnn/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn/conv_1.cpp" linenumber="34" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_866_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="159" filename="cnn/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="160" filename="cnn/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="161" filename="cnn/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="162" filename="cnn/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="163" filename="cnn/conv_1.cpp" linenumber="34" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fcmp_32ns_32nmb6_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="164" filename="cnn/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="165" filename="cnn/conv_1.cpp" linenumber="34" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="168" filename="cnn/conv_1.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="169" filename="cnn/conv_1.cpp" linenumber="11" name="add_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="170" filename="cnn/conv_1.cpp" linenumber="11" name="select_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln11_fu_694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="cnn/max_pool_1.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="11" filename="cnn/max_pool_1.cpp" linenumber="25" name="or_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln25_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn/max_pool_1.cpp" linenumber="9" name="icmp_ln9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln9_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn/max_pool_1.cpp" linenumber="9" name="add_ln9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln9_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn/max_pool_1.cpp" linenumber="9" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn/max_pool_1.cpp" linenumber="12" name="icmp_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln12_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_250_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_258_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn/max_pool_1.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln28_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/max_pool_1.cpp" linenumber="15" name="icmp_ln15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln15_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/max_pool_1.cpp" linenumber="12" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/max_pool_1.cpp" linenumber="12" name="or_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln12_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/max_pool_1.cpp" linenumber="12" name="select_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln12_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/max_pool_1.cpp" linenumber="25" name="shl_ln25_mid1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln25_mid1_fu_324_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/max_pool_1.cpp" linenumber="12" name="select_ln12_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln12_5_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_928_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/max_pool_1.cpp" linenumber="35" name="mul_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_mac_muladd_5nocq_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn/max_pool_1.cpp" linenumber="12" name="select_ln12_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln12_6_fu_340_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_352_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/max_pool_1.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_352_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/max_pool_1.cpp" linenumber="25" name="or_ln25_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln25_2_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/max_pool_1.cpp" linenumber="12" name="select_ln12_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln12_7_fu_364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_2_fu_487_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/max_pool_1.cpp" linenumber="28" name="mul_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_2_fu_487_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn/max_pool_1.cpp" linenumber="26" name="shl_ln2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln2_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_13_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_12_fu_394_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_408_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_418_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_14_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_23_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_515_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_3_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_15_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_fcmp_32ns_32nmb6_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/max_pool_1.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln26_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_16_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_447_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_17_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_18_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_5_fu_594_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_19_fu_602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_20_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_620_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_15_fu_638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_fcmp_32ns_32nmb6_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_700_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="108" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_723_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="109" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="110" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_18_fu_740_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="112" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="113" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="114" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="115" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="116" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="117" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="118" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="119" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="120" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_fcmp_32ns_32nmb6_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="121" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="124" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="125" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_814_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_21_fu_832_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="135" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="136" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_fcmp_32ns_32nmb6_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="139" filename="cnn/max_pool_1.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="140" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_928_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="141" filename="cnn/max_pool_1.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_mac_muladd_5nocq_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="142" filename="cnn/max_pool_1.cpp" linenumber="35" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_5_fu_913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="144" filename="cnn/max_pool_1.cpp" linenumber="35" name="add_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_3_fu_917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="145" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_6_fu_923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="149" filename="cnn/max_pool_1.cpp" linenumber="15" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="150" filename="cnn/max_pool_1.cpp" linenumber="12" name="add_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln12_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="151" filename="cnn/max_pool_1.cpp" linenumber="12" name="select_ln12_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln12_8_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="110" filename="cnn/conv_2.cpp" linenumber="26" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_2782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_2_fu_2788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="112" filename="cnn/conv_2.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln8_fu_2794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="113" filename="cnn/conv_2.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln8_fu_2800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="116" filename="cnn/conv_2.cpp" linenumber="8" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_2806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="119" filename="cnn/conv_2.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln11_fu_2812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="120" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_fu_2818_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="121" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_3_fu_2826_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_4999_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="123" filename="cnn/conv_2.cpp" linenumber="35" name="mul_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_4nbXr_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="124" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_4_fu_2834_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="125" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_5_fu_2842_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn/conv_2.cpp" linenumber="35" name="xor_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln35_fu_2850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn/conv_2.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln18_fu_2856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/conv_2.cpp" linenumber="35" name="and_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln35_fu_2862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn/conv_2.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln14_fu_2868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn/conv_2.cpp" linenumber="35" name="and_ln35_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln35_1_fu_2874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_3_fu_2880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn/conv_2.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln35_fu_2886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_6_fu_2892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="135" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_7_fu_2900_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="136" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_10_fu_2908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn/conv_2.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_4nbXr_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_43_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_43_cast_fu_4918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="139" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_4_fu_2912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="140" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_8_fu_2918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="141" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_11_fu_2926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="142" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_5_fu_2930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn/conv_2.cpp" linenumber="35" name="select_ln35_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln35_9_fu_2936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="144" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_12_fu_2944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="145" filename="cnn/conv_2.cpp" linenumber="35" name="xor_ln35_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln35_1_fu_2948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="146" filename="cnn/conv_2.cpp" linenumber="35" name="or_ln35_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln35_1_fu_2954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="147" filename="cnn/conv_2.cpp" linenumber="35" name="and_ln35_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln35_2_fu_2960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="148" filename="cnn/conv_2.cpp" linenumber="14" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_2966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="150" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_fu_2972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="151" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_1_fu_2978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="152" filename="cnn/conv_2.cpp" linenumber="26" name="select_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln26_fu_2984_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="153" filename="cnn/conv_2.cpp" linenumber="26" name="select_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln26_1_fu_3256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="154" filename="cnn/conv_2.cpp" linenumber="26" name="select_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln26_2_fu_2992_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="155" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_fu_3000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="156" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_1_fu_4925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="157" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_2_fu_4928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn/conv_2.cpp" linenumber="35" name="add_ln35_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln35_5_fu_4932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="159" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_13_fu_4938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="161" filename="cnn/conv_2.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln18_fu_3004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="165" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_27_fu_3008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="166" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_3_fu_3016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="167" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_6_fu_3020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="168" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_4_fu_3026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="265" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_fu_3126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="266" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln26_fu_3136_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="267" filename="cnn/conv_2.cpp" linenumber="26" name="mul_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln26_fu_3136_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="268" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_7_fu_3142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="269" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_7_fu_3148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="270" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_6_fu_3156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="272" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_95_fu_3161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="273" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_2_fu_3167_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="274" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_7_fu_3175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="276" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_96_fu_3220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="277" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_3_fu_3225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="278" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_8_fu_3233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="280" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_97_fu_3238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="281" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_4_fu_3243_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="282" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_9_fu_3251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="284" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_98_fu_3264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="285" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_5_fu_3269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="286" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_10_fu_3277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="288" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_99_fu_3282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="289" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_6_fu_3287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="290" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_11_fu_3295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="292" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_100_fu_3300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="293" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_7_fu_3305_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="294" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_12_fu_3313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="296" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_101_fu_3318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="297" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_8_fu_3323_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="298" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_13_fu_3331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="300" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_102_fu_3336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="301" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_9_fu_3341_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="302" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_14_fu_3349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="304" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_103_fu_3354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="305" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_s_fu_3359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="306" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_15_fu_3367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="308" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_104_fu_3372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="309" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_10_fu_3377_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="310" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_16_fu_3385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="312" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_105_fu_3390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="313" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_11_fu_3395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="314" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_17_fu_3403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="316" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_106_fu_3408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="317" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_12_fu_3413_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="318" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_18_fu_3421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="320" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_107_fu_3426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="321" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_13_fu_3431_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="322" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_19_fu_3439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="324" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_108_fu_3444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="325" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_14_fu_3449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="326" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_20_fu_3457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="328" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_109_fu_3462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="329" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_15_fu_3467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="330" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_21_fu_3475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="332" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_110_fu_3480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="333" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_16_fu_3485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="334" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_22_fu_3493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="336" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_111_fu_3498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="337" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_17_fu_3503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="338" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_23_fu_3511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="340" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_112_fu_3516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="341" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_18_fu_3521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="342" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_24_fu_3529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="344" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_113_fu_3534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="345" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_19_fu_3539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="346" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_25_fu_3547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="348" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_114_fu_3552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="349" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_20_fu_3557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="350" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_26_fu_3565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="352" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_115_fu_3570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="353" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_21_fu_3575_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="354" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_27_fu_3583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="356" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_116_fu_3588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="357" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_22_fu_3593_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="358" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_28_fu_3601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="360" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_117_fu_3606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="361" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_23_fu_3611_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="362" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_29_fu_3619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="364" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_118_fu_3624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="365" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_24_fu_3629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="366" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_30_fu_3637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="368" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_119_fu_3642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="369" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_25_fu_3647_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="370" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_31_fu_3655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="372" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_120_fu_3660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="373" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_26_fu_3665_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="374" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_32_fu_3673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="376" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_121_fu_3678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="377" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_27_fu_3683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="378" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_33_fu_3691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="380" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_122_fu_3696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="381" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_28_fu_3701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="382" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_34_fu_3709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="384" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_123_fu_3714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="385" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_29_fu_3719_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="386" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_35_fu_3727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="388" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_124_fu_3732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="389" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_30_fu_3737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="390" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_36_fu_3745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="392" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_125_fu_3750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="393" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_31_fu_3755_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="394" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_37_fu_3763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="396" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_8_fu_3180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="397" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_8_fu_3768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="398" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_38_fu_3775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="400" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_126_fu_3780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="401" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_32_fu_3786_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="402" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_39_fu_3794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="404" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_127_fu_3799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="405" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_33_fu_3804_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="406" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_40_fu_3812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="408" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_128_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="409" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_34_fu_3822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="410" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_41" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_41_fu_3830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="412" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_129_fu_3835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="413" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_35" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_35_fu_3840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="414" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_42_fu_3848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="416" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_130_fu_3853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="417" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_36_fu_3858_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="418" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_43" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_43_fu_3866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="420" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_131_fu_3871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="421" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_37_fu_3876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="422" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_44_fu_3884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="424" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_132_fu_3889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="425" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_38_fu_3894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="426" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_45" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_45_fu_3902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="428" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_133_fu_3907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="429" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_39_fu_3912_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="430" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_46_fu_3920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="432" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_134_fu_3925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="433" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_40_fu_3930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="434" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_47" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_47_fu_3938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="436" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_135_fu_3943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="437" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_41" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_41_fu_3948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="438" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_48_fu_3956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="440" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_136_fu_3961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="441" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_42_fu_3966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="442" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_49_fu_3974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="444" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_137_fu_3979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="445" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_43" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_43_fu_3984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="446" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_50_fu_3992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="448" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_138_fu_3997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="449" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_44_fu_4002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="450" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_51_fu_4010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="452" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_139_fu_4015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="453" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_45" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_45_fu_4020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="454" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_52_fu_4028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="456" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_140_fu_4033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="457" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_46_fu_4038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="458" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_53_fu_4046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="460" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_141_fu_4051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="461" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_47" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_47_fu_4056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="462" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_54_fu_4064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="464" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_142_fu_4069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="465" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_48_fu_4074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="466" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_55_fu_4082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="468" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_143_fu_4087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="469" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_49_fu_4092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="470" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_56_fu_4100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="472" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_144_fu_4105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="473" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_50_fu_4110_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="474" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_57_fu_4118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="476" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_145_fu_4123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="477" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_51_fu_4128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="478" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_58_fu_4136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="480" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_146_fu_4141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="481" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_52_fu_4146_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="482" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_59_fu_4154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="484" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_147_fu_4159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="485" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_53_fu_4164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="486" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_60_fu_4172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="488" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_148_fu_4177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="489" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_54_fu_4182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="490" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_61_fu_4190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="492" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_149_fu_4195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="493" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_55_fu_4200_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="494" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_62_fu_4208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="496" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_150_fu_4213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="497" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_56_fu_4218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="498" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_63_fu_4226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="500" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_151_fu_4231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="501" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_57_fu_4236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="502" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_64_fu_4244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="504" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_152_fu_4249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="505" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_58_fu_4254_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="506" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_65_fu_4262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="508" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_153_fu_4267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="509" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_59_fu_4272_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="510" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_66_fu_4280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="512" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_154_fu_4285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="513" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_60_fu_4290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="514" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_67_fu_4298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="516" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_155_fu_4303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="517" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_61_fu_4308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="518" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_68_fu_4316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="520" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_156_fu_4321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="521" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_62_fu_4326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="522" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_69_fu_4334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="524" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_9_fu_3186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="525" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_9_fu_4339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="526" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_70_fu_4346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="528" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_157_fu_4351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="529" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_63_fu_4357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="530" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_71_fu_4365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="532" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_158_fu_4370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="533" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_64_fu_4375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="534" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_72_fu_4383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="536" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_159_fu_4388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="537" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_65_fu_4393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="538" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_73_fu_4401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="540" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_160_fu_4406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="541" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_66_fu_4411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="542" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_74_fu_4419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="544" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_161_fu_4424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="545" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_67_fu_4429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="546" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_75_fu_4437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="548" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_162_fu_4442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="549" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_68_fu_4447_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="550" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_76_fu_4455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="552" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_163_fu_4460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="553" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_69_fu_4465_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="554" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_77_fu_4473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="556" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_164_fu_4478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="557" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_70_fu_4483_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="558" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_78_fu_4491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="560" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_165_fu_4496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="561" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_71_fu_4501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="562" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_79_fu_4509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="564" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_166_fu_4514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="565" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_72_fu_4519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="566" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_80_fu_4527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="568" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_167_fu_4532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="569" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_73_fu_4537_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="570" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_81_fu_4545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="572" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_168_fu_4550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="573" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_74_fu_4555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="574" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_82_fu_4563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="576" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_169_fu_4568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="577" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_75_fu_4573_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="578" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_83_fu_4581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="580" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_170_fu_4586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="581" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_76_fu_4591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="582" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_84_fu_4599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="584" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_171_fu_4604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="585" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_77_fu_4609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="586" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_85_fu_4617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="588" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_172_fu_4622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="589" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_78_fu_4627_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="590" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_86_fu_4635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="592" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_173_fu_4640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="593" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_79_fu_4645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="594" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_87_fu_4653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="596" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_174_fu_4658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="597" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_80_fu_4663_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="598" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_88_fu_4671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="600" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_175_fu_4676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="601" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_81_fu_4681_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="602" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_89_fu_4689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="604" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_176_fu_4694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="605" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_82_fu_4699_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="606" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_90_fu_4707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="608" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_177_fu_4712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="609" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_83_fu_4717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="610" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_91_fu_4725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="612" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_178_fu_4730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="613" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_84_fu_4735_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="614" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_92_fu_4743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="616" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_179_fu_4748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="617" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_85_fu_4753_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="618" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_93_fu_4761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="620" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_180_fu_4766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="621" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_86_fu_4771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="622" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_94_fu_4779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="624" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_181_fu_4784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="625" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_87_fu_4789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="626" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_95_fu_4797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="628" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_182_fu_4802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="629" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_88_fu_4807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="630" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_96_fu_4815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="632" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_183_fu_4820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="633" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_89_fu_4825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="634" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_97_fu_4833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="636" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_184_fu_4838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="637" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_90_fu_4843_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="638" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_98_fu_4851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="640" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_185_fu_4856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="641" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_91_fu_4861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="642" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_99_fu_4869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="644" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_186_fu_4874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="645" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_92_fu_4879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="646" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_100_fu_4887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="648" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_187_fu_4892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="649" filename="cnn/conv_2.cpp" linenumber="26" name="or_ln26_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln26_93_fu_4897_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="650" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_101_fu_4905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="654" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="655" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="658" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="659" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="662" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="663" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="666" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="667" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="670" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="671" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="674" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="675" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="678" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="679" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="682" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="683" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="686" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="687" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="690" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="691" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="694" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="695" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="698" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="699" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="702" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="703" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="706" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="707" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="710" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="711" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="714" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="715" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="718" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="719" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="722" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="723" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="726" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="727" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="730" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="731" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="734" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="735" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="738" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="739" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="742" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="743" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="746" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="747" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="750" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="751" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="754" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="755" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="758" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="759" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="762" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="763" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="766" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="767" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="770" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="771" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="774" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="775" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="778" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="779" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="782" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="783" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="786" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="787" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="790" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="791" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="794" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="795" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="798" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="799" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="802" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="803" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="806" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="807" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="810" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="811" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="814" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="815" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="818" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="819" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="822" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="823" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="826" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="827" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="830" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="831" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="834" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="835" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="838" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="839" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="842" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="843" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="846" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="847" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="850" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="851" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="854" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="855" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="858" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="859" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="862" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="863" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="866" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="867" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="870" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="871" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="874" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="875" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="878" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="879" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="882" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="883" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="886" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="887" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="890" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="891" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="894" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="895" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="898" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="899" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="902" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="903" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="906" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="907" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="910" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="911" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="914" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="915" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="918" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="919" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="922" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="923" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="926" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="927" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="930" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="931" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="934" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="935" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="938" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="939" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="942" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="943" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="946" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="947" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="950" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="951" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="954" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="955" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="958" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="959" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="962" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="963" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="966" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="967" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="970" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="971" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="974" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="975" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="978" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="979" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="982" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="983" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="986" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="987" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="990" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="991" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="994" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="995" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="998" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="999" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1002" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1003" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1006" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1007" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1010" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1011" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1014" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1015" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1018" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1019" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1022" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1023" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1026" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1027" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1030" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1031" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1034" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32nlbW_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1035" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1037" filename="cnn/conv_2.cpp" linenumber="18" name="wr" contextFuncName="conv_2" moduleName="conv_2" rtlName="wr_fu_4910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1038" filename="cnn/conv_2.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln18_1_fu_4943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1043" filename="cnn/conv_2.cpp" linenumber="31" name="w_sum" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32nkbM_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1044" filename="cnn/conv_2.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln34_fu_4948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1045" filename="cnn/conv_2.cpp" linenumber="34" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_fu_4952_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1046" filename="cnn/conv_2.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln34_fu_4962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1047" filename="cnn/conv_2.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln34_fu_4966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1048" filename="cnn/conv_2.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln34_1_fu_4972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1049" filename="cnn/conv_2.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln34_fu_4978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1050" filename="cnn/conv_2.cpp" linenumber="34" name="tmp_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fcmp_32ns_32nmb6_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1051" filename="cnn/conv_2.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln34_fu_4984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1052" filename="cnn/conv_2.cpp" linenumber="34" name="w_sum_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1056" filename="cnn/conv_2.cpp" linenumber="14" name="add_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln14_fu_3192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1057" filename="cnn/conv_2.cpp" linenumber="14" name="select_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln14_fu_3198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1058" filename="cnn/conv_2.cpp" linenumber="11" name="add_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln11_fu_3206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1059" filename="cnn/conv_2.cpp" linenumber="11" name="select_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln11_fu_3212_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="cnn/max_pool_2.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln_fu_206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="11" filename="cnn/max_pool_2.cpp" linenumber="25" name="or_ln25" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln25_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn/max_pool_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln9_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn/max_pool_2.cpp" linenumber="9" name="add_ln9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln9_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn/max_pool_2.cpp" linenumber="9" name="f" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="f_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn/max_pool_2.cpp" linenumber="12" name="icmp_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln12_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_4_fu_244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_5_fu_252_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_fu_655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_1_fu_260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_6_fu_264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_7_fu_272_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn/max_pool_2.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="xor_ln28_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/max_pool_2.cpp" linenumber="15" name="icmp_ln15" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln15_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_7_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/max_pool_2.cpp" linenumber="12" name="r" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="r_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/max_pool_2.cpp" linenumber="12" name="or_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln12_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/max_pool_2.cpp" linenumber="12" name="select_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln12_fu_310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/max_pool_2.cpp" linenumber="25" name="shl_ln25_mid1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln25_mid1_fu_318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/max_pool_2.cpp" linenumber="12" name="select_ln12_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln12_1_fu_326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_fu_658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/max_pool_2.cpp" linenumber="35" name="tmp" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_fu_661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_2_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/max_pool_2.cpp" linenumber="12" name="select_ln12_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln12_2_fu_334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_fu_346_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/max_pool_2.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_fu_346_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/max_pool_2.cpp" linenumber="25" name="or_ln25_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln25_1_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/max_pool_2.cpp" linenumber="12" name="select_ln12_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln12_3_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_1_fu_455_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/max_pool_2.cpp" linenumber="28" name="mul_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_1_fu_455_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn/max_pool_2.cpp" linenumber="26" name="shl_ln1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln1_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_4_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_14_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_14_cast_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_1_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_5_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_2_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_16_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_16_cast_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_3_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_6_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_1_fu_488_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_1_fu_508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="cnn_fcmp_32ns_32nmb6_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_fu_526_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/max_pool_2.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln26_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_7_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_4_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_18_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_18_cast_fu_419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_5_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_8_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_6_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_20_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_20_cast_fu_540_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_7_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_9_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_1_fu_558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_3_fu_562_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_1_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_2_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_4_fu_580_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_2_fu_590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_2_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_3_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_1_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_4_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_5_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_2_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_1_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="cnn_fcmp_32ns_32nmb6_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_2_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_1_fu_642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_3_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_8_fu_682_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_3_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_4_fu_696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_9_fu_699_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="106" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_4_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_6_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="108" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_7_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="109" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_3_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="110" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_8_fu_731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_9_fu_737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="112" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_4_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="113" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_3_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="114" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="cnn_fcmp_32ns_32nmb6_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="115" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_4_fu_755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="116" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln28_2_fu_761_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="118" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_5_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="119" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_5_fu_773_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="120" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_5_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="121" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_6_fu_787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_10_fu_791_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="123" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_6_fu_801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="124" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_10_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="125" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_11_fu_811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_5_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_12_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_13_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_6_fu_835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_5_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="cnn_fcmp_32ns_32nmb6_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_6_fu_847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn/max_pool_2.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="max_pool_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_1_fu_862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="135" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_1_fu_865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="136" filename="cnn/max_pool_2.cpp" linenumber="35" name="tmp_22_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_22_cast_fu_871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_2_fu_879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_3_fu_885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="142" filename="cnn/max_pool_2.cpp" linenumber="15" name="c" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="c_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn/max_pool_2.cpp" linenumber="12" name="add_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln12_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="144" filename="cnn/max_pool_2.cpp" linenumber="12" name="select_ln12_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln12_4_fu_444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="cnn/flat.cpp" linenumber="6" name="icmp_ln6" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln6_fu_6371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="9" filename="cnn/flat.cpp" linenumber="6" name="r" contextFuncName="flat" moduleName="flat" rtlName="r_fu_6377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="15" filename="cnn/flat.cpp" linenumber="15" name="i" contextFuncName="flat" moduleName="flat" rtlName="i_fu_13068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn/flat.cpp" linenumber="14" name="tmp_s" contextFuncName="flat" moduleName="flat" rtlName="tmp_s_fu_6383_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="17" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_fu_6391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="18" filename="cnn/flat.cpp" linenumber="14" name="tmp_24" contextFuncName="flat" moduleName="flat" rtlName="tmp_24_fu_6395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_321" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_321_fu_6403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/flat.cpp" linenumber="14" name="add_ln14" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_fu_6407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_322" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_322_fu_6413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/flat.cpp" linenumber="14" name="or_ln14" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_fu_6418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_323" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_323_fu_6424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_1_fu_6429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_324" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_324_fu_6434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_2_fu_6439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_325" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_325_fu_6444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_3" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_3_fu_6465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_326" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_326_fu_6470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_4" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_4_fu_6475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_327" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_327_fu_6480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_5" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_5_fu_6510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_328" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_328_fu_6515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_6" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_6_fu_6520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_329" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_329_fu_6525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_7" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_7_fu_6555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_330" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_330_fu_6560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_8" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_8_fu_6565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_331" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_331_fu_6570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_9" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_9_fu_6596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_332" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_332_fu_6601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_10" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_10_fu_6606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_333" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_333_fu_6611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_11" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_11_fu_6641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_334" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_334_fu_6646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_12" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_12_fu_6651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_335" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_335_fu_6656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_13" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_13_fu_6681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_336" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_336_fu_6686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_14" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_14_fu_6691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_337" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_337_fu_6696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_15" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_15_fu_6721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_338" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_338_fu_6726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_16" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_16_fu_6731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_339" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_339_fu_6736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_17" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_17_fu_6762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_340" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_340_fu_6767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_18" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_18_fu_6772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_341" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_341_fu_6777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_19" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_19_fu_6807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_342" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_342_fu_6812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_20" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_20_fu_6817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_343" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_343_fu_6822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_21" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_21_fu_6847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_344" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_344_fu_6852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_22" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_22_fu_6857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_345" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_345_fu_6862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_23" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_23_fu_6887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_346" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_346_fu_6892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_24" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_24_fu_6897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_347" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_347_fu_6902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_25" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_25_fu_6927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_348" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_348_fu_6932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_26" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_26_fu_6937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_349" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_349_fu_6942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_27" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_27_fu_6967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_350" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_350_fu_6972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_28" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_28_fu_6977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="108" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_351" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_351_fu_6982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="110" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_29" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_29_fu_7007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_352" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_352_fu_7012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="113" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_30" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_30_fu_7017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="114" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_353" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_353_fu_7022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="116" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_31" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_31_fu_7047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="117" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_354" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_354_fu_7052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="119" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_32" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_32_fu_7057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="120" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_355" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_355_fu_7062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_33" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_33_fu_7088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="123" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_356" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_356_fu_7093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="125" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_34" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_34_fu_7098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_357" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_357_fu_7103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_35" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_35_fu_7133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_358" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_358_fu_7138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_36" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_36_fu_7143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_359" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_359_fu_7148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_37" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_37_fu_7173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="135" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_360" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_360_fu_7178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_38" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_38_fu_7183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_361" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_361_fu_7188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="140" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_39" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_39_fu_7213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="141" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_362" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_362_fu_7218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_40" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_40_fu_7223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="144" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_363" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_363_fu_7228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="146" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_41" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_41_fu_7253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="147" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_364" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_364_fu_7258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="149" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_42" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_42_fu_7263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="150" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_365" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_365_fu_7268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="152" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_43" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_43_fu_7293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="153" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_366" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_366_fu_7298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="155" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_44" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_44_fu_7303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="156" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_367" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_367_fu_7308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_45" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_45_fu_7333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="159" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_368" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_368_fu_7338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="161" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_46" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_46_fu_7343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="162" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_369" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_369_fu_7348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="164" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_47" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_47_fu_7373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="165" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_370" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_370_fu_7378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="167" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_48" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_48_fu_7383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="168" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_371" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_371_fu_7388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="170" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_49" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_49_fu_7413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="171" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_372" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_372_fu_7418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="173" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_50" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_50_fu_7423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="174" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_373" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_373_fu_7428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="176" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_51" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_51_fu_7453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="177" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_374" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_374_fu_7458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="179" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_52" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_52_fu_7463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="180" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_375" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_375_fu_7468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="182" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_53" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_53_fu_7493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="183" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_376" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_376_fu_7498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="185" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_54" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_54_fu_7503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="186" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_377" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_377_fu_7508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="188" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_55" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_55_fu_7533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="189" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_378" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_378_fu_7538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="191" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_56" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_56_fu_7543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="192" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_379" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_379_fu_7548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="194" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_57" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_57_fu_7573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="195" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_380" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_380_fu_7578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="197" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_58" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_58_fu_7583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="198" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_381" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_381_fu_7588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="200" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_59" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_59_fu_7613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="201" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_382" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_382_fu_7618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="203" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_60" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_60_fu_7623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="204" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_383" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_383_fu_7628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="206" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_61" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_61_fu_7653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="207" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_384" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_384_fu_7658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="209" filename="cnn/flat.cpp" linenumber="14" name="or_ln14_62" contextFuncName="flat" moduleName="flat" rtlName="or_ln14_62_fu_7663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="210" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_385" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_385_fu_7668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="212" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_1_fu_7693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="213" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_fu_7698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="215" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_2_fu_7703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="216" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_1_fu_7708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="218" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_3" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_3_fu_7734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="219" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_2_fu_7739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="221" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_4" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_4_fu_7744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="222" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_3" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_3_fu_7749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="224" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_5" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_5_fu_7776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="225" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_4" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_4_fu_7781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="227" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_6" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_6_fu_7786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="228" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_5" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_5_fu_7791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="230" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_7" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_7_fu_7818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="231" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_6" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_6_fu_7823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="233" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_8" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_8_fu_7828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="234" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_7" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_7_fu_7833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="236" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_9" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_9_fu_7860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="237" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_8" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_8_fu_7865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="239" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_10" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_10_fu_7870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="240" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_9" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_9_fu_7875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="242" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_11" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_11_fu_7902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="243" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_10" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_10_fu_7907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="245" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_12" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_12_fu_7912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="246" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_11" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_11_fu_7917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="248" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_13" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_13_fu_7944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="249" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_12" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_12_fu_7949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="251" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_14" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_14_fu_7954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="252" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_13" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_13_fu_7959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="254" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_15" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_15_fu_7986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="255" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_14" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_14_fu_7991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="257" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_16" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_16_fu_7996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="258" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_15" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_15_fu_8001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="260" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_17" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_17_fu_8028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="261" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_16" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_16_fu_8033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="263" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_18" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_18_fu_8038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="264" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_17" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_17_fu_8043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="266" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_19" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_19_fu_8070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="267" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_18" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_18_fu_8075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="269" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_20" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_20_fu_8080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="270" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_19" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_19_fu_8085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="272" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_21" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_21_fu_8112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="273" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_20" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_20_fu_8117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="275" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_22" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_22_fu_8122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="276" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_21" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_21_fu_8127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="278" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_23" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_23_fu_8154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="279" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_22" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_22_fu_8159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="281" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_24" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_24_fu_8164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="282" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_23" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_23_fu_8169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="284" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_25" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_25_fu_8196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="285" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_24" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_24_fu_8201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="287" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_26" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_26_fu_8206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="288" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_25" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_25_fu_8211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="290" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_27" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_27_fu_8238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="291" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_26" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_26_fu_8243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="293" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_28" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_28_fu_8248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="294" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_27" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_27_fu_8253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="296" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_29" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_29_fu_8280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="297" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_28" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_28_fu_8285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="299" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_30" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_30_fu_8290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="300" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_29" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_29_fu_8295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="302" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_31" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_31_fu_8322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="303" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_30" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_30_fu_8327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="305" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_32" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_32_fu_8332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="306" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_31" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_31_fu_8337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="308" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_33" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_33_fu_8364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="309" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_32" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_32_fu_8369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="311" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_34" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_34_fu_8374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="312" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_33" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_33_fu_8379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="314" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_35" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_35_fu_8406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="315" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_34" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_34_fu_8411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="317" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_36" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_36_fu_8416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="318" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_35" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_35_fu_8421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="320" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_37" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_37_fu_8448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="321" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_36" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_36_fu_8453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="323" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_38" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_38_fu_8458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="324" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_37" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_37_fu_8463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="326" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_39" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_39_fu_8490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="327" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_38" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_38_fu_8495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="329" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_40" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_40_fu_8500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="330" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_39" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_39_fu_8505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="332" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_41" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_41_fu_8532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="333" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_40" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_40_fu_8537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="335" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_42" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_42_fu_8542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="336" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_41" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_41_fu_8547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="338" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_43" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_43_fu_8574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="339" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_42" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_42_fu_8579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="341" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_44" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_44_fu_8584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="342" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_43" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_43_fu_8589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="344" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_45" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_45_fu_8616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="345" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_44" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_44_fu_8621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="347" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_46" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_46_fu_8626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="348" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_45" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_45_fu_8631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="350" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_47" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_47_fu_8658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="351" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_46" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_46_fu_8663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="353" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_48" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_48_fu_8668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="354" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_47" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_47_fu_8673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="356" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_49" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_49_fu_8700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="357" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_48" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_48_fu_8705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="359" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_50" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_50_fu_8710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="360" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_49" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_49_fu_8715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="362" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_51" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_51_fu_8742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="363" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_50" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_50_fu_8747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="365" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_52" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_52_fu_8752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="366" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_51" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_51_fu_8757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="368" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_53" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_53_fu_8784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="369" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_52" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_52_fu_8789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="371" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_54" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_54_fu_8794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="372" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_53" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_53_fu_8799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="374" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_55" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_55_fu_8826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="375" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_54" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_54_fu_8831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="377" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_56" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_56_fu_8836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="378" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_55" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_55_fu_8841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="380" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_57" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_57_fu_8868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="381" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_56" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_56_fu_8873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="383" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_58" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_58_fu_8878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="384" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_57" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_57_fu_8883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="386" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_59" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_59_fu_8910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="387" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_58" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_58_fu_8915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="389" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_60" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_60_fu_8920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="390" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_59" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_59_fu_8925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="392" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_61" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_61_fu_8952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="393" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_60" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_60_fu_8957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="395" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_62" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_62_fu_8962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="396" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_61" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_61_fu_8967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="398" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_63" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_63_fu_8994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="399" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_62" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_62_fu_8999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="401" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_64" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_64_fu_9004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="402" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_63" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_63_fu_9009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="404" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_65" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_65_fu_9036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="405" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_64" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_64_fu_9041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="407" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_66" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_66_fu_9046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="408" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_65" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_65_fu_9051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="410" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_67" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_67_fu_9078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="411" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_66" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_66_fu_9083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="413" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_68" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_68_fu_9088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="414" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_67" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_67_fu_9093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="416" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_69" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_69_fu_9120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="417" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_68" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_68_fu_9125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="419" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_70" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_70_fu_9130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="420" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_69" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_69_fu_9135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="422" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_71" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_71_fu_9162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="423" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_70" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_70_fu_9167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="425" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_72" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_72_fu_9172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="426" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_71" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_71_fu_9177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="428" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_73" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_73_fu_9204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="429" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_72" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_72_fu_9209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="431" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_74" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_74_fu_9214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="432" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_73" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_73_fu_9219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="434" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_75" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_75_fu_9246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="435" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_74" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_74_fu_9251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="437" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_76" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_76_fu_9256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="438" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_75" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_75_fu_9261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="440" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_77" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_77_fu_9288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="441" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_76" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_76_fu_9293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="443" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_78" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_78_fu_9298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="444" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_77" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_77_fu_9303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="446" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_79" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_79_fu_9330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="447" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_78" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_78_fu_9335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="449" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_80" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_80_fu_9340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="450" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_79" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_79_fu_9345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="452" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_81" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_81_fu_9372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="453" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_80" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_80_fu_9377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="455" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_82" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_82_fu_9382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="456" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_81" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_81_fu_9387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="458" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_83" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_83_fu_9414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="459" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_82" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_82_fu_9419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="461" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_84" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_84_fu_9424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="462" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_83" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_83_fu_9429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="464" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_85" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_85_fu_9456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="465" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_84" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_84_fu_9461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="467" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_86" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_86_fu_9466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="468" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_85" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_85_fu_9471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="470" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_87" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_87_fu_9498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="471" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_86" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_86_fu_9503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="473" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_88" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_88_fu_9508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="474" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_87" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_87_fu_9513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="476" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_89" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_89_fu_9540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="477" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_88" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_88_fu_9545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="479" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_90" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_90_fu_9550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="480" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_89" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_89_fu_9555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="482" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_91" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_91_fu_9582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="483" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_90" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_90_fu_9587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="485" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_92" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_92_fu_9592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="486" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_91" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_91_fu_9597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="488" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_93" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_93_fu_9624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="489" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_92" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_92_fu_9629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="491" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_94" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_94_fu_9634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="492" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_93" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_93_fu_9639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="494" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_95" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_95_fu_9666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="495" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_94" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_94_fu_9671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="497" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_96" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_96_fu_9676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="498" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_95" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_95_fu_9681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="500" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_97" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_97_fu_9708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="501" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_96" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_96_fu_9713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="503" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_98" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_98_fu_9718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="504" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_97" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_97_fu_9723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="506" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_99" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_99_fu_9750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="507" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_98" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_98_fu_9755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="509" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_100" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_100_fu_9760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="510" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_99" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_99_fu_9765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="512" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_101" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_101_fu_9792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="513" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_100" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_100_fu_9797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="515" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_102" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_102_fu_9802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="516" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_101" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_101_fu_9807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="518" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_103" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_103_fu_9834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="519" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_102" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_102_fu_9839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="521" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_104" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_104_fu_9844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="522" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_103" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_103_fu_9849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="524" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_105" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_105_fu_9876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="525" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_104" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_104_fu_9881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="527" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_106" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_106_fu_9886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="528" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_105" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_105_fu_9891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="530" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_107" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_107_fu_9918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="531" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_106" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_106_fu_9923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="533" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_108" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_108_fu_9928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="534" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_107" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_107_fu_9933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="536" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_109" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_109_fu_9960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="537" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_108" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_108_fu_9965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="539" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_110" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_110_fu_9970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="540" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_109" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_109_fu_9975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="542" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_111" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_111_fu_10002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="543" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_110" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_110_fu_10007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="545" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_112" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_112_fu_10012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="546" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_111" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_111_fu_10017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="548" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_113" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_113_fu_10044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="549" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_112" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_112_fu_10049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="551" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_114" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_114_fu_10054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="552" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_113" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_113_fu_10059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="554" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_115" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_115_fu_10086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="555" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_114" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_114_fu_10091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="557" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_116" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_116_fu_10096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="558" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_115" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_115_fu_10101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="560" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_117" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_117_fu_10128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="561" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_116" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_116_fu_10133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="563" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_118" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_118_fu_10138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="564" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_117" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_117_fu_10143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="566" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_119" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_119_fu_10170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="567" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_118" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_118_fu_10175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="569" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_120" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_120_fu_10180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="570" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_119" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_119_fu_10185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="572" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_121" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_121_fu_10212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="573" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_120" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_120_fu_10217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="575" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_122" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_122_fu_10222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="576" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_121" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_121_fu_10227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="578" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_123" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_123_fu_10254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="579" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_122" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_122_fu_10259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="581" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_124" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_124_fu_10264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="582" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_123" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_123_fu_10269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="584" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_125" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_125_fu_10296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="585" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_124" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_124_fu_10301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="587" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_126" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_126_fu_10306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="588" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_125" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_125_fu_10311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="590" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_127" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_127_fu_10338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="591" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_126" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_126_fu_10343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="593" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_128" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_128_fu_10348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="594" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_127" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_127_fu_10353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="596" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_129" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_129_fu_10380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="597" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_128" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_128_fu_10385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="599" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_130" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_130_fu_10390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="600" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_129" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_129_fu_10395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="602" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_131" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_131_fu_10422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="603" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_130" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_130_fu_10427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="605" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_132" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_132_fu_10432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="606" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_131" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_131_fu_10437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="608" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_133" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_133_fu_10464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="609" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_132" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_132_fu_10469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="611" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_134" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_134_fu_10474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="612" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_133" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_133_fu_10479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="614" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_135" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_135_fu_10506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="615" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_134" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_134_fu_10511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="617" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_136" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_136_fu_10516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="618" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_135" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_135_fu_10521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="620" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_137" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_137_fu_10548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="621" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_136" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_136_fu_10553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="623" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_138" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_138_fu_10558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="624" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_137" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_137_fu_10563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="626" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_139" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_139_fu_10590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="627" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_138" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_138_fu_10595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="629" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_140" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_140_fu_10600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="630" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_139" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_139_fu_10605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="632" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_141" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_141_fu_10632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="633" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_140" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_140_fu_10637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="635" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_142" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_142_fu_10642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="636" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_141" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_141_fu_10647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="638" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_143" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_143_fu_10674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="639" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_142" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_142_fu_10679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="641" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_144" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_144_fu_10684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="642" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_143" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_143_fu_10689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="644" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_145" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_145_fu_10716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="645" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_144" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_144_fu_10721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="647" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_146" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_146_fu_10726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="648" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_145" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_145_fu_10731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="650" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_147" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_147_fu_10758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="651" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_146" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_146_fu_10763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="653" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_148" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_148_fu_10768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="654" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_147" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_147_fu_10773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="656" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_149" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_149_fu_10800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="657" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_148" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_148_fu_10805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="659" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_150" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_150_fu_10810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="660" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_149" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_149_fu_10815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="662" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_151" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_151_fu_10842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="663" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_150" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_150_fu_10847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="665" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_152" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_152_fu_10852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="666" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_151" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_151_fu_10857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="668" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_153" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_153_fu_10884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="669" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_152" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_152_fu_10889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="671" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_154" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_154_fu_10894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="672" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_153" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_153_fu_10899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="674" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_155" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_155_fu_10926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="675" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_154" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_154_fu_10931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="677" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_156" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_156_fu_10936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="678" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_155" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_155_fu_10941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="680" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_157" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_157_fu_10968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="681" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_156" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_156_fu_10973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="683" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_158" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_158_fu_10978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="684" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_157" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_157_fu_10983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="686" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_159" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_159_fu_11010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="687" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_158" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_158_fu_11015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="689" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_160" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_160_fu_11020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="690" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_159" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_159_fu_11025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="692" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_161" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_161_fu_11052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="693" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_160" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_160_fu_11057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="695" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_162" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_162_fu_11062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="696" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_161" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_161_fu_11067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="698" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_163" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_163_fu_11094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="699" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_162" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_162_fu_11099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="701" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_164" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_164_fu_11104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="702" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_163" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_163_fu_11109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="704" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_165" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_165_fu_11136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="705" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_164" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_164_fu_11141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="707" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_166" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_166_fu_11146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="708" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_165" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_165_fu_11151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="710" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_167" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_167_fu_11178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="711" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_166" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_166_fu_11183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="713" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_168" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_168_fu_11188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="714" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_167" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_167_fu_11193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="716" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_169" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_169_fu_11220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="717" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_168" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_168_fu_11225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="719" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_170" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_170_fu_11230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="720" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_169" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_169_fu_11235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="722" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_171" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_171_fu_11262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="723" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_170" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_170_fu_11267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="725" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_172" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_172_fu_11272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="726" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_171" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_171_fu_11277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="728" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_173" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_173_fu_11304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="729" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_172" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_172_fu_11309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="731" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_174" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_174_fu_11314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="732" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_173" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_173_fu_11319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="734" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_175" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_175_fu_11346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="735" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_174" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_174_fu_11351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="737" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_176" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_176_fu_11356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="738" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_175" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_175_fu_11361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="740" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_177" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_177_fu_11388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="741" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_176" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_176_fu_11393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="743" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_178" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_178_fu_11398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="744" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_177" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_177_fu_11403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="746" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_179" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_179_fu_11430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="747" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_178" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_178_fu_11435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="749" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_180" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_180_fu_11440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="750" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_179" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_179_fu_11445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="752" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_181" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_181_fu_11472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="753" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_180" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_180_fu_11477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="755" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_182" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_182_fu_11482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="756" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_181" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_181_fu_11487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="758" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_183" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_183_fu_11514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="759" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_182" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_182_fu_11519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="761" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_184" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_184_fu_11524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="762" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_183" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_183_fu_11529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="764" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_185" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_185_fu_11556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="765" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_184" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_184_fu_11561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="767" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_186" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_186_fu_11566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="768" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_185" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_185_fu_11571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="770" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_187" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_187_fu_11598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="771" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_186" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_186_fu_11603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="773" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_188" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_188_fu_11608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="774" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_187" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_187_fu_11613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="776" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_189" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_189_fu_11640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="777" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_188" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_188_fu_11645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="779" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_190" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_190_fu_11650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="780" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_189" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_189_fu_11655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="782" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_191" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_191_fu_11682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="783" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_190" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_190_fu_11687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="785" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_192" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_192_fu_11692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="786" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_191" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_191_fu_11697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="788" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_193" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_193_fu_11724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="789" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_192" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_192_fu_11729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="791" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_194" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_194_fu_11734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="792" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_193" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_193_fu_11739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="794" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_195" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_195_fu_11766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="795" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_194" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_194_fu_11771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="797" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_196" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_196_fu_11776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="798" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_195" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_195_fu_11781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="800" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_197" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_197_fu_11808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="801" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_196" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_196_fu_11813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="803" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_198" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_198_fu_11818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="804" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_197" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_197_fu_11823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="806" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_199" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_199_fu_11850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="807" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_198" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_198_fu_11855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="809" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_200" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_200_fu_11860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="810" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_199" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_199_fu_11865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="812" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_201" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_201_fu_11892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="813" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_200" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_200_fu_11897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="815" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_202" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_202_fu_11902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="816" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_201" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_201_fu_11907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="818" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_203" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_203_fu_11934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="819" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_202" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_202_fu_11939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="821" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_204" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_204_fu_11944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="822" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_203" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_203_fu_11949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="824" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_205" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_205_fu_11976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="825" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_204" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_204_fu_11981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="827" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_206" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_206_fu_11986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="828" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_205" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_205_fu_11991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="830" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_207" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_207_fu_12018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="831" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_206" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_206_fu_12023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="833" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_208" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_208_fu_12028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="834" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_207" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_207_fu_12033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="836" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_209" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_209_fu_12060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="837" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_208" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_208_fu_12065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="839" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_210" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_210_fu_12070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="840" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_209" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_209_fu_12075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="842" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_211" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_211_fu_12102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="843" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_210" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_210_fu_12107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="845" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_212" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_212_fu_12112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="846" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_211" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_211_fu_12117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="848" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_213" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_213_fu_12144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="849" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_212" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_212_fu_12149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="851" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_214" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_214_fu_12154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="852" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_213" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_213_fu_12159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="854" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_215" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_215_fu_12186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="855" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_214" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_214_fu_12191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="857" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_216" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_216_fu_12196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="858" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_215" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_215_fu_12201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="860" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_217" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_217_fu_12228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="861" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_216" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_216_fu_12233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="863" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_218" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_218_fu_12238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="864" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_217" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_217_fu_12243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="866" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_219" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_219_fu_12270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="867" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_218" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_218_fu_12275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="869" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_220" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_220_fu_12280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="870" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_219" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_219_fu_12285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="872" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_221" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_221_fu_12312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="873" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_220" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_220_fu_12317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="875" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_222" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_222_fu_12322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="876" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_221" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_221_fu_12327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="878" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_223" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_223_fu_12354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="879" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_222" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_222_fu_12359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="881" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_224" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_224_fu_12364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="882" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_223" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_223_fu_12369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="884" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_225" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_225_fu_12396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="885" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_224" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_224_fu_12401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="887" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_226" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_226_fu_12406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="888" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_225" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_225_fu_12411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="890" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_227" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_227_fu_12438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="891" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_226" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_226_fu_12443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="893" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_228" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_228_fu_12448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="894" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_227" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_227_fu_12453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="896" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_229" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_229_fu_12480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="897" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_228" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_228_fu_12485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="899" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_230" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_230_fu_12490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="900" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_229" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_229_fu_12495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="902" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_231" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_231_fu_12522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="903" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_230" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_230_fu_12527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="905" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_232" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_232_fu_12532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="906" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_231" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_231_fu_12537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="908" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_233" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_233_fu_12564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="909" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_232" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_232_fu_12569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="911" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_234" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_234_fu_12574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="912" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_233" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_233_fu_12579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="914" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_235" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_235_fu_12606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="915" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_234" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_234_fu_12611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="917" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_236" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_236_fu_12616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="918" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_235" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_235_fu_12621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="920" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_237" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_237_fu_12648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="921" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_236" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_236_fu_12653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="923" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_238" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_238_fu_12658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="924" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_237" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_237_fu_12663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="926" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_239" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_239_fu_12690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="927" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_238" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_238_fu_12695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="929" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_240" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_240_fu_12700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="930" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_239" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_239_fu_12705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="932" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_241" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_241_fu_12732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="933" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_240" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_240_fu_12737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="935" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_242" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_242_fu_12742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="936" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_241" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_241_fu_12747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="938" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_243" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_243_fu_12774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="939" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_242" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_242_fu_12779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="941" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_244" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_244_fu_12784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="942" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_243" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_243_fu_12789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="944" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_245" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_245_fu_12816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="945" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_244" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_244_fu_12821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="947" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_246" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_246_fu_12826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="948" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_245" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_245_fu_12831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="950" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_247" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_247_fu_12858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="951" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_246" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_246_fu_12863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="953" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_248" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_248_fu_12868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="954" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_247" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_247_fu_12873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="956" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_249" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_249_fu_12900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="957" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_248" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_248_fu_12905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="959" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_250" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_250_fu_12910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="960" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_249" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_249_fu_12915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="962" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_251" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_251_fu_12942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="963" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_250" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_250_fu_12947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="965" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_252" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_252_fu_12952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="966" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_251" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_251_fu_12957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="968" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_253" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_253_fu_12984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="969" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_252" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_252_fu_12989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="971" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_254" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_254_fu_12994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="972" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_253" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_253_fu_12999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="974" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_255" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_255_fu_13026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="975" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_254" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_254_fu_13031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="977" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_256" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_256_fu_13036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="978" filename="cnn/flat.cpp" linenumber="14" name="sext_ln14_255" contextFuncName="flat" moduleName="flat" rtlName="sext_ln14_255_fu_13041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="980" filename="cnn/flat.cpp" linenumber="15" name="add_ln15" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_fu_7754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="982" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_1_fu_6449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="985" filename="cnn/flat.cpp" linenumber="15" name="or_ln15" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_fu_6454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="986" filename="cnn/flat.cpp" linenumber="15" name="zext_ln15" contextFuncName="flat" moduleName="flat" rtlName="zext_ln15_fu_6485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="988" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_2_fu_6460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="991" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_1" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_1_fu_6488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="993" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_3" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_3_fu_6494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="996" filename="cnn/flat.cpp" linenumber="15" name="or_ln15_1" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_1_fu_6499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="997" filename="cnn/flat.cpp" linenumber="15" name="zext_ln15_1" contextFuncName="flat" moduleName="flat" rtlName="zext_ln15_1_fu_6530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="999" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_4" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_4_fu_6505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1002" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_4" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_4_fu_6533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1004" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_5" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_5_fu_6539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1007" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_5" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_5_fu_6544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1009" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_6" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_6_fu_6550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1012" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_6" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_6_fu_6575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1014" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_7" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_7_fu_6580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1017" filename="cnn/flat.cpp" linenumber="15" name="or_ln15_2" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_2_fu_6585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1018" filename="cnn/flat.cpp" linenumber="15" name="zext_ln15_2" contextFuncName="flat" moduleName="flat" rtlName="zext_ln15_2_fu_6616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1020" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_8" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_8_fu_6591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1023" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_7" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_7_fu_6619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1025" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_9" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_9_fu_6625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1028" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_8" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_8_fu_6630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1030" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_10" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_10_fu_6636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1033" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_9" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_9_fu_6661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1035" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_11" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_11_fu_6666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1038" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_10" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_10_fu_6671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1040" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_12" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_12_fu_6676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1043" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_11" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_11_fu_6701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1045" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_13" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_13_fu_6706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1048" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_12" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_12_fu_6711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1050" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_14" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_14_fu_6716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1053" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_13" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_13_fu_6741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1055" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_15" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_15_fu_6746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1058" filename="cnn/flat.cpp" linenumber="15" name="or_ln15_3" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_3_fu_6751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1059" filename="cnn/flat.cpp" linenumber="15" name="zext_ln15_3" contextFuncName="flat" moduleName="flat" rtlName="zext_ln15_3_fu_6782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1061" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_16" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_16_fu_6757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1064" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_14" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_14_fu_6785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1066" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_17" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_17_fu_6791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1069" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_15" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_15_fu_6796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1071" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_18" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_18_fu_6802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1074" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_16" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_16_fu_6827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1076" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_19" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_19_fu_6832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1079" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_18" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_18_fu_6837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1081" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_20" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_20_fu_6842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1084" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_19" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_19_fu_6867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1086" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_21" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_21_fu_6872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1089" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_20" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_20_fu_6877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1091" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_22" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_22_fu_6882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1094" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_21" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_21_fu_6907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1096" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_23" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_23_fu_6912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1099" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_22" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_22_fu_6917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1101" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_24" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_24_fu_6922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1104" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_23" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_23_fu_6947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1106" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_25" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_25_fu_6952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1109" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_24" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_24_fu_6957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1111" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_26" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_26_fu_6962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1114" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_25" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_25_fu_6987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1116" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_27" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_27_fu_6992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1119" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_26" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_26_fu_6997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1121" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_28" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_28_fu_7002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1124" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_27" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_27_fu_7027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1126" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_29" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_29_fu_7032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1129" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_28" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_28_fu_7037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1131" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_30" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_30_fu_7042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1134" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_29" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_29_fu_7067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1136" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_31" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_31_fu_7072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1139" filename="cnn/flat.cpp" linenumber="15" name="or_ln15_4" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_4_fu_7077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1140" filename="cnn/flat.cpp" linenumber="15" name="zext_ln15_4" contextFuncName="flat" moduleName="flat" rtlName="zext_ln15_4_fu_7108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1142" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_32" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_32_fu_7083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1145" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_30" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_30_fu_7111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1147" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_33" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_33_fu_7117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1150" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_31" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_31_fu_7122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1152" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_34" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_34_fu_7128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1155" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_32" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_32_fu_7153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1157" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_35" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_35_fu_7158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1160" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_33" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_33_fu_7163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1162" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_36" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_36_fu_7168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1165" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_34" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_34_fu_7193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1167" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_37" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_37_fu_7198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1170" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_35" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_35_fu_7203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1172" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_38" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_38_fu_7208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1175" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_36" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_36_fu_7233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1177" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_39" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_39_fu_7238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1180" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_37" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_37_fu_7243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1182" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_40" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_40_fu_7248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1185" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_38" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_38_fu_7273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1187" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_41" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_41_fu_7278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1190" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_39" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_39_fu_7283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1192" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_42" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_42_fu_7288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1195" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_40" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_40_fu_7313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1197" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_43" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_43_fu_7318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1200" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_41" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_41_fu_7323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1202" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_44" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_44_fu_7328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1205" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_42" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_42_fu_7353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1207" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_45" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_45_fu_7358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1210" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_43" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_43_fu_7363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1212" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_46" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_46_fu_7368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1215" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_44" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_44_fu_7393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1217" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_47" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_47_fu_7398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1220" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_45" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_45_fu_7403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1222" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_48" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_48_fu_7408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1225" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_46" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_46_fu_7433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1227" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_49" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_49_fu_7438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1230" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_47" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_47_fu_7443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1232" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_50" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_50_fu_7448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1235" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_48" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_48_fu_7473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1237" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_51" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_51_fu_7478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1240" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_49" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_49_fu_7483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1242" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_52" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_52_fu_7488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1245" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_50" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_50_fu_7513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1247" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_53" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_53_fu_7518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1250" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_51" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_51_fu_7523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1252" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_54" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_54_fu_7528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1255" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_52" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_52_fu_7553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1257" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_55" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_55_fu_7558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1260" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_53" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_53_fu_7563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1262" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_56" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_56_fu_7568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1265" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_54" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_54_fu_7593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1267" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_57" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_57_fu_7598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1270" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_55" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_55_fu_7603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1272" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_58" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_58_fu_7608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1275" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_56" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_56_fu_7633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1277" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_59" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_59_fu_7638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1280" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_57" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_57_fu_7643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1282" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_60" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_60_fu_7648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1285" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_58" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_58_fu_7673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1287" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_61" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_61_fu_7678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1290" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_59" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_59_fu_7683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1292" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_62" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_62_fu_7688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1295" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_60" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_60_fu_7713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1297" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_63" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_63_fu_7718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1300" filename="cnn/flat.cpp" linenumber="15" name="or_ln15_5" contextFuncName="flat" moduleName="flat" rtlName="or_ln15_5_fu_7723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1302" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_64" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_64_fu_7729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1305" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_17" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_17_fu_9098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1307" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_65" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_65_fu_7760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1310" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_61" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_61_fu_7765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1312" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_66" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_66_fu_7771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1315" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_62" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_62_fu_7796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1317" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_67" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_67_fu_7802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1320" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_63" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_63_fu_7807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1322" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_68" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_68_fu_7813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1325" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_64" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_64_fu_7838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1327" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_69" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_69_fu_7844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1330" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_65" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_65_fu_7849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1332" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_70" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_70_fu_7855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1335" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_66" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_66_fu_7880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1337" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_71" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_71_fu_7886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1340" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_67" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_67_fu_7891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1342" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_72" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_72_fu_7897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1345" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_68" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_68_fu_7922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1347" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_73" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_73_fu_7928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1350" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_69" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_69_fu_7933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1352" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_74" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_74_fu_7939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1355" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_70" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_70_fu_7964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1357" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_75" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_75_fu_7970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1360" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_71" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_71_fu_7975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1362" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_76" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_76_fu_7981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1365" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_72" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_72_fu_8006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1367" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_77" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_77_fu_8012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1370" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_73" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_73_fu_8017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1372" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_78" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_78_fu_8023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1375" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_74" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_74_fu_8048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1377" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_79" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_79_fu_8054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1380" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_75" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_75_fu_8059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1382" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_80" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_80_fu_8065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1385" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_76" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_76_fu_8090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1387" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_81" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_81_fu_8096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1390" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_77" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_77_fu_8101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1392" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_82" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_82_fu_8107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1395" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_78" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_78_fu_8132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1397" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_83" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_83_fu_8138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1400" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_79" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_79_fu_8143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1402" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_84" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_84_fu_8149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1405" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_80" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_80_fu_8174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1407" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_85" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_85_fu_8180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1410" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_81" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_81_fu_8185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1412" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_86" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_86_fu_8191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1415" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_82" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_82_fu_8216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1417" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_87" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_87_fu_8222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1420" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_83" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_83_fu_8227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1422" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_88" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_88_fu_8233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1425" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_84" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_84_fu_8258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1427" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_89" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_89_fu_8264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1430" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_85" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_85_fu_8269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1432" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_90" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_90_fu_8275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1435" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_86" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_86_fu_8300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1437" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_91" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_91_fu_8306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1440" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_87" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_87_fu_8311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1442" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_92" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_92_fu_8317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1445" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_88" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_88_fu_8342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1447" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_93" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_93_fu_8348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1450" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_89" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_89_fu_8353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1452" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_94" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_94_fu_8359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1455" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_90" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_90_fu_8384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1457" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_95" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_95_fu_8390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1460" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_91" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_91_fu_8395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1462" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_96" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_96_fu_8401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1465" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_92" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_92_fu_8426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1467" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_97" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_97_fu_8432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1470" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_93" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_93_fu_8437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1472" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_98" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_98_fu_8443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1475" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_94" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_94_fu_8468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1477" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_99" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_99_fu_8474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1480" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_95" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_95_fu_8479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1482" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_100" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_100_fu_8485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1485" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_96" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_96_fu_8510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1487" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_101" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_101_fu_8516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1490" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_97" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_97_fu_8521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1492" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_102" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_102_fu_8527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1495" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_98" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_98_fu_8552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1497" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_103" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_103_fu_8558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1500" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_99" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_99_fu_8563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1502" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_104" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_104_fu_8569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1505" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_100" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_100_fu_8594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1507" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_105" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_105_fu_8600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1510" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_101" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_101_fu_8605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1512" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_106" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_106_fu_8611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1515" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_102" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_102_fu_8636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1517" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_107" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_107_fu_8642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1520" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_103" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_103_fu_8647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1522" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_108" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_108_fu_8653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1525" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_104" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_104_fu_8678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1527" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_109" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_109_fu_8684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1530" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_105" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_105_fu_8689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1532" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_110" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_110_fu_8695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1535" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_106" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_106_fu_8720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1537" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_111" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_111_fu_8726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1540" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_107" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_107_fu_8731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1542" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_112" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_112_fu_8737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1545" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_108" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_108_fu_8762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1547" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_113" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_113_fu_8768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1550" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_109" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_109_fu_8773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1552" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_114" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_114_fu_8779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1555" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_110" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_110_fu_8804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1557" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_115" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_115_fu_8810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1560" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_111" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_111_fu_8815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1562" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_116" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_116_fu_8821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1565" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_112" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_112_fu_8846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1567" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_117" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_117_fu_8852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1570" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_113" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_113_fu_8857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1572" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_118" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_118_fu_8863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1575" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_114" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_114_fu_8888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1577" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_119" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_119_fu_8894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1580" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_115" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_115_fu_8899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1582" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_120" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_120_fu_8905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1585" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_116" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_116_fu_8930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1587" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_121" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_121_fu_8936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1590" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_117" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_117_fu_8941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1592" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_122" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_122_fu_8947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1595" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_118" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_118_fu_8972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1597" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_123" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_123_fu_8978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1600" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_119" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_119_fu_8983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1602" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_124" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_124_fu_8989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1605" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_120" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_120_fu_9014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1607" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_125" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_125_fu_9020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1610" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_121" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_121_fu_9025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1612" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_126" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_126_fu_9031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1615" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_122" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_122_fu_9056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1617" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_127" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_127_fu_9062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1620" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_123" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_123_fu_9067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1622" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_128" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_128_fu_9073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1625" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_2" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_2_fu_10442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1627" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_129" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_129_fu_9104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1630" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_124" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_124_fu_9109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1632" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_130" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_130_fu_9115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1635" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_125" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_125_fu_9140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1637" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_131" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_131_fu_9146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1640" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_126" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_126_fu_9151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1642" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_132" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_132_fu_9157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1645" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_127" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_127_fu_9182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1647" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_133" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_133_fu_9188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1650" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_128" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_128_fu_9193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1652" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_134" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_134_fu_9199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1655" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_129" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_129_fu_9224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1657" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_135" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_135_fu_9230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1660" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_130" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_130_fu_9235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1662" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_136" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_136_fu_9241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1665" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_131" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_131_fu_9266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1667" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_137" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_137_fu_9272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1670" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_132" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_132_fu_9277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1672" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_138" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_138_fu_9283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1675" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_133" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_133_fu_9308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1677" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_139" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_139_fu_9314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1680" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_134" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_134_fu_9319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1682" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_140" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_140_fu_9325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1685" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_135" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_135_fu_9350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1687" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_141" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_141_fu_9356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1690" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_136" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_136_fu_9361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1692" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_142" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_142_fu_9367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1695" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_137" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_137_fu_9392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1697" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_143" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_143_fu_9398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1700" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_138" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_138_fu_9403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1702" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_144" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_144_fu_9409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1705" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_139" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_139_fu_9434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1707" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_145" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_145_fu_9440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1710" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_140" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_140_fu_9445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1712" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_146" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_146_fu_9451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1715" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_141" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_141_fu_9476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1717" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_147" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_147_fu_9482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1720" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_142" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_142_fu_9487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1722" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_148" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_148_fu_9493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1725" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_143" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_143_fu_9518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1727" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_149" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_149_fu_9524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1730" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_144" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_144_fu_9529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1732" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_150" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_150_fu_9535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1735" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_145" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_145_fu_9560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1737" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_151" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_151_fu_9566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1740" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_146" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_146_fu_9571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1742" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_152" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_152_fu_9577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1745" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_147" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_147_fu_9602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1747" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_153" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_153_fu_9608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1750" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_148" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_148_fu_9613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1752" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_154" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_154_fu_9619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1755" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_149" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_149_fu_9644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1757" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_155" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_155_fu_9650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1760" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_150" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_150_fu_9655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1762" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_156" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_156_fu_9661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1765" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_151" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_151_fu_9686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1767" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_157" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_157_fu_9692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1770" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_152" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_152_fu_9697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1772" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_158" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_158_fu_9703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1775" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_153" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_153_fu_9728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1777" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_159" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_159_fu_9734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1780" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_154" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_154_fu_9739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1782" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_160" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_160_fu_9745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1785" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_155" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_155_fu_9770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1787" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_161" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_161_fu_9776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1790" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_156" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_156_fu_9781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1792" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_162" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_162_fu_9787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1795" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_157" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_157_fu_9812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1797" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_163" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_163_fu_9818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1800" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_158" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_158_fu_9823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1802" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_164" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_164_fu_9829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1805" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_159" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_159_fu_9854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1807" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_165" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_165_fu_9860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1810" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_160" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_160_fu_9865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1812" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_166" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_166_fu_9871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1815" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_161" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_161_fu_9896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1817" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_167" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_167_fu_9902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1820" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_162" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_162_fu_9907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1822" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_168" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_168_fu_9913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1825" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_163" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_163_fu_9938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1827" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_169" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_169_fu_9944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1830" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_164" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_164_fu_9949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1832" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_170" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_170_fu_9955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1835" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_165" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_165_fu_9980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1837" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_171" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_171_fu_9986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1840" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_166" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_166_fu_9991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1842" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_172" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_172_fu_9997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1845" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_167" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_167_fu_10022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1847" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_173" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_173_fu_10028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1850" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_168" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_168_fu_10033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1852" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_174" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_174_fu_10039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1855" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_169" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_169_fu_10064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1857" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_175" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_175_fu_10070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1860" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_170" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_170_fu_10075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1862" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_176" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_176_fu_10081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1865" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_171" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_171_fu_10106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1867" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_177" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_177_fu_10112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1870" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_172" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_172_fu_10117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1872" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_178" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_178_fu_10123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1875" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_173" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_173_fu_10148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1877" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_179" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_179_fu_10154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1880" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_174" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_174_fu_10159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1882" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_180" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_180_fu_10165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1885" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_175" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_175_fu_10190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1887" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_181" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_181_fu_10196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1890" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_176" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_176_fu_10201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1892" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_182" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_182_fu_10207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1895" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_177" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_177_fu_10232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1897" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_183" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_183_fu_10238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1900" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_178" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_178_fu_10243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1902" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_184" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_184_fu_10249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1905" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_179" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_179_fu_10274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1907" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_185" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_185_fu_10280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1910" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_180" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_180_fu_10285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1912" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_186" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_186_fu_10291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1915" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_181" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_181_fu_10316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1917" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_187" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_187_fu_10322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1920" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_182" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_182_fu_10327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1922" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_188" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_188_fu_10333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1925" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_183" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_183_fu_10358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1927" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_189" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_189_fu_10364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1930" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_184" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_184_fu_10369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1932" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_190" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_190_fu_10375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1935" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_185" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_185_fu_10400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1937" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_191" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_191_fu_10406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1940" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_186" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_186_fu_10411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1942" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_192" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_192_fu_10417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1945" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_3" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_3_fu_11786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1947" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_193" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_193_fu_10448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1950" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_187" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_187_fu_10453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1952" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_194" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_194_fu_10459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1955" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_188" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_188_fu_10484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1957" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_195" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_195_fu_10490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1960" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_189" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_189_fu_10495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1962" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_196" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_196_fu_10501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1965" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_190" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_190_fu_10526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1967" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_197" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_197_fu_10532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1970" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_191" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_191_fu_10537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1972" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_198" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_198_fu_10543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1975" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_192" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_192_fu_10568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1977" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_199" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_199_fu_10574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1980" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_193" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_193_fu_10579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1982" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_200" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_200_fu_10585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1985" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_194" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_194_fu_10610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1987" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_201" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_201_fu_10616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1990" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_195" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_195_fu_10621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1992" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_202" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_202_fu_10627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1995" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_196" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_196_fu_10652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="1997" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_203" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_203_fu_10658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2000" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_197" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_197_fu_10663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2002" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_204" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_204_fu_10669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2005" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_198" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_198_fu_10694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2007" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_205" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_205_fu_10700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2010" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_199" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_199_fu_10705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2012" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_206" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_206_fu_10711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2015" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_200" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_200_fu_10736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2017" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_207" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_207_fu_10742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2020" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_201" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_201_fu_10747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2022" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_208" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_208_fu_10753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2025" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_202" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_202_fu_10778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2027" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_209" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_209_fu_10784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2030" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_203" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_203_fu_10789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2032" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_210" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_210_fu_10795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2035" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_204" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_204_fu_10820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2037" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_211" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_211_fu_10826_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2040" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_205" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_205_fu_10831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2042" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_212" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_212_fu_10837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2045" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_206" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_206_fu_10862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2047" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_213" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_213_fu_10868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2050" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_207" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_207_fu_10873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2052" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_214" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_214_fu_10879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2055" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_208" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_208_fu_10904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2057" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_215" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_215_fu_10910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2060" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_209" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_209_fu_10915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2062" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_216" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_216_fu_10921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2065" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_210" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_210_fu_10946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2067" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_217" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_217_fu_10952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2070" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_211" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_211_fu_10957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2072" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_218" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_218_fu_10963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2075" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_212" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_212_fu_10988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2077" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_219" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_219_fu_10994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2080" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_213" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_213_fu_10999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2082" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_220" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_220_fu_11005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2085" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_214" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_214_fu_11030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2087" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_221" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_221_fu_11036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2090" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_215" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_215_fu_11041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2092" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_222" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_222_fu_11047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2095" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_216" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_216_fu_11072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2097" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_223" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_223_fu_11078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2100" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_217" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_217_fu_11083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2102" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_224" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_224_fu_11089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2105" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_218" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_218_fu_11114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2107" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_225" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_225_fu_11120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2110" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_219" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_219_fu_11125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2112" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_226" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_226_fu_11131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2115" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_220" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_220_fu_11156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2117" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_227" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_227_fu_11162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2120" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_221" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_221_fu_11167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2122" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_228" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_228_fu_11173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2125" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_222" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_222_fu_11198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2127" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_229" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_229_fu_11204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2130" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_223" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_223_fu_11209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2132" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_230" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_230_fu_11215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2135" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_224" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_224_fu_11240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2137" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_231" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_231_fu_11246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2140" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_225" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_225_fu_11251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2142" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_232" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_232_fu_11257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2145" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_226" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_226_fu_11282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2147" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_233" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_233_fu_11288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2150" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_227" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_227_fu_11293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2152" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_234" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_234_fu_11299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2155" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_228" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_228_fu_11324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2157" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_235" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_235_fu_11330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2160" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_229" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_229_fu_11335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2162" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_236" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_236_fu_11341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2165" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_230" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_230_fu_11366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2167" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_237" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_237_fu_11372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2170" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_231" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_231_fu_11377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2172" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_238" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_238_fu_11383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2175" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_232" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_232_fu_11408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2177" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_239" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_239_fu_11414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2180" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_233" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_233_fu_11419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2182" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_240" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_240_fu_11425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2185" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_234" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_234_fu_11450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2187" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_241" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_241_fu_11456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2190" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_235" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_235_fu_11461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2192" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_242" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_242_fu_11467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2195" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_236" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_236_fu_11492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2197" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_243" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_243_fu_11498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2200" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_237" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_237_fu_11503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2202" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_244" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_244_fu_11509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2205" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_238" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_238_fu_11534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2207" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_245" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_245_fu_11540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2210" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_239" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_239_fu_11545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2212" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_246" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_246_fu_11551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2215" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_240" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_240_fu_11576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2217" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_247" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_247_fu_11582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2220" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_241" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_241_fu_11587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2222" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_248" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_248_fu_11593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2225" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_242" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_242_fu_11618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2227" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_249" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_249_fu_11624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2230" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_243" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_243_fu_11629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2232" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_250" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_250_fu_11635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2235" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_244" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_244_fu_11660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2237" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_251" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_251_fu_11666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2240" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_245" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_245_fu_11671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2242" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_252" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_252_fu_11677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2245" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_246" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_246_fu_11702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2247" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_253" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_253_fu_11708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2250" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_247" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_247_fu_11713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2252" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_254" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_254_fu_11719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2255" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_248" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_248_fu_11744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2257" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_255" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_255_fu_11750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2260" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_249" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_249_fu_11755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2262" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_256" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_256_fu_11761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2266" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_257" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_257_fu_11792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2269" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_250" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_250_fu_11797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2271" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_258" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_258_fu_11803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2274" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_251" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_251_fu_11828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2276" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_259" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_259_fu_11834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2279" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_252" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_252_fu_11839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2281" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_260" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_260_fu_11845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2284" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_253" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_253_fu_11870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2286" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_261" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_261_fu_11876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2289" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_254" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_254_fu_11881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2291" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_262" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_262_fu_11887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2294" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_255" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_255_fu_11912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2296" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_263" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_263_fu_11918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2299" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_256" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_256_fu_11923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2301" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_264" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_264_fu_11929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2304" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_257" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_257_fu_11954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2306" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_265" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_265_fu_11960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2309" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_258" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_258_fu_11965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2311" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_266" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_266_fu_11971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2314" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_259" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_259_fu_11996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2316" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_267" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_267_fu_12002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2319" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_260" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_260_fu_12007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2321" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_268" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_268_fu_12013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2324" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_261" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_261_fu_12038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2326" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_269" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_269_fu_12044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2329" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_262" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_262_fu_12049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2331" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_270" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_270_fu_12055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2334" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_263" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_263_fu_12080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2336" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_271" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_271_fu_12086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2339" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_264" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_264_fu_12091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2341" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_272" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_272_fu_12097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2344" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_265" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_265_fu_12122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2346" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_273" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_273_fu_12128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2349" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_266" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_266_fu_12133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2351" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_274" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_274_fu_12139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2354" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_267" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_267_fu_12164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2356" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_275" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_275_fu_12170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2359" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_268" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_268_fu_12175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2361" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_276" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_276_fu_12181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2364" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_269" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_269_fu_12206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2366" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_277" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_277_fu_12212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2369" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_270" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_270_fu_12217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2371" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_278" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_278_fu_12223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2374" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_271" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_271_fu_12248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2376" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_279" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_279_fu_12254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2379" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_272" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_272_fu_12259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2381" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_280" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_280_fu_12265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2384" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_273" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_273_fu_12290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2386" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_281" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_281_fu_12296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2389" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_274" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_274_fu_12301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2391" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_282" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_282_fu_12307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2394" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_275" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_275_fu_12332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2396" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_283" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_283_fu_12338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2399" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_276" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_276_fu_12343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2401" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_284" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_284_fu_12349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2404" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_277" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_277_fu_12374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2406" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_285" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_285_fu_12380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2409" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_278" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_278_fu_12385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2411" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_286" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_286_fu_12391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2414" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_279" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_279_fu_12416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2416" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_287" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_287_fu_12422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2419" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_280" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_280_fu_12427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2421" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_288" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_288_fu_12433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2424" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_281" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_281_fu_12458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2426" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_289" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_289_fu_12464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2429" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_282" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_282_fu_12469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2431" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_290" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_290_fu_12475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2434" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_283" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_283_fu_12500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2436" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_291" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_291_fu_12506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2439" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_284" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_284_fu_12511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2441" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_292" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_292_fu_12517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2444" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_285" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_285_fu_12542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2446" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_293" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_293_fu_12548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2449" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_286" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_286_fu_12553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2451" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_294" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_294_fu_12559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2454" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_287" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_287_fu_12584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2456" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_295" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_295_fu_12590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2459" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_288" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_288_fu_12595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2461" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_296" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_296_fu_12601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2464" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_289" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_289_fu_12626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2466" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_297" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_297_fu_12632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2469" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_290" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_290_fu_12637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2471" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_298" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_298_fu_12643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2474" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_291" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_291_fu_12668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2476" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_299" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_299_fu_12674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2479" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_292" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_292_fu_12679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2481" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_300" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_300_fu_12685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2484" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_293" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_293_fu_12710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2486" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_301" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_301_fu_12716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2489" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_294" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_294_fu_12721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2491" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_302" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_302_fu_12727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2494" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_295" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_295_fu_12752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2496" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_303" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_303_fu_12758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2499" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_296" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_296_fu_12763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2501" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_304" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_304_fu_12769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2504" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_297" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_297_fu_12794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2506" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_305" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_305_fu_12800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2509" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_298" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_298_fu_12805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2511" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_306" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_306_fu_12811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2514" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_299" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_299_fu_12836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2516" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_307" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_307_fu_12842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2519" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_300" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_300_fu_12847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2521" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_308" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_308_fu_12853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2524" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_301" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_301_fu_12878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2526" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_309" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_309_fu_12884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2529" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_302" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_302_fu_12889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2531" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_310" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_310_fu_12895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2534" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_303" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_303_fu_12920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2536" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_311" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_311_fu_12926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2539" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_304" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_304_fu_12931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2541" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_312" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_312_fu_12937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2544" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_305" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_305_fu_12962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2546" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_313" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_313_fu_12968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2549" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_306" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_306_fu_12973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2551" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_314" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_314_fu_12979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2554" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_307" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_307_fu_13004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2556" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_315" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_315_fu_13010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2559" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_308" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_308_fu_13015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2561" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_316" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_316_fu_13021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2564" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_309" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_309_fu_13046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2566" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_317" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_317_fu_13052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2569" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_310" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_310_fu_13057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2571" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_318" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_318_fu_13063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2574" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_311" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_311_fu_13074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2576" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_319" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_319_fu_13080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2579" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_312" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_312_fu_13085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="2581" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_320" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_320_fu_13091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="cnn/dense.cpp" linenumber="10" name="icmp_ln10" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln10_fu_146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="11" filename="cnn/dense.cpp" linenumber="10" name="i" contextFuncName="soft_max" moduleName="soft_max" rtlName="i_fu_152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="17" filename="cnn/dense.cpp" linenumber="12" name="zext_ln12" contextFuncName="soft_max" moduleName="soft_max" rtlName="zext_ln12_fu_158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/dense.cpp" linenumber="12" name="tmp" contextFuncName="soft_max" moduleName="soft_max" rtlName="cnn_fexp_32ns_32nbZs_U141" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/dense.cpp" linenumber="12" name="sum" contextFuncName="soft_max" moduleName="soft_max" rtlName="cnn_fadd_32ns_32nkbM_U139" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/dense.cpp" linenumber="16" name="icmp_ln16" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln16_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/dense.cpp" linenumber="16" name="j" contextFuncName="soft_max" moduleName="soft_max" rtlName="j_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/dense.cpp" linenumber="18" name="zext_ln18" contextFuncName="soft_max" moduleName="soft_max" rtlName="zext_ln18_fu_175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/dense.cpp" linenumber="18" name="tmp_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="cnn_fexp_32ns_32nbZs_U141" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/dense.cpp" linenumber="18" name="tmp_3" contextFuncName="soft_max" moduleName="soft_max" rtlName="cnn_fdiv_32ns_32nbYs_U140" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="cnn/dense.cpp" linenumber="27" name="dense_array" contextFuncName="dense" moduleName="dense" rtlName="dense_array_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn/dense.cpp" linenumber="29" name="icmp_ln29" contextFuncName="dense" moduleName="dense" rtlName="icmp_ln29_fu_180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn/dense.cpp" linenumber="29" name="add_ln29" contextFuncName="dense" moduleName="dense" rtlName="add_ln29_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="17" filename="cnn/dense.cpp" linenumber="29" name="d" contextFuncName="dense" moduleName="dense" rtlName="d_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/dense.cpp" linenumber="33" name="icmp_ln33" contextFuncName="dense" moduleName="dense" rtlName="icmp_ln33_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/dense.cpp" linenumber="35" name="select_ln35" contextFuncName="dense" moduleName="dense" rtlName="grp_fu_168_p0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/dense.cpp" linenumber="35" name="select_ln35_1" contextFuncName="dense" moduleName="dense" rtlName="select_ln35_1_fu_204_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/dense.cpp" linenumber="35" name="select_ln35_2" contextFuncName="dense" moduleName="dense" rtlName="select_ln35_2_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_fu_288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn/dense.cpp" linenumber="34" name="zext_ln34" contextFuncName="dense" moduleName="dense" rtlName="zext_ln34_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_3_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/dense.cpp" linenumber="35" name="tmp_25" contextFuncName="dense" moduleName="dense" rtlName="tmp_25_fu_229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_7_fu_237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/dense.cpp" linenumber="35" name="tmp_26" contextFuncName="dense" moduleName="dense" rtlName="tmp_26_fu_241_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_8_fu_249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/dense.cpp" linenumber="35" name="add_ln35" contextFuncName="dense" moduleName="dense" rtlName="add_ln35_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/dense.cpp" linenumber="35" name="add_ln35_4" contextFuncName="dense" moduleName="dense" rtlName="add_ln35_4_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_9_fu_265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/dense.cpp" linenumber="35" name="tmp" contextFuncName="dense" moduleName="dense" rtlName="cnn_fmul_32ns_32nlbW_U146" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/dense.cpp" linenumber="35" name="w_sum" contextFuncName="dense" moduleName="dense" rtlName="cnn_fadd_32ns_32nkbM_U145" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/dense.cpp" linenumber="33" name="f" contextFuncName="dense" moduleName="dense" rtlName="f_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/dense.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="dense" moduleName="dense" rtlName="icmp_ln33_1_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/dense.cpp" linenumber="41" name="_ln41" contextFuncName="dense" moduleName="dense" rtlName="grp_soft_max_fu_161" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="118" filename="cnn/cnn.cpp" linenumber="13" name="conv_1_input_0" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="cnn/cnn.cpp" linenumber="29" name="conv_1_out" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="cnn/cnn.cpp" linenumber="17" name="icmp_ln17" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln17_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="cnn/cnn.cpp" linenumber="17" name="i" contextFuncName="cnn" moduleName="cnn" rtlName="i_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="cnn/cnn.cpp" linenumber="24" name="ix_in" contextFuncName="cnn" moduleName="cnn" rtlName="ix_in_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="cnn/cnn.cpp" linenumber="23" name="tmp" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_fu_733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="cnn/cnn.cpp" linenumber="23" name="tmp_s" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_s_fu_737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_1" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_1_fu_745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="cnn/cnn.cpp" linenumber="23" name="sub_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln23_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="cnn/cnn.cpp" linenumber="19" name="icmp_ln19" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln19_fu_755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="cnn/cnn.cpp" linenumber="19" name="j" contextFuncName="cnn" moduleName="cnn" rtlName="j_fu_761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="cnn/cnn.cpp" linenumber="24" name="add_ln24" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln24_fu_767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_3" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_3_fu_773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="cnn/cnn.cpp" linenumber="23" name="add_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln23_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="cnn/cnn.cpp" linenumber="23" name="sext_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln23_fu_787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_2" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_2_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_4" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_4_fu_791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_fu_797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_1_fu_803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="cnn/cnn.cpp" linenumber="29" name="zext_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln29_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_3" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_3_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_2" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_2_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="cnn/cnn.cpp" linenumber="29" name="tmp_15" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_15_fu_825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="cnn/cnn.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln29_1_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_fu_837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_1_fu_843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29_2" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_2_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="cnn/cnn.cpp" linenumber="30" name="_ln30" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_1_fu_666" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="cnn/cnn.cpp" linenumber="36" name="_ln36" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_1_fu_692" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="cnn/cnn.cpp" linenumber="41" name="_ln41" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_2_fu_454" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="cnn/cnn.cpp" linenumber="46" name="_ln46" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_2_fu_699" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="cnn/cnn.cpp" linenumber="49" name="_ln49" contextFuncName="cnn" moduleName="cnn" rtlName="grp_flat_fu_446" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="cnn/cnn.cpp" linenumber="51" name="_ln51" contextFuncName="cnn" moduleName="cnn" rtlName="grp_dense_fu_656" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
