
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034300                       # Number of seconds simulated
sim_ticks                                 34300176957                       # Number of ticks simulated
final_tick                               605803100076                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307071                       # Simulator instruction rate (inst/s)
host_op_rate                                   393110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2270388                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930056                       # Number of bytes of host memory used
host_seconds                                 15107.63                       # Real time elapsed on the host
sim_insts                                  4639110182                       # Number of instructions simulated
sim_ops                                    5938960683                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2165248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2889600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       726016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1506816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7295488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2234880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2234880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5672                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        11772                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 56996                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17460                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17460                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63126438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84244463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        74635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21166538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     43930269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               212695346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55976                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        74635                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             227637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65156515                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65156515                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65156515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63126438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84244463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        74635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21166538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     43930269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              277851861                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                82254622                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432580                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24862343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801400                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14200277                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677340                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043490                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56577                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158195457                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432580                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720830                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32570583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849017                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4396235                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525596                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77529684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.348929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.166208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44959101     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615584      2.08%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954148      3.81%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767731      3.57%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556837      5.88%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749512      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128208      1.46%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847983      1.09%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950580     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77529684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345665                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.923241                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34586718                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4261847                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522993                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125943                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032173                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092747                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177012219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032173                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36041509                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1782532                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       454484                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183018                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2035959                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172369236                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689975                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       833833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228869966                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784552199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784552199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79973794                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20334                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5425076                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26514573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2022988                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163131861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137674782                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182268                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48931663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134435805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77529684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27134463     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14376593     18.54%     53.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12598454     16.25%     69.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7664076      9.89%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8012556     10.33%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721136      6.09%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085830      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       554439      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382137      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77529684                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540141     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176166     21.57%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100304     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107996331     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085247      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693766     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4889517      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137674782                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673763                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816611                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353878127                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212083810                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133186414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138491393                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339085                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7584502                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          813                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408326                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032173                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1158740                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62022                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163151726                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26514573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761681                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021934                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135105847                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22774812                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2568935                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27546408                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418902                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771596                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.642532                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133335466                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133186414                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81828685                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199711868                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.619197                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409734                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49540806                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806158                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70497511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314689                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32687272     46.37%     46.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844096     21.06%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303386     11.78%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814811      3.99%     83.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697600      3.83%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127098      1.60%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009641      4.27%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876305      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137302      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70497511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137302                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229512603                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333342573                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4724938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.822546                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.822546                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.215737                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.215737                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624954715                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174587085                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182427098                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                82254622                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27736899                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22566608                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1892444                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11612414                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10808178                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2926731                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80304                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27835628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             153928874                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27736899                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13734909                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33846413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10177103                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7257132                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13618382                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       796368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77181130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.463130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43334717     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2978050      3.86%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2416079      3.13%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5833390      7.56%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1574133      2.04%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2027892      2.63%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1475027      1.91%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          824087      1.07%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16717755     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77181130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.337208                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.871371                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29118377                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7087754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32548024                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222583                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8204387                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4722343                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37848                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     183988295                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        72582                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8204387                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31246249                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1405658                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2524017                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30591207                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3209607                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     177529152                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32938                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1330371                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       996044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1821                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248602172                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    828786780                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    828786780                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    152275978                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96326168                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36697                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20821                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8804164                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16552488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8426558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132398                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2917252                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167856350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35410                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133303543                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261227                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58030213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177246951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5914                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77181130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881916                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27718845     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16286814     21.10%     57.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10790685     13.98%     71.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7898946     10.23%     81.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6754729      8.75%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3516796      4.56%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3006228      3.90%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       566439      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       641648      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77181130                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         780089     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157943     14.43%     85.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156790     14.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111080374     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1898488      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14748      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13239455      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7070478      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133303543                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.620621                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1094833                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008213                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    345144275                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225922557                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129922435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134398376                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       503839                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6531784                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2565                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2159871                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8204387                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         579113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167891761                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       416504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16552488                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8426558                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1063756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2194740                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131203896                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12423544                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2099646                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19317997                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18507092                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6894453                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.595095                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130009085                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129922435                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84689530                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239036035                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.579515                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354296                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89206440                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    109552519                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58340137                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1897225                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68976743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.128840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27742062     40.22%     40.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18689713     27.10%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7600668     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4276932      6.20%     84.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3499173      5.07%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1423652      2.06%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1696268      2.46%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848086      1.23%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3200189      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68976743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89206440                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     109552519                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16287389                       # Number of memory references committed
system.switch_cpus1.commit.loads             10020704                       # Number of loads committed
system.switch_cpus1.commit.membars              14748                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15740382                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98710647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2230062                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3200189                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233669210                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          343994902                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5073492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89206440                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            109552519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89206440                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.922070                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.922070                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.084516                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.084516                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590257691                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179605399                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      169799332                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29496                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                82254622                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30452184                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24851080                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2032503                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12865085                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12021273                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3148675                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89485                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31545890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165465313                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30452184                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15169948                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35879232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10594451                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6004317                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15358238                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       783333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81974519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46095287     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2928763      3.57%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4424979      5.40%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3053807      3.73%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2149792      2.62%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2100830      2.56%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1256305      1.53%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2706825      3.30%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17257931     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81974519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370219                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011623                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32449213                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6224168                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34253957                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       502534                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8544634                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5125451                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198135054                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2442                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8544634                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34260196                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         476154                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3135472                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32908488                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2649564                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192214589                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1111388                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    269499732                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    894677225                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    894677225                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166101814                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103397878                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34683                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16543                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7883456                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17646658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9026442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112506                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2674510                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179193687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33021                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143208764                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285111                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59669908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    182468440                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81974519                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915759                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30151184     36.78%     36.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16147173     19.70%     56.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11637570     14.20%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7732596      9.43%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7816676      9.54%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3765684      4.59%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3331273      4.06%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       633003      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       759360      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81974519                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         778368     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154948     14.13%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163224     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119766786     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1813515      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16479      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14084046      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7527938      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143208764                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741042                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1096548                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    369773703                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238897069                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139247704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144305312                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       452914                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6837782                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2158863                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8544634                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         245381                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47217                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179226710                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       627179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17646658                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9026442                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16543                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1236486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1108122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2344608                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140576925                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13168406                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2631836                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20512848                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19982770                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7344442                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709046                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139308114                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139247704                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90204742                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256159151                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692886                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352143                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96602930                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119073481                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60153481                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2048619                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73429885                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28888704     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20649925     28.12%     67.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7808465     10.63%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4376879      5.96%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3691265      5.03%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1654122      2.25%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1581276      2.15%     93.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1081329      1.47%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3697920      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73429885                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96602930                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119073481                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17676453                       # Number of memory references committed
system.switch_cpus2.commit.loads             10808874                       # Number of loads committed
system.switch_cpus2.commit.membars              16478                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17270240                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107197282                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2460381                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3697920                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248958927                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367004081                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 280103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96602930                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119073481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96602930                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851471                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851471                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174438                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174438                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631406261                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193614619                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      182183074                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32956                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                82254622                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29005062                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23602251                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1936955                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12355288                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11432102                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2985469                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85501                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32062465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158394659                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29005062                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14417571                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33278148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9942669                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5904133                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15670137                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       774192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79217272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.462762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45939124     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1792725      2.26%     60.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2337372      2.95%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3525809      4.45%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3425180      4.32%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2605696      3.29%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1545261      1.95%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2321178      2.93%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15724927     19.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79217272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352625                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.925663                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33123290                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5793454                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32076722                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       251508                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7972296                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4914095                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189491266                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7972296                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34875942                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         982360                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2253833                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30534447                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2598392                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     183975153                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          870                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1124958                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       814467                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256334642                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    856790811                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    856790811                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159402408                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96932149                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38812                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21902                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7335851                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17054804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9033552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174717                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2704801                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         170993512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137758692                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       256763                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55592749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169004629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79217272                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.738998                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28112399     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17212203     21.73%     57.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11045306     13.94%     71.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7607236      9.60%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7125053      8.99%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3787760      4.78%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2793830      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       835703      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       697782      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79217272                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         675634     69.01%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138768     14.17%     83.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       164570     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114620466     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1947267      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15561      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13597557      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7577841      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137758692                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.674784                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             978982                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007106                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    355970399                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    226623987                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133887689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138737674                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       468087                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6536032                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2026                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          807                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2291909                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          505                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7972296                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         594906                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91186                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171030473                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1157841                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17054804                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9033552                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21399                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1185918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1090911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2276829                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135116705                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12800566                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2641985                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20205106                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18927380                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7404540                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.642664                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133923081                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133887689                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86014984                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241534971                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.627722                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356118                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93355794                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114737598                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56293098                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31124                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1968856                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71244976                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.610466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27995168     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20215849     28.38%     67.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7461128     10.47%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4270503      5.99%     84.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3552828      4.99%     89.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1715215      2.41%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1764128      2.48%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       745427      1.05%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3524730      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71244976                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93355794                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114737598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17260408                       # Number of memory references committed
system.switch_cpus3.commit.loads             10518769                       # Number of loads committed
system.switch_cpus3.commit.membars              15562                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16456702                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103419650                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2341139                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3524730                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238750942                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          350037980                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3037350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93355794                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114737598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93355794                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.881087                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.881087                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.134961                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.134961                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608040021                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      184906971                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175029631                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31124                       # number of misc regfile writes
system.l20.replacements                         16934                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172661                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21030                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.210223                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.010625                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.420334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3132.622304                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           894.946738                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000591                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764800                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218493                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32645                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32645                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8174                       # number of Writeback hits
system.l20.Writeback_hits::total                 8174                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32645                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32645                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32645                       # number of overall hits
system.l20.overall_hits::total                  32645                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16916                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16931                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16916                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16931                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16916                       # number of overall misses
system.l20.overall_misses::total                16931                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3568133                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2712382498                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2715950631                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3568133                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2712382498                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2715950631                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3568133                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2712382498                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2715950631                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49561                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49576                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8174                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8174                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49561                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49576                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49561                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49576                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341317                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341516                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341317                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341516                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341317                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341516                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160344.200638                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160412.889434                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160344.200638                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160412.889434                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237875.533333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160344.200638                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160412.889434                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2644                       # number of writebacks
system.l20.writebacks::total                     2644                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16916                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16931                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16916                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16931                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16916                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16931                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2519280470                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2522676025                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2519280470                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2522676025                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3395555                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2519280470                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2522676025                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341317                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341516                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341317                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341516                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341317                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341516                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148928.852566                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148997.461757                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148928.852566                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148997.461757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226370.333333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148928.852566                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148997.461757                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22588                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          345577                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26684                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.950720                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.152346                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.707982                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2571.065590                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.074082                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009070                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000661                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.627702                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362567                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42112                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42112                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11638                       # number of Writeback hits
system.l21.Writeback_hits::total                11638                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42112                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42112                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42112                       # number of overall hits
system.l21.overall_hits::total                  42112                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22575                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22588                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22575                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22588                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22575                       # number of overall misses
system.l21.overall_misses::total                22588                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4071934516                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4074487451                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4071934516                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4074487451                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4071934516                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4074487451                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64687                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64700                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11638                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11638                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64687                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64700                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64687                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64700                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.348988                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349119                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.348988                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.349119                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.348988                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.349119                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 180373.621971                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 180382.833850                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 180373.621971                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 180382.833850                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 180373.621971                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 180382.833850                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3724                       # number of writebacks
system.l21.writebacks::total                     3724                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22575                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22588                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22575                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22588                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22575                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22588                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3811379666                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3813784368                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3811379666                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3813784368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3811379666                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3813784368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.348988                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349119                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.348988                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.349119                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.348988                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.349119                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168831.878893                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 168841.170887                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168831.878893                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 168841.170887                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168831.878893                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 168841.170887                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5692                       # number of replacements
system.l22.tagsinuse                      4095.902943                       # Cycle average of tags in use
system.l22.total_refs                          291735                       # Total number of references to valid blocks.
system.l22.sampled_refs                          9788                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.805374                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          116.376581                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.643882                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2116.792243                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1853.090238                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028412                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002354                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.516795                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.452415                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26429                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26429                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8618                       # number of Writeback hits
system.l22.Writeback_hits::total                 8618                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26429                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26429                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26429                       # number of overall hits
system.l22.overall_hits::total                  26429                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5653                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5673                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5672                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5692                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5672                       # number of overall misses
system.l22.overall_misses::total                 5692                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3390602                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    959946838                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      963337440                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3857993                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3857993                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3390602                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    963804831                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       967195433                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3390602                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    963804831                       # number of overall miss cycles
system.l22.overall_miss_latency::total      967195433                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        32082                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              32102                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8618                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8618                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        32101                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               32121                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        32101                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              32121                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.176205                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.176718                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.176692                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177205                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.176692                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177205                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 169530.100000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169811.929595                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169810.936013                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 203052.263158                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 203052.263158                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 169530.100000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169923.277680                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169921.896170                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 169530.100000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169923.277680                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169921.896170                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3434                       # number of writebacks
system.l22.writebacks::total                     3434                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5653                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5673                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5672                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5692                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5672                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5692                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3161167                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    895320728                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    898481895                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3639362                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3639362                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3161167                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    898960090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    902121257                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3161167                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    898960090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    902121257                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176205                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.176718                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.176692                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177205                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.176692                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177205                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158058.350000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158379.750221                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158378.617134                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 191545.368421                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 191545.368421                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 158058.350000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158490.848025                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158489.328356                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 158058.350000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158490.848025                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158489.328356                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         11788                       # number of replacements
system.l23.tagsinuse                      4095.991035                       # Cycle average of tags in use
system.l23.total_refs                          412060                       # Total number of references to valid blocks.
system.l23.sampled_refs                         15884                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.941828                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           86.203016                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.992146                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2703.088963                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1302.706910                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021046                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000975                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.659934                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.318044                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        36791                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36791                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21747                       # number of Writeback hits
system.l23.Writeback_hits::total                21747                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        36791                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36791                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        36791                       # number of overall hits
system.l23.overall_hits::total                  36791                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        11771                       # number of ReadReq misses
system.l23.ReadReq_misses::total                11784                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        11772                       # number of demand (read+write) misses
system.l23.demand_misses::total                 11785                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        11772                       # number of overall misses
system.l23.overall_misses::total                11785                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2005628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1772713403                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1774719031                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        52625                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        52625                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2005628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1772766028                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1774771656                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2005628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1772766028                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1774771656                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48562                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48575                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21747                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21747                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48563                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48576                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48563                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48576                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242391                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242594                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242407                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242610                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242407                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242610                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150600.068219                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150604.126867                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        52625                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        52625                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150591.745498                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150595.812983                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 154279.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150591.745498                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150595.812983                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7658                       # number of writebacks
system.l23.writebacks::total                     7658                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        11771                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           11784                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        11772                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            11785                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        11772                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           11785                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1638267045                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1640123716                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        41295                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        41295                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1638308340                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1640165011                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1856671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1638308340                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1640165011                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242391                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242594                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242407                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242610                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242407                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242610                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139178.238467                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139182.256959                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        41295                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        41295                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139169.923547                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139173.950870                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 142820.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139169.923547                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139173.950870                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557689                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875567.691882                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525575                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525575                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525575                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5199576                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5199576                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5199576                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5199576                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5199576                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5199576                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525596                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525596                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525596                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525596                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 247598.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 247598.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 247598.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 247598.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3583410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3583410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3583410                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3583410                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       238894                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       238894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       238894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       238894                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246447895                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.064155                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.299113                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.700887                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825387                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174613                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20665124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20665124                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24998616                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24998616                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24998616                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24998616                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166696                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17383869304                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17383869304                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17383869304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17383869304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17383869304                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17383869304                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165312                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165312                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165312                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008002                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006624                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006624                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006624                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104284.861688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104284.861688                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104284.861688                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104284.861688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104284.861688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104284.861688                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8174                       # number of writebacks
system.cpu0.dcache.writebacks::total             8174                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       117135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       117135                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       117135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       117135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       117135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       117135                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2957965040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2957965040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2957965040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2957965040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2957965040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2957965040                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59683.320353                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59683.320353                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59683.320353                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59683.320353                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59683.320353                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59683.320353                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996552                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100591773                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218935.026210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13618359                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13618359                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13618359                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13618359                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13618359                       # number of overall hits
system.cpu1.icache.overall_hits::total       13618359                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13618382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13618382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13618382                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13618382                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13618382                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13618382                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64687                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191904577                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64943                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2954.969389                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.101348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.898652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898833                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101167                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9431654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9431654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6237187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6237187                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20304                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15668841                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15668841                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15668841                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15668841                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141755                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141755                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141755                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141755                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141755                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141755                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11840604616                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11840604616                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11840604616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11840604616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11840604616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11840604616                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9573409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9573409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6237187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6237187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15810596                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15810596                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15810596                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15810596                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014807                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008966                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008966                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008966                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008966                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 83528.655892                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83528.655892                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 83528.655892                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83528.655892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 83528.655892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83528.655892                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11638                       # number of writebacks
system.cpu1.dcache.writebacks::total            11638                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77068                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77068                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77068                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64687                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64687                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64687                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4395513079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4395513079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4395513079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4395513079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4395513079                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4395513079                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67950.485863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67950.485863                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67950.485863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67950.485863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67950.485863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67950.485863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.804024                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103299500                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367595.493562                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.804024                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028532                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743276                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15358213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15358213                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15358213                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15358213                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15358213                       # number of overall hits
system.cpu2.icache.overall_hits::total       15358213                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4230131                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4230131                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4230131                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4230131                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4230131                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4230131                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15358238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15358238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15358238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15358238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15358238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15358238                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169205.240000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169205.240000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169205.240000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169205.240000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169205.240000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169205.240000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3413985                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3413985                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3413985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3413985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3413985                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3413985                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170699.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170699.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170699.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170699.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170699.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170699.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32101                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176478470                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32357                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5454.104830                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.959783                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.040217                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902187                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097813                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10025605                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10025605                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6834205                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6834205                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16513                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16513                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16478                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16478                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16859810                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16859810                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16859810                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16859810                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64667                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64667                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64814                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64814                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64814                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64814                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3080412226                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3080412226                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     31614971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31614971                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3112027197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3112027197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3112027197                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3112027197                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10090272                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10090272                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6834352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6834352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16924624                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16924624                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16924624                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16924624                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006409                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006409                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003830                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003830                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003830                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003830                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47634.995067                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47634.995067                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 215067.829932                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 215067.829932                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48014.737510                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48014.737510                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48014.737510                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48014.737510                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       144476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       144476                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8618                       # number of writebacks
system.cpu2.dcache.writebacks::total             8618                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32585                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32585                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32713                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32713                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32082                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32082                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32101                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32101                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1165349899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1165349899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3886009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3886009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1169235908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1169235908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1169235908                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1169235908                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001897                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001897                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001897                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001897                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 36324.103828                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36324.103828                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 204526.789474                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 204526.789474                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 36423.659948                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36423.659948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 36423.659948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36423.659948                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997028                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100723311                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219200.223790                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997028                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15670116                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15670116                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15670116                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15670116                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15670116                       # number of overall hits
system.cpu3.icache.overall_hits::total       15670116                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3208368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3208368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3208368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3208368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3208368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3208368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15670137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15670137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15670137                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15670137                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15670137                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15670137                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152779.428571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152779.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152779.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152779.428571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2018628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2018628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2018628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2018628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155279.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155279.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48563                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185558723                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48819                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3800.952969                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.570280                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.429720                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912384                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087616                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9739183                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9739183                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6706317                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6706317                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16482                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16482                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15562                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15562                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16445500                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16445500                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16445500                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16445500                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122497                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3305                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3305                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125802                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125802                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125802                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125802                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8324006004                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8324006004                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    434575013                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    434575013                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8758581017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8758581017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8758581017                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8758581017                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9861680                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9861680                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6709622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6709622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15562                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15562                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16571302                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16571302                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16571302                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16571302                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012422                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000493                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000493                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007592                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007592                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007592                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007592                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67952.733569                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67952.733569                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131490.170348                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131490.170348                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69621.953681                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69621.953681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69621.953681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69621.953681                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2349177                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 130509.833333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21747                       # number of writebacks
system.cpu3.dcache.writebacks::total            21747                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        73935                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        73935                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3304                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3304                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77239                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77239                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48562                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48562                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48563                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48563                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2084305913                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2084305913                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        53625                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        53625                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2084359538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2084359538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2084359538                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2084359538                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42920.512191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42920.512191                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        53625                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        53625                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42920.732615                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42920.732615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42920.732615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42920.732615                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
