Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,441
design__inferred_latch__count,0
design__instance__count,81518
design__instance__area,182334
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,225
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,222
design__max_cap_violation__count__corner:nom_tt_025C_1v80,107
power__internal__total,0.006555471103638411
power__switching__total,0.005355056840926409
power__leakage__total,4.139260454394389E-7
power__total,0.011910941451787949
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6579836861603702
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5184202103228762
timing__hold__ws__corner:nom_tt_025C_1v80,0.3571383290188215
timing__setup__ws__corner:nom_tt_025C_1v80,16.207252887384858
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.357138
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,22.742668
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1278
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,222
design__max_cap_violation__count__corner:nom_ss_100C_1v60,107
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9064975693331523
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7024747649074923
timing__hold__ws__corner:nom_ss_100C_1v60,0.8598917377089148
timing__setup__ws__corner:nom_ss_100C_1v60,13.52512451429129
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859892
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,20.993248
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,222
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,106
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5489011622814152
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4324157543316185
timing__hold__ws__corner:nom_ff_n40C_1v95,0.16257684547660156
timing__setup__ws__corner:nom_ff_n40C_1v95,17.31725389879806
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.162577
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,23.413420
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1415
design__max_fanout_violation__count,222
design__max_cap_violation__count,125
clock__skew__worst_hold,-0.5146896388100229
clock__skew__worst_setup,0.4189866072682529
timing__hold__ws,0.145813587553689
timing__setup__ws,13.246904392808464
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.145814
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,20.826288
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2250.0 2250.0
design__core__bbox,5.52 10.88 2244.34 2238.56
design__io,2553
design__die__area,5.0625E+6
design__core__area,4.98737E+6
design__instance__count__stdcell,81518
design__instance__area__stdcell,182334
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.036559
design__instance__utilization__stdcell,0.036559
design__instance__count__class:sequential_cell,1632
design__instance__count__class:multi_input_combinational_cell,1632
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,424409
design__instance__count__class:tap_cell,71016
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,2551
design__io__hpwl,3419583469
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.51764E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,3467
design__instance__count__class:clock_buffer,451
design__instance__count__class:clock_inverter,209
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,762
antenna__violating__nets,109
antenna__violating__pins,109
route__antenna_violation__count,109
antenna_diodes_count,3111
design__instance__count__class:antenna_cell,3111
route__net,8839
route__net__special,2
route__drc_errors__iter:1,2066
route__wirelength__iter:1,1536605
route__drc_errors__iter:2,587
route__wirelength__iter:2,1535981
route__drc_errors__iter:3,442
route__wirelength__iter:3,1535878
route__drc_errors__iter:4,4
route__wirelength__iter:4,1535927
route__drc_errors__iter:5,0
route__wirelength__iter:5,1535927
route__drc_errors,0
route__wirelength,1535927
route__vias,45836
route__vias__singlecut,45836
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1960.26
timing__unannotated_net__count__corner:nom_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,110
design__max_fanout_violation__count__corner:min_tt_025C_1v80,222
design__max_cap_violation__count__corner:min_tt_025C_1v80,61
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6203859823681036
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5030811465362317
timing__hold__ws__corner:min_tt_025C_1v80,0.333816095325528
timing__setup__ws__corner:min_tt_025C_1v80,16.395445465343887
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.333816
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,22.826439
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1019
design__max_fanout_violation__count__corner:min_ss_100C_1v60,222
design__max_cap_violation__count__corner:min_ss_100C_1v60,61
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8532061965101471
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6839642379390085
timing__hold__ws__corner:min_ss_100C_1v60,0.8247989191756505
timing__setup__ws__corner:min_ss_100C_1v60,13.827316571999797
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.824799
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,21.142073
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,222
design__max_cap_violation__count__corner:min_ff_n40C_1v95,61
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5146896388100229
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4189866072682529
timing__hold__ws__corner:min_ff_n40C_1v95,0.145813587553689
timing__setup__ws__corner:min_ff_n40C_1v95,17.45914040535798
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.145814
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,23.470213
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,396
design__max_fanout_violation__count__corner:max_tt_025C_1v80,222
design__max_cap_violation__count__corner:max_tt_025C_1v80,122
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6940992421728441
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5402580757902651
timing__hold__ws__corner:max_tt_025C_1v80,0.37359671969054975
timing__setup__ws__corner:max_tt_025C_1v80,16.029123371205632
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.373597
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,22.644337
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1415
design__max_fanout_violation__count__corner:max_ss_100C_1v60,222
design__max_cap_violation__count__corner:max_ss_100C_1v60,125
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.952611572143571
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7322418434410076
timing__hold__ws__corner:max_ss_100C_1v60,0.8958278816755353
timing__setup__ws__corner:max_ss_100C_1v60,13.246904392808464
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.897034
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,20.826288
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,222
design__max_cap_violation__count__corner:max_ff_n40C_1v95,122
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5793219401503176
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.44934177095454425
timing__hold__ws__corner:max_ff_n40C_1v95,0.1507625178482234
timing__setup__ws__corner:max_ff_n40C_1v95,17.18024704461398
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.150763
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,23.345861
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,287
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79976
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000236146
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000287375
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000041945
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000287375
design_powergrid__voltage__worst,0.000287375
design_powergrid__voltage__worst__net:VPWR,1.79976
design_powergrid__drop__worst,0.000287375
design_powergrid__drop__worst__net:VPWR,0.000236146
design_powergrid__voltage__worst__net:VGND,0.000287375
design_powergrid__drop__worst__net:VGND,0.000287375
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000041400000000000001726461855422467550624787691049277782440185546875
ir__drop__worst,0.000235999999999999990167587338163457388873212039470672607421875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
