#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\va_math.vpi";
S_00000000010f28b0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0000000001156a10_0 .net "DataAdr", 31 0, v0000000001119f60_0;  1 drivers
v0000000001156b50_0 .net "MemWrite", 0 0, L_00000000010d6790;  1 drivers
v00000000011582a0_0 .net "WriteData", 31 0, L_00000000011587a0;  1 drivers
v0000000001157b20_0 .var "clk", 0 0;
v00000000011574e0_0 .var "reset", 0 0;
E_00000000010e2670 .event negedge, v00000000010eb820_0;
S_00000000010ae7f0 .scope module, "dut" "top" 2 8, 3 4 0, S_00000000010f28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000000011554d0_0 .net "DataAdr", 31 0, v0000000001119f60_0;  alias, 1 drivers
v0000000001155b10_0 .net "Instr", 31 0, L_00000000011b5a20;  1 drivers
v00000000011557f0_0 .net "MemWrite", 0 0, L_00000000010d6790;  alias, 1 drivers
v0000000001155a70_0 .net "PC", 31 0, v000000000111cb50_0;  1 drivers
v0000000001155bb0_0 .net "ReadData", 31 0, L_00000000011b58d0;  1 drivers
v0000000001156470_0 .net "WriteData", 31 0, L_00000000011587a0;  alias, 1 drivers
v0000000001155c50_0 .net "clk", 0 0, v0000000001157b20_0;  1 drivers
v0000000001155d90_0 .net "reset", 0 0, v00000000011574e0_0;  1 drivers
S_00000000010ae980 .scope module, "arm" "arm" 3 19, 4 3 0, S_00000000010ae7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v00000000011560b0_0 .net "ALUControl", 2 0, v00000000010eb1e0_0;  1 drivers
v00000000011568d0_0 .net "ALUFlags", 3 0, L_00000000011b4860;  1 drivers
v0000000001156510_0 .net "ALUResult", 31 0, v0000000001119f60_0;  alias, 1 drivers
v0000000001156d30_0 .net "ALUSrc", 0 0, L_00000000011588e0;  1 drivers
v00000000011559d0_0 .net "ImmSrc", 1 0, L_0000000001157e40;  1 drivers
v0000000001155f70_0 .net "Instr", 31 0, L_00000000011b5a20;  alias, 1 drivers
v0000000001155110_0 .net "MemWrite", 0 0, L_00000000010d6790;  alias, 1 drivers
v00000000011551b0_0 .net "MemtoReg", 0 0, L_0000000001158ca0;  1 drivers
v0000000001155890_0 .net "PC", 31 0, v000000000111cb50_0;  alias, 1 drivers
v0000000001156010_0 .net "PCSrc", 0 0, L_00000000010d6330;  1 drivers
v0000000001155570_0 .net "ReadData", 31 0, L_00000000011b58d0;  alias, 1 drivers
v0000000001155610_0 .net "RegByte", 0 0, L_0000000001158d40;  1 drivers
v0000000001155250_0 .net "RegSrc", 1 0, L_0000000001157da0;  1 drivers
v00000000011552f0_0 .net "RegWrite", 0 0, L_00000000010d5fb0;  1 drivers
v0000000001156650_0 .net "WriteData", 31 0, L_00000000011587a0;  alias, 1 drivers
v0000000001156bf0_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v0000000001156dd0_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
L_0000000001158160 .part L_00000000011b5a20, 12, 20;
S_00000000010aeb10 .scope module, "c" "controller" 4 30, 5 3 0, S_00000000010ae980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegByte";
v0000000001119380_0 .net "ALUControl", 2 0, v00000000010eb1e0_0;  alias, 1 drivers
v000000000111a3c0_0 .net "ALUFlags", 3 0, L_00000000011b4860;  alias, 1 drivers
v0000000001119920_0 .net "ALUSrc", 0 0, L_00000000011588e0;  alias, 1 drivers
v0000000001119e20_0 .net "FlagW", 1 0, v00000000010eb5a0_0;  1 drivers
v000000000111aaa0_0 .net "ImmSrc", 1 0, L_0000000001157e40;  alias, 1 drivers
v000000000111af00_0 .net "Instr", 31 12, L_0000000001158160;  1 drivers
v0000000001119ec0_0 .net "MemW", 0 0, L_0000000001157580;  1 drivers
v0000000001119d80_0 .net "MemWrite", 0 0, L_00000000010d6790;  alias, 1 drivers
v0000000001119100_0 .net "MemtoReg", 0 0, L_0000000001158ca0;  alias, 1 drivers
v000000000111a960_0 .net "PCS", 0 0, L_00000000010d6720;  1 drivers
v0000000001119420_0 .net "PCSrc", 0 0, L_00000000010d6330;  alias, 1 drivers
v000000000111abe0_0 .net "RegByte", 0 0, L_0000000001158d40;  alias, 1 drivers
v00000000011191a0_0 .net "RegSrc", 1 0, L_0000000001157da0;  alias, 1 drivers
v000000000111a5a0_0 .net "RegW", 0 0, L_0000000001157440;  1 drivers
v0000000001119240_0 .net "RegWrite", 0 0, L_00000000010d5fb0;  alias, 1 drivers
v0000000001119740_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v000000000111a780_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
L_0000000001158980 .part L_0000000001158160, 14, 2;
L_0000000001158a20 .part L_0000000001158160, 8, 6;
L_00000000011583e0 .part L_0000000001158160, 0, 4;
L_0000000001158b60 .part L_0000000001158160, 16, 4;
S_0000000001091070 .scope module, "cl" "condlogic" 5 50, 6 3 0, S_00000000010aeb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_00000000010d62c0 .functor AND 2, v00000000010eb5a0_0, L_0000000001158ac0, C4<11>, C4<11>;
L_00000000010d5fb0 .functor AND 1, L_0000000001157440, v00000000010eaba0_0, C4<1>, C4<1>;
L_00000000010d6790 .functor AND 1, L_0000000001157580, v00000000010eaba0_0, C4<1>, C4<1>;
L_00000000010d6330 .functor AND 1, L_00000000010d6720, v00000000010eaba0_0, C4<1>, C4<1>;
v00000000010ea740_0 .net "ALUFlags", 3 0, L_00000000011b4860;  alias, 1 drivers
v00000000010eaa60_0 .net "Cond", 3 0, L_0000000001158b60;  1 drivers
v00000000010ec2c0_0 .net "CondEx", 0 0, v00000000010eaba0_0;  1 drivers
v00000000010ebfa0_0 .net "FlagW", 1 0, v00000000010eb5a0_0;  alias, 1 drivers
v00000000010ea600_0 .net "FlagWrite", 1 0, L_00000000010d62c0;  1 drivers
v00000000010ea7e0_0 .net "Flags", 3 0, L_0000000001157f80;  1 drivers
v00000000010ead80_0 .net "MemW", 0 0, L_0000000001157580;  alias, 1 drivers
v00000000010ea880_0 .net "MemWrite", 0 0, L_00000000010d6790;  alias, 1 drivers
v00000000010eb280_0 .net "PCS", 0 0, L_00000000010d6720;  alias, 1 drivers
v00000000010eb0a0_0 .net "PCSrc", 0 0, L_00000000010d6330;  alias, 1 drivers
v00000000010eb780_0 .net "RegW", 0 0, L_0000000001157440;  alias, 1 drivers
v00000000010ebdc0_0 .net "RegWrite", 0 0, L_00000000010d5fb0;  alias, 1 drivers
v00000000010ebe60_0 .net *"_ivl_13", 1 0, L_0000000001158ac0;  1 drivers
v00000000010ec360_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v00000000010eb140_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
L_0000000001158840 .part L_00000000010d62c0, 1, 1;
L_0000000001158de0 .part L_00000000011b4860, 2, 2;
L_0000000001158340 .part L_00000000010d62c0, 0, 1;
L_0000000001157620 .part L_00000000011b4860, 0, 2;
L_0000000001157f80 .concat8 [ 2 2 0 0], v00000000010eb960_0, v00000000010eb460_0;
L_0000000001158ac0 .concat [ 1 1 0 0], v00000000010eaba0_0, v00000000010eaba0_0;
S_0000000001091200 .scope module, "cc" "condcheck" 6 44, 7 1 0, S_0000000001091070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_00000000010d6250 .functor BUFZ 4, L_0000000001157f80, C4<0000>, C4<0000>, C4<0000>;
L_00000000010d5ed0 .functor XNOR 1, L_0000000001157c60, L_0000000001158480, C4<0>, C4<0>;
v00000000010eab00_0 .net "Cond", 3 0, L_0000000001158b60;  alias, 1 drivers
v00000000010eaba0_0 .var "CondEx", 0 0;
v00000000010ea4c0_0 .net "Flags", 3 0, L_0000000001157f80;  alias, 1 drivers
v00000000010eb8c0_0 .net *"_ivl_6", 3 0, L_00000000010d6250;  1 drivers
v00000000010ebaa0_0 .net "carry", 0 0, L_00000000011576c0;  1 drivers
v00000000010ec0e0_0 .net "ge", 0 0, L_00000000010d5ed0;  1 drivers
v00000000010ec180_0 .net "neg", 0 0, L_0000000001157c60;  1 drivers
v00000000010ea9c0_0 .net "overflow", 0 0, L_0000000001158480;  1 drivers
v00000000010ebbe0_0 .net "zero", 0 0, L_0000000001157760;  1 drivers
E_00000000010e2ab0/0 .event edge, v00000000010eab00_0, v00000000010ebbe0_0, v00000000010ebaa0_0, v00000000010ec180_0;
E_00000000010e2ab0/1 .event edge, v00000000010ea9c0_0, v00000000010ec0e0_0;
E_00000000010e2ab0 .event/or E_00000000010e2ab0/0, E_00000000010e2ab0/1;
L_0000000001157c60 .part L_00000000010d6250, 3, 1;
L_0000000001157760 .part L_00000000010d6250, 2, 1;
L_00000000011576c0 .part L_00000000010d6250, 1, 1;
L_0000000001158480 .part L_00000000010d6250, 0, 1;
S_0000000001091390 .scope module, "flagreg0" "flopenr" 6 37, 8 1 0, S_0000000001091070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000010e2e70 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000010eb820_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v00000000010ec220_0 .net "d", 1 0, L_0000000001157620;  1 drivers
v00000000010ea560_0 .net "en", 0 0, L_0000000001158340;  1 drivers
v00000000010eb960_0 .var "q", 1 0;
v00000000010ea6a0_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
E_00000000010e4270 .event posedge, v00000000010ea6a0_0, v00000000010eb820_0;
S_0000000001089ac0 .scope module, "flagreg1" "flopenr" 6 30, 8 1 0, S_0000000001091070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000010e3730 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000010ebc80_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v00000000010ebd20_0 .net "d", 1 0, L_0000000001158de0;  1 drivers
v00000000010eb500_0 .net "en", 0 0, L_0000000001158840;  1 drivers
v00000000010eb460_0 .var "q", 1 0;
v00000000010eb640_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
S_0000000001089c50 .scope module, "dec" "decode" 5 35, 9 1 0, S_00000000010aeb10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "RegByte";
L_00000000010d6100 .functor AND 1, L_0000000001157300, L_0000000001157440, C4<1>, C4<1>;
L_00000000010d6720 .functor OR 1, L_00000000010d6100, L_0000000001157bc0, C4<0>, C4<0>;
v00000000010eb1e0_0 .var "ALUControl", 2 0;
v00000000010eae20_0 .net "ALUOp", 0 0, L_0000000001157ee0;  1 drivers
v00000000010eace0_0 .net "ALUSrc", 0 0, L_00000000011588e0;  alias, 1 drivers
v00000000010ebf00_0 .net "Branch", 0 0, L_0000000001157bc0;  1 drivers
v00000000010eb5a0_0 .var "FlagW", 1 0;
v00000000010eb3c0_0 .net "Funct", 5 0, L_0000000001158a20;  1 drivers
v00000000010ec040_0 .net "ImmSrc", 1 0, L_0000000001157e40;  alias, 1 drivers
v00000000010eaec0_0 .net "MemW", 0 0, L_0000000001157580;  alias, 1 drivers
v00000000010eb320_0 .net "MemtoReg", 0 0, L_0000000001158ca0;  alias, 1 drivers
v00000000010eb6e0_0 .net "Op", 1 0, L_0000000001158980;  1 drivers
v00000000010ea920_0 .net "PCS", 0 0, L_00000000010d6720;  alias, 1 drivers
v00000000010ca280_0 .net "Rd", 3 0, L_00000000011583e0;  1 drivers
v00000000010c91a0_0 .net "RegByte", 0 0, L_0000000001158d40;  alias, 1 drivers
v00000000010c8980_0 .net "RegSrc", 1 0, L_0000000001157da0;  alias, 1 drivers
v00000000010c96a0_0 .net "RegW", 0 0, L_0000000001157440;  alias, 1 drivers
v00000000011194c0_0 .net *"_ivl_11", 10 0, v000000000111ab40_0;  1 drivers
L_00000000011590e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000001119560_0 .net/2u *"_ivl_12", 3 0, L_00000000011590e8;  1 drivers
v0000000001119ce0_0 .net *"_ivl_14", 0 0, L_0000000001157300;  1 drivers
v0000000001119060_0 .net *"_ivl_16", 0 0, L_00000000010d6100;  1 drivers
v000000000111ab40_0 .var "controls", 10 0;
E_00000000010e3ef0 .event edge, v00000000010eae20_0, v00000000010eb3c0_0, v00000000010eb1e0_0;
E_00000000010e3c70 .event edge, v00000000010eb6e0_0, v00000000010eb3c0_0;
L_0000000001157da0 .part v000000000111ab40_0, 9, 2;
L_0000000001157e40 .part v000000000111ab40_0, 7, 2;
L_00000000011588e0 .part v000000000111ab40_0, 6, 1;
L_0000000001158ca0 .part v000000000111ab40_0, 5, 1;
L_0000000001157440 .part v000000000111ab40_0, 4, 1;
L_0000000001157580 .part v000000000111ab40_0, 3, 1;
L_0000000001157bc0 .part v000000000111ab40_0, 2, 1;
L_0000000001157ee0 .part v000000000111ab40_0, 1, 1;
L_0000000001158d40 .part v000000000111ab40_0, 0, 1;
L_0000000001157300 .cmp/eq 4, L_00000000011583e0, L_00000000011590e8;
S_0000000001087650 .scope module, "dp" "datapath" 4 45, 10 8 0, S_00000000010ae980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "RegByte";
v00000000011523b0_0 .net "ALUControl", 2 0, v00000000010eb1e0_0;  alias, 1 drivers
v0000000001151410_0 .net "ALUFlags", 3 0, L_00000000011b4860;  alias, 1 drivers
v0000000001151870_0 .net "ALUResult", 31 0, v0000000001119f60_0;  alias, 1 drivers
v0000000001151d70_0 .net "ALUSrc", 0 0, L_00000000011588e0;  alias, 1 drivers
v0000000001152b30_0 .net "ExtImm", 31 0, v000000000111c3d0_0;  1 drivers
v0000000001151550_0 .net "ImmSrc", 1 0, L_0000000001157e40;  alias, 1 drivers
v0000000001152630_0 .net "Instr", 31 0, L_00000000011b5a20;  alias, 1 drivers
v0000000001151690_0 .net "MemtoReg", 0 0, L_0000000001158ca0;  alias, 1 drivers
v00000000011526d0_0 .net "MenResult", 31 0, L_00000000011571c0;  1 drivers
v00000000011529f0_0 .net "PC", 31 0, v000000000111cb50_0;  alias, 1 drivers
v00000000011517d0_0 .net "PCNext", 31 0, L_0000000001158020;  1 drivers
v0000000001151910_0 .net "PCPlus4", 31 0, L_0000000001158e80;  1 drivers
v0000000001151a50_0 .net "PCPlus8", 31 0, L_00000000011580c0;  1 drivers
v00000000011528b0_0 .net "PCSrc", 0 0, L_00000000010d6330;  alias, 1 drivers
v0000000001151af0_0 .net "RA1", 3 0, L_0000000001157940;  1 drivers
v0000000001151b90_0 .net "RA2", 3 0, L_0000000001158200;  1 drivers
v0000000001152770_0 .net "ReadData", 31 0, L_00000000011b58d0;  alias, 1 drivers
v0000000001151c30_0 .net "RegByte", 0 0, L_0000000001158d40;  alias, 1 drivers
v0000000001156830_0 .net "RegSrc", 1 0, L_0000000001157da0;  alias, 1 drivers
v00000000011565b0_0 .net "RegWrite", 0 0, L_00000000010d5fb0;  alias, 1 drivers
v0000000001155e30_0 .net "Result", 31 0, L_00000000011b3e60;  1 drivers
v0000000001155930_0 .net "SrcA", 31 0, L_00000000011579e0;  1 drivers
v0000000001155ed0_0 .net "SrcB", 31 0, L_00000000011b3fa0;  1 drivers
v0000000001156ab0_0 .net "WriteData", 31 0, L_00000000011587a0;  alias, 1 drivers
L_0000000001159328 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001156c90_0 .net/2u *"_ivl_28", 23 0, L_0000000001159328;  1 drivers
v00000000011561f0_0 .net "byteResult", 7 0, L_00000000011b3f00;  1 drivers
v0000000001155cf0_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v00000000011563d0_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
L_00000000011585c0 .part L_00000000011b5a20, 16, 4;
L_0000000001157d00 .part L_0000000001157da0, 0, 1;
L_0000000001158c00 .part L_00000000011b5a20, 0, 4;
L_0000000001158660 .part L_00000000011b5a20, 12, 4;
L_0000000001157800 .part L_0000000001157da0, 1, 1;
L_0000000001157120 .part L_00000000011b5a20, 12, 4;
L_00000000011b4900 .part L_00000000011b58d0, 0, 8;
L_00000000011b3b40 .part L_00000000011b58d0, 8, 8;
L_00000000011b4180 .part L_00000000011b58d0, 16, 8;
L_00000000011b4fe0 .part L_00000000011b58d0, 24, 8;
L_00000000011b3dc0 .part v0000000001119f60_0, 0, 2;
L_00000000011b4d60 .concat [ 8 24 0 0], L_00000000011b3f00, L_0000000001159328;
L_00000000011b4540 .part L_00000000011b5a20, 0, 24;
S_000000000108e5c0 .scope module, "alu" "alu" 10 136, 11 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_00000000010af320 .functor NOT 32, L_00000000011b3fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011594d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011b5be0 .functor XNOR 1, L_00000000011b3aa0, L_00000000011594d8, C4<0>, C4<0>;
L_00000000011b5e80 .functor AND 1, L_00000000011b5be0, L_00000000011b4ea0, C4<1>, C4<1>;
L_0000000001159520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011b5780 .functor XNOR 1, L_00000000011b3be0, L_0000000001159520, C4<0>, C4<0>;
L_00000000011b5c50 .functor XOR 1, L_00000000011b3c80, L_00000000011b45e0, C4<0>, C4<0>;
L_00000000011b5a90 .functor XOR 1, L_00000000011b5c50, L_00000000011b4720, C4<0>, C4<0>;
L_00000000011b5320 .functor NOT 1, L_00000000011b5a90, C4<0>, C4<0>, C4<0>;
L_00000000011b5fd0 .functor AND 1, L_00000000011b5780, L_00000000011b5320, C4<1>, C4<1>;
L_00000000011b5860 .functor XOR 1, L_00000000011b3d20, L_00000000011b47c0, C4<0>, C4<0>;
L_00000000011b5160 .functor AND 1, L_00000000011b5fd0, L_00000000011b5860, C4<1>, C4<1>;
v0000000001119600_0 .net "ALUControl", 2 0, v00000000010eb1e0_0;  alias, 1 drivers
v00000000011196a0_0 .net "ALUFlags", 3 0, L_00000000011b4860;  alias, 1 drivers
v0000000001119f60_0 .var "Result", 31 0;
L_0000000001159370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000111a6e0_0 .net/2u *"_ivl_0", 0 0, L_0000000001159370;  1 drivers
v000000000111ac80_0 .net *"_ivl_10", 32 0, L_00000000011b42c0;  1 drivers
L_0000000001159400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011197e0_0 .net/2u *"_ivl_12", 0 0, L_0000000001159400;  1 drivers
v000000000111a1e0_0 .net *"_ivl_14", 32 0, L_00000000011b4e00;  1 drivers
v000000000111a820_0 .net *"_ivl_16", 32 0, L_00000000011b4360;  1 drivers
v000000000111a640_0 .net *"_ivl_18", 32 0, L_00000000011b4400;  1 drivers
v000000000111a0a0_0 .net *"_ivl_2", 32 0, L_00000000011b4040;  1 drivers
v000000000111a8c0_0 .net *"_ivl_21", 0 0, L_00000000011b44a0;  1 drivers
v00000000011199c0_0 .net *"_ivl_22", 32 0, L_00000000011b3960;  1 drivers
L_0000000001159448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000111a460_0 .net *"_ivl_25", 31 0, L_0000000001159448;  1 drivers
L_0000000001159490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011192e0_0 .net/2u *"_ivl_30", 31 0, L_0000000001159490;  1 drivers
v000000000111a000_0 .net *"_ivl_35", 0 0, L_00000000011b3aa0;  1 drivers
v000000000111a140_0 .net/2u *"_ivl_36", 0 0, L_00000000011594d8;  1 drivers
v000000000111aa00_0 .net *"_ivl_38", 0 0, L_00000000011b5be0;  1 drivers
v000000000111a280_0 .net *"_ivl_41", 0 0, L_00000000011b4ea0;  1 drivers
v0000000001119ba0_0 .net *"_ivl_45", 0 0, L_00000000011b3be0;  1 drivers
v000000000111ad20_0 .net/2u *"_ivl_46", 0 0, L_0000000001159520;  1 drivers
v000000000111adc0_0 .net *"_ivl_48", 0 0, L_00000000011b5780;  1 drivers
v000000000111ae60_0 .net *"_ivl_5", 0 0, L_00000000011b4220;  1 drivers
v0000000001119880_0 .net *"_ivl_51", 0 0, L_00000000011b3c80;  1 drivers
v0000000001119c40_0 .net *"_ivl_53", 0 0, L_00000000011b45e0;  1 drivers
v0000000001119a60_0 .net *"_ivl_54", 0 0, L_00000000011b5c50;  1 drivers
v0000000001119b00_0 .net *"_ivl_57", 0 0, L_00000000011b4720;  1 drivers
v000000000111a320_0 .net *"_ivl_58", 0 0, L_00000000011b5a90;  1 drivers
L_00000000011593b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000111a500_0 .net/2u *"_ivl_6", 0 0, L_00000000011593b8;  1 drivers
v000000000111c830_0 .net *"_ivl_60", 0 0, L_00000000011b5320;  1 drivers
v000000000111c8d0_0 .net *"_ivl_62", 0 0, L_00000000011b5fd0;  1 drivers
v000000000111c470_0 .net *"_ivl_65", 0 0, L_00000000011b3d20;  1 drivers
v000000000111b930_0 .net *"_ivl_67", 0 0, L_00000000011b47c0;  1 drivers
v000000000111b750_0 .net *"_ivl_68", 0 0, L_00000000011b5860;  1 drivers
v000000000111b070_0 .net *"_ivl_8", 31 0, L_00000000010af320;  1 drivers
v000000000111b110_0 .net "a", 31 0, L_00000000011579e0;  alias, 1 drivers
v000000000111b2f0_0 .net "b", 31 0, L_00000000011b3fa0;  alias, 1 drivers
v000000000111c970_0 .net "carry", 0 0, L_00000000011b5e80;  1 drivers
v000000000111b4d0_0 .net "negative", 0 0, L_00000000011b4b80;  1 drivers
v000000000111b570_0 .net "overflow", 0 0, L_00000000011b5160;  1 drivers
v000000000111b1b0_0 .net "sum", 32 0, L_00000000011b3a00;  1 drivers
v000000000111c650_0 .net "zero", 0 0, L_00000000011b4f40;  1 drivers
E_00000000010e42b0 .event edge, v00000000010eb1e0_0, v000000000111b1b0_0, v000000000111b110_0, v000000000111b2f0_0;
L_00000000011b4040 .concat [ 32 1 0 0], L_00000000011579e0, L_0000000001159370;
L_00000000011b4220 .part v00000000010eb1e0_0, 0, 1;
L_00000000011b42c0 .concat [ 32 1 0 0], L_00000000010af320, L_00000000011593b8;
L_00000000011b4e00 .concat [ 32 1 0 0], L_00000000011b3fa0, L_0000000001159400;
L_00000000011b4360 .functor MUXZ 33, L_00000000011b4e00, L_00000000011b42c0, L_00000000011b4220, C4<>;
L_00000000011b4400 .arith/sum 33, L_00000000011b4040, L_00000000011b4360;
L_00000000011b44a0 .part v00000000010eb1e0_0, 0, 1;
L_00000000011b3960 .concat [ 1 32 0 0], L_00000000011b44a0, L_0000000001159448;
L_00000000011b3a00 .arith/sum 33, L_00000000011b4400, L_00000000011b3960;
L_00000000011b4b80 .part v0000000001119f60_0, 31, 1;
L_00000000011b4f40 .cmp/eq 32, v0000000001119f60_0, L_0000000001159490;
L_00000000011b3aa0 .part v00000000010eb1e0_0, 1, 1;
L_00000000011b4ea0 .part L_00000000011b3a00, 32, 1;
L_00000000011b3be0 .part v00000000010eb1e0_0, 1, 1;
L_00000000011b3c80 .part L_00000000011579e0, 31, 1;
L_00000000011b45e0 .part L_00000000011b3fa0, 31, 1;
L_00000000011b4720 .part v00000000010eb1e0_0, 0, 1;
L_00000000011b3d20 .part L_00000000011579e0, 31, 1;
L_00000000011b47c0 .part L_00000000011b3a00, 31, 1;
L_00000000011b4860 .concat [ 1 1 1 1], L_00000000011b5160, L_00000000011b5e80, L_00000000011b4f40, L_00000000011b4b80;
S_000000000106bee0 .scope module, "ext" "extend" 10 125, 12 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000000000111c3d0_0 .var "ExtImm", 31 0;
v000000000111cbf0_0 .net "ImmSrc", 1 0, L_0000000001157e40;  alias, 1 drivers
v000000000111c010_0 .net "Instr", 23 0, L_00000000011b4540;  1 drivers
E_00000000010e4070 .event edge, v00000000010ec040_0, v000000000111c010_0;
S_000000000106c070 .scope module, "muxlbr" "mux4" 10 108, 13 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_00000000010e3870 .param/l "WIDTH" 0 13 9, +C4<00000000000000000000000000001000>;
v000000000111b9d0_0 .net *"_ivl_1", 0 0, L_0000000001157260;  1 drivers
v000000000111b390_0 .net *"_ivl_3", 0 0, L_00000000011573a0;  1 drivers
v000000000111b610_0 .net *"_ivl_4", 7 0, L_00000000011b4680;  1 drivers
v000000000111cf10_0 .net *"_ivl_7", 0 0, L_00000000011b40e0;  1 drivers
v000000000111cc90_0 .net *"_ivl_8", 7 0, L_00000000011b4c20;  1 drivers
v000000000111b430_0 .net "d0", 7 0, L_00000000011b4900;  1 drivers
v000000000111b250_0 .net "d1", 7 0, L_00000000011b3b40;  1 drivers
v000000000111bbb0_0 .net "d2", 7 0, L_00000000011b4180;  1 drivers
v000000000111b6b0_0 .net "d3", 7 0, L_00000000011b4fe0;  1 drivers
v000000000111bed0_0 .net "s", 1 0, L_00000000011b3dc0;  1 drivers
v000000000111b7f0_0 .net "y", 7 0, L_00000000011b3f00;  alias, 1 drivers
L_0000000001157260 .part L_00000000011b3dc0, 1, 1;
L_00000000011573a0 .part L_00000000011b3dc0, 0, 1;
L_00000000011b4680 .functor MUXZ 8, L_00000000011b4180, L_00000000011b4fe0, L_00000000011573a0, C4<>;
L_00000000011b40e0 .part L_00000000011b3dc0, 0, 1;
L_00000000011b4c20 .functor MUXZ 8, L_00000000011b4900, L_00000000011b3b40, L_00000000011b40e0, C4<>;
L_00000000011b3f00 .functor MUXZ 8, L_00000000011b4c20, L_00000000011b4680, L_0000000001157260, C4<>;
S_000000000106c200 .scope module, "pcadd1" "adder" 10 65, 14 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000010e3bb0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v000000000111c0b0_0 .net "a", 31 0, v000000000111cb50_0;  alias, 1 drivers
L_0000000001159130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000111c330_0 .net "b", 31 0, L_0000000001159130;  1 drivers
v000000000111cd30_0 .net "y", 31 0, L_0000000001158e80;  alias, 1 drivers
L_0000000001158e80 .arith/sum 32, v000000000111cb50_0, L_0000000001159130;
S_0000000001096340 .scope module, "pcadd2" "adder" 10 70, 14 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000010e39b0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v000000000111bd90_0 .net "a", 31 0, L_0000000001158e80;  alias, 1 drivers
L_0000000001159178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000111c5b0_0 .net "b", 31 0, L_0000000001159178;  1 drivers
v000000000111b890_0 .net "y", 31 0, L_00000000011580c0;  alias, 1 drivers
L_00000000011580c0 .arith/sum 32, L_0000000001158e80, L_0000000001159178;
S_00000000010964d0 .scope module, "pcmux" "mux2" 10 53, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010e3530 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000111ba70_0 .net "d0", 31 0, L_0000000001158e80;  alias, 1 drivers
v000000000111c150_0 .net "d1", 31 0, L_00000000011b3e60;  alias, 1 drivers
v000000000111c6f0_0 .net "s", 0 0, L_00000000010d6330;  alias, 1 drivers
v000000000111bf70_0 .net "y", 31 0, L_0000000001158020;  alias, 1 drivers
L_0000000001158020 .functor MUXZ 32, L_0000000001158e80, L_00000000011b3e60, L_00000000010d6330, C4<>;
S_0000000001150590 .scope module, "pcreg" "flopr" 10 59, 16 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010e3e70 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v000000000111ca10_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v000000000111cab0_0 .net "d", 31 0, L_0000000001158020;  alias, 1 drivers
v000000000111cb50_0 .var "q", 31 0;
v000000000111cdd0_0 .net "reset", 0 0, v00000000011574e0_0;  alias, 1 drivers
S_0000000001150a40 .scope module, "prevmux" "mux2" 10 100, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010e3a30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000111c1f0_0 .net "d0", 31 0, v0000000001119f60_0;  alias, 1 drivers
v000000000111c290_0 .net "d1", 31 0, L_00000000011b58d0;  alias, 1 drivers
v000000000111c510_0 .net "s", 0 0, L_0000000001158ca0;  alias, 1 drivers
v000000000111c790_0 .net "y", 31 0, L_00000000011571c0;  alias, 1 drivers
L_00000000011571c0 .functor MUXZ 32, v0000000001119f60_0, L_00000000011b58d0, L_0000000001158ca0, C4<>;
S_0000000001150bd0 .scope module, "ra1mux" "mux2" 10 75, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000010e3930 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000111ce70_0 .net "d0", 3 0, L_00000000011585c0;  1 drivers
L_00000000011591c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000111bb10_0 .net "d1", 3 0, L_00000000011591c0;  1 drivers
v000000000111bc50_0 .net "s", 0 0, L_0000000001157d00;  1 drivers
v000000000111bcf0_0 .net "y", 3 0, L_0000000001157940;  alias, 1 drivers
L_0000000001157940 .functor MUXZ 4, L_00000000011585c0, L_00000000011591c0, L_0000000001157d00, C4<>;
S_0000000001150d60 .scope module, "ra2mux" "mux2" 10 83, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000010e3630 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000111be30_0 .net "d0", 3 0, L_0000000001158c00;  1 drivers
v0000000001151e10_0 .net "d1", 3 0, L_0000000001158660;  1 drivers
v0000000001151eb0_0 .net "s", 0 0, L_0000000001157800;  1 drivers
v0000000001152a90_0 .net "y", 3 0, L_0000000001158200;  alias, 1 drivers
L_0000000001158200 .functor MUXZ 4, L_0000000001158c00, L_0000000001158660, L_0000000001157800, C4<>;
S_0000000001150ef0 .scope module, "resmux" "mux2" 10 117, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010e3d30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v00000000011512d0_0 .net "d0", 31 0, L_00000000011571c0;  alias, 1 drivers
v0000000001152e50_0 .net "d1", 31 0, L_00000000011b4d60;  1 drivers
v0000000001151730_0 .net "s", 0 0, L_0000000001158d40;  alias, 1 drivers
v0000000001152bd0_0 .net "y", 31 0, L_00000000011b3e60;  alias, 1 drivers
L_00000000011b3e60 .functor MUXZ 32, L_00000000011571c0, L_00000000011b4d60, L_0000000001158d40, C4<>;
S_00000000011500e0 .scope module, "rf" "regfile" 10 89, 17 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000000001159208 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000001151ff0_0 .net/2u *"_ivl_0", 3 0, L_0000000001159208;  1 drivers
L_0000000001159298 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000000011519b0_0 .net/2u *"_ivl_12", 3 0, L_0000000001159298;  1 drivers
v0000000001152f90_0 .net *"_ivl_14", 0 0, L_0000000001158f20;  1 drivers
v0000000001151230_0 .net *"_ivl_16", 31 0, L_0000000001158fc0;  1 drivers
v0000000001152810_0 .net *"_ivl_18", 5 0, L_0000000001157a80;  1 drivers
v00000000011514b0_0 .net *"_ivl_2", 0 0, L_0000000001158700;  1 drivers
L_00000000011592e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001152ef0_0 .net *"_ivl_21", 1 0, L_00000000011592e0;  1 drivers
v0000000001152590_0 .net *"_ivl_4", 31 0, L_00000000011578a0;  1 drivers
v0000000001152950_0 .net *"_ivl_6", 5 0, L_0000000001158520;  1 drivers
L_0000000001159250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001151190_0 .net *"_ivl_9", 1 0, L_0000000001159250;  1 drivers
v0000000001152090_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v0000000001152130_0 .net "r15", 31 0, L_00000000011580c0;  alias, 1 drivers
v0000000001152c70_0 .net "ra1", 3 0, L_0000000001157940;  alias, 1 drivers
v0000000001151370_0 .net "ra2", 3 0, L_0000000001158200;  alias, 1 drivers
v00000000011521d0_0 .net "rd1", 31 0, L_00000000011579e0;  alias, 1 drivers
v0000000001151f50_0 .net "rd2", 31 0, L_00000000011587a0;  alias, 1 drivers
v00000000011510f0 .array "rf", 0 14, 31 0;
v0000000001152310_0 .net "wa3", 3 0, L_0000000001157120;  1 drivers
v0000000001152270_0 .net "wd3", 31 0, L_00000000011b3e60;  alias, 1 drivers
v0000000001152450_0 .net "we3", 0 0, L_00000000010d5fb0;  alias, 1 drivers
E_00000000010e4170 .event posedge, v00000000010eb820_0;
L_0000000001158700 .cmp/eq 4, L_0000000001157940, L_0000000001159208;
L_00000000011578a0 .array/port v00000000011510f0, L_0000000001158520;
L_0000000001158520 .concat [ 4 2 0 0], L_0000000001157940, L_0000000001159250;
L_00000000011579e0 .functor MUXZ 32, L_00000000011578a0, L_00000000011580c0, L_0000000001158700, C4<>;
L_0000000001158f20 .cmp/eq 4, L_0000000001158200, L_0000000001159298;
L_0000000001158fc0 .array/port v00000000011510f0, L_0000000001157a80;
L_0000000001157a80 .concat [ 4 2 0 0], L_0000000001158200, L_00000000011592e0;
L_00000000011587a0 .functor MUXZ 32, L_0000000001158fc0, L_00000000011580c0, L_0000000001158f20, C4<>;
S_0000000001150270 .scope module, "srcbmux" "mux2" 10 130, 15 1 0, S_0000000001087650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010e40b0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0000000001152db0_0 .net "d0", 31 0, L_00000000011587a0;  alias, 1 drivers
v00000000011515f0_0 .net "d1", 31 0, v000000000111c3d0_0;  alias, 1 drivers
v0000000001152d10_0 .net "s", 0 0, L_00000000011588e0;  alias, 1 drivers
v0000000001151cd0_0 .net "y", 31 0, L_00000000011b3fa0;  alias, 1 drivers
L_00000000011b3fa0 .functor MUXZ 32, L_00000000011587a0, v000000000111c3d0_0, L_00000000011588e0, C4<>;
S_0000000001150400 .scope module, "dmem" "dmem" 3 33, 18 1 0, S_00000000010ae7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000000011b58d0 .functor BUFZ 32, L_00000000011b4ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001156790 .array "RAM", 0 63, 31 0;
v00000000011566f0_0 .net *"_ivl_0", 31 0, L_00000000011b4ae0;  1 drivers
v0000000001156290_0 .net *"_ivl_3", 29 0, L_00000000011b4cc0;  1 drivers
v0000000001156e70_0 .net "a", 31 0, v0000000001119f60_0;  alias, 1 drivers
v0000000001156970_0 .net "clk", 0 0, v0000000001157b20_0;  alias, 1 drivers
v0000000001156330_0 .net "rd", 31 0, L_00000000011b58d0;  alias, 1 drivers
v00000000011556b0_0 .net "wd", 31 0, L_00000000011587a0;  alias, 1 drivers
v0000000001155430_0 .net "we", 0 0, L_00000000010d6790;  alias, 1 drivers
L_00000000011b4ae0 .array/port v0000000001156790, L_00000000011b4cc0;
L_00000000011b4cc0 .part v0000000001119f60_0, 2, 30;
S_0000000001150720 .scope module, "imem" "imem" 3 29, 19 1 0, S_00000000010ae7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000000011b5a20 .functor BUFZ 32, L_00000000011b49a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001156150 .array "RAM", 0 63, 31 0;
v0000000001155750_0 .net *"_ivl_0", 31 0, L_00000000011b49a0;  1 drivers
v0000000001156f10_0 .net *"_ivl_3", 29 0, L_00000000011b4a40;  1 drivers
v0000000001156fb0_0 .net "a", 31 0, v000000000111cb50_0;  alias, 1 drivers
v0000000001155390_0 .net "rd", 31 0, L_00000000011b5a20;  alias, 1 drivers
L_00000000011b49a0 .array/port v0000000001156150, L_00000000011b4a40;
L_00000000011b4a40 .part v000000000111cb50_0, 2, 30;
    .scope S_0000000001089c50;
T_0 ;
    %wait E_00000000010e3c70;
    %load/vec4 v00000000010eb6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v000000000111ab40_0, 0, 11;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001089c50;
T_1 ;
    %wait E_00000000010e3ef0;
    %load/vec4 v00000000010eae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010eb5a0_0, 4, 1;
    %load/vec4 v00000000010eb3c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010eb1e0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010eb1e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010eb5a0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010eb1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010eb5a0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001089ac0;
T_2 ;
    %wait E_00000000010e4270;
    %load/vec4 v00000000010eb640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010eb460_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010eb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010ebd20_0;
    %assign/vec4 v00000000010eb460_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001091390;
T_3 ;
    %wait E_00000000010e4270;
    %load/vec4 v00000000010ea6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010eb960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010ea560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010ec220_0;
    %assign/vec4 v00000000010eb960_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001091200;
T_4 ;
    %wait E_00000000010e2ab0;
    %load/vec4 v00000000010eab00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v00000000010ebbe0_0;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v00000000010ebbe0_0;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v00000000010ebaa0_0;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v00000000010ebaa0_0;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v00000000010ec180_0;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v00000000010ec180_0;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v00000000010ea9c0_0;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v00000000010ea9c0_0;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v00000000010ebaa0_0;
    %load/vec4 v00000000010ebbe0_0;
    %inv;
    %and;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v00000000010ebaa0_0;
    %load/vec4 v00000000010ebbe0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v00000000010ec0e0_0;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v00000000010ec0e0_0;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v00000000010ebbe0_0;
    %inv;
    %load/vec4 v00000000010ec0e0_0;
    %and;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v00000000010ebbe0_0;
    %inv;
    %load/vec4 v00000000010ec0e0_0;
    %and;
    %inv;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eaba0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001150590;
T_5 ;
    %wait E_00000000010e4270;
    %load/vec4 v000000000111cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111cb50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000111cab0_0;
    %assign/vec4 v000000000111cb50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011500e0;
T_6 ;
    %wait E_00000000010e4170;
    %load/vec4 v0000000001152450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000001152270_0;
    %load/vec4 v0000000001152310_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011510f0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000106bee0;
T_7 ;
    %wait E_00000000010e4070;
    %load/vec4 v000000000111cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000111c3d0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000000000111c010_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000111c3d0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000000000111c010_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000111c3d0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000111c010_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000000000111c010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000000000111c3d0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000108e5c0;
T_8 ;
    %wait E_00000000010e42b0;
    %load/vec4 v0000000001119600_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000000000111b1b0_0;
    %pad/u 32;
    %store/vec4 v0000000001119f60_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000000000111b110_0;
    %load/vec4 v000000000111b2f0_0;
    %and;
    %store/vec4 v0000000001119f60_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000000000111b110_0;
    %load/vec4 v000000000111b2f0_0;
    %or;
    %store/vec4 v0000000001119f60_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000000000111b110_0;
    %load/vec4 v000000000111b2f0_0;
    %xor;
    %store/vec4 v0000000001119f60_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001150720;
T_9 ;
    %vpi_call 19 8 "$readmemh", "memfile2.dat", v0000000001156150 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001150400;
T_10 ;
    %wait E_00000000010e4170;
    %load/vec4 v0000000001155430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000011556b0_0;
    %load/vec4 v0000000001156e70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001156790, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000010f28b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011574e0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011574e0_0, 0;
    %end;
    .thread T_11;
    .scope S_00000000010f28b0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001157b20_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001157b20_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000010f28b0;
T_13 ;
    %wait E_00000000010e2670;
    %load/vec4 v0000000001156b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000001156a10_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000011582a0_0;
    %pushi/vec4 254, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000001156a10_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000010f28b0;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\arm_tb2.v";
    "./top.v";
    "./arm.v";
    "./control_unit.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./additional_hw.v";
    "./mux4.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./data_mem.v";
    "./instruction_mem.v";
