$date
	Sat Dec 27 06:57:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_basic_gates $end
$var wire 1 ! xor_out $end
$var wire 1 " or_out $end
$var wire 1 # not_out $end
$var wire 1 $ and_out $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 $ and_out $end
$var wire 1 & b $end
$var wire 1 # not_out $end
$var wire 1 " or_out $end
$var wire 1 ! xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#10
1"
0#
1!
1%
#20
1#
1&
0%
#30
1$
0#
0!
1%
#40
