Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 11 Dec 2018 08:41:53 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga006.fm.intel.com (fmsmga006.fm.intel.com [10.253.24.20])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id E4544580380
	for <like.xu@linux.intel.com>; Mon, 10 Dec 2018 10:39:58 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by fmsmga006-1.fm.intel.com with ESMTP; 10 Dec 2018 10:39:58 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AT05UsxYK/tatTLFhjIpDpzH/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy6Yh7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyNOAo2+?=
 =?us-ascii?q?YIUPAeQPPvhWoJXgqVsWrxawBwahCP7hxzNUmHD2xrY30/g9HQzcwAAsA84CvX?=
 =?us-ascii?q?bSod7oNKkSS+e1zKzQwDvZcfxWxSny6JLVeR4mu/6NXa9/ftTVyUkrCgjIiU2Q?=
 =?us-ascii?q?ppL5PzyLzOQBqW2b4PBgVO2ylWEnrwVxryOrxsctjInGnJgVylfe+SV+2oY1Ks?=
 =?us-ascii?q?S1RUhmatCnCJtdrz+WO5d1T884Xm1kpSU3xqcYtZO1fCUG0okryhzHZ/CZcoWE?=
 =?us-ascii?q?/hDuWeOfITp7n31pZLeyihmx/EWhxeDxU9e43EpPoydAjNXAqGwC2hrO4cadUP?=
 =?us-ascii?q?R95F2u2TOX2gDT9O5EJUc0mLLfK54g2b4wioETvV7MHi/whUX6lqiWdl8r+uSw?=
 =?us-ascii?q?6uTnZKvppoOEOoNqlg3zMb4iltGiDek7KAQCQWaW9OSm2LH+/0D1WLBKgec3kq?=
 =?us-ascii?q?ndvpDaP8MbpquhDg9MzIkj7gu/Ay6739sGg3kIMlZFdAucgIjuJlHOJuz3Aumk?=
 =?us-ascii?q?g1irlDdrxvPGMaP7DpTCM3jOiLPhfbd7605Bxws/19Ff55RICr4fJPL/QFP+tN?=
 =?us-ascii?q?vdDhIiNQy0xODnCNp71oMDQ26PBbWZMKzKvV+S+u0vO/WMZJMSuDvlL/gl5v3u?=
 =?us-ascii?q?gmEjlV4SYKmkxp8XaHG+HvR7LESVe3vsgtEdEWgUugoyVvDliFqHUW0bWnCpQq?=
 =?us-ascii?q?hp5i0nEJn0SsDHR5uxm/qH2yG0GIAQYXpJTVWFEHPtfoPDXO8QaSWUOYh4nzkZ?=
 =?us-ascii?q?ELSsVYIlhiyorxLwnr9uL+7I/X8BuJf+kdR4+eDX0As/7CF5FNi11WaLQGdp2G?=
 =?us-ascii?q?QSSGgtwap9rEdhn0qFyrVymPdCFNZetM9OBz4XEKOU4+FkBtT1Qg/bZZ/dUVuj?=
 =?us-ascii?q?X5CqDC88Svo3xNkBZVs7HM+t2EPtxS2vVocYi7GRTLk9467R23y5c95w13vckq?=
 =?us-ascii?q?wonlUrRs9nMWygj7R4sQ/JCNiawA2ii6+2ePFEj2b2/2CZwD/L5RkAXQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0B5AwDMsg5cmBHrdtBkH4F4gTGCYoN6i?=
 =?us-ascii?q?HiLMIFrBR18kVmEfIFzFBgUh20iNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiM?=
 =?us-ascii?q?MgjYFAgMaAQaCXAECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBB?=
 =?us-ascii?q?QEcBhMFA4MZggIBBJpsPIodcHwzgnYBAQWHHQgSeYsWgVc/gRGCXTWIBYJXiTE?=
 =?us-ascii?q?Kh1KPagcCgiEEjyoYkT0smHUPIYElgg4zGjB0BoI1gicXiF6FP0ExgQeKIYF3A?=
 =?us-ascii?q?QE?=
X-IPAS-Result: =?us-ascii?q?A0B5AwDMsg5cmBHrdtBkH4F4gTGCYoN6iHiLMIFrBR18kVm?=
 =?us-ascii?q?EfIFzFBgUh20iNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMaAQaCX?=
 =?us-ascii?q?AECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhMFA4MZggI?=
 =?us-ascii?q?BBJpsPIodcHwzgnYBAQWHHQgSeYsWgVc/gRGCXTWIBYJXiTEKh1KPagcCgiEEj?=
 =?us-ascii?q?yoYkT0smHUPIYElgg4zGjB0BoI1gicXiF6FP0ExgQeKIYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,339,1539673200"; 
   d="scan'208";a="56865754"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 10 Dec 2018 10:39:42 -0800
Received: from localhost ([::1]:34279 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWQSz-0008Kp-KA
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 13:39:41 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:34228)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWQKz-0002eI-0o
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:31:26 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWQKx-000624-QW
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:31:24 -0500
Received: from mail-oi1-x22c.google.com ([2607:f8b0:4864:20::22c]:36462)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWQKx-00061h-JJ
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:31:23 -0500
Received: by mail-oi1-x22c.google.com with SMTP id x23so9815104oix.3
	for <qemu-devel@nongnu.org>; Mon, 10 Dec 2018 10:31:23 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=6+9MH6M96/Pfrkaham2qsdrL1rfw3esOwjR6ybZ2DyQ=;
	b=g7B1thVpbFlmWbJYDQYMpV3+NnPgLga5e2lEh/SWUIGAJWjsZQYu952wsz8KF2BSfG
	OJf23G13WMjAiK4DaE6O9KE0viQlBq0ucqTnTbfX+jF8SUkkuIBxWuaaM1L6NHtguo2t
	+YD9Z6hFC7yJibvV64OiKeuRxruTPt6TDTKXA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=6+9MH6M96/Pfrkaham2qsdrL1rfw3esOwjR6ybZ2DyQ=;
	b=c9OHsMWbYDXC32iiZ9CjgflGaB6e4U30XWT7AHBWVEQSamq8Pm5B88qy3tuN4NBiTP
	3gKlD3bCGd8kwgXWygpEXjIvsgd/mhz0iGnYCGMNlH7DSGAo/UMpKYPkP+hcqlaNp4/R
	DRRYGyPhHoR23ik6hEDWZmlyy4YlFOHfrLsnQE4sobC9/mmz2q6hSEKlJa5Ojg0ijRes
	Q1jrXkiejoOadAoCawy8we+aoeFd6ezR834iX4FmoFuOn75UTCefP5ZmbEhzqLmYPWVR
	Wz8MlO4jMQGjp9UMuW+T12tVW5OFd/TErpWWI0oVWrXvtc+YNaJHxeh3rP+aTyL1/jF/
	7xvQ==
X-Gm-Message-State: AA+aEWbWVzVFJFhcKhAo5/bDRKw7Ox1bw6MVtDQ21WBh5UNQg613s+dC
	IetOUtA/YH3e3B/MxZY29AahqwZTCqD4w6gfLcBZXU66
X-Google-Smtp-Source: AFSGD/Xr5ZER6ODmZW8AHuBh/Qh5yBrTkQLc1H4j8+S2YzFV2F1AUPdqXZMcJdme3J5jo/Gc8MyGKLXM3pgfEwMcF3Y=
X-Received: by 2002:aca:5c05:: with SMTP id q5mr7654948oib.146.1544466682446; 
	Mon, 10 Dec 2018 10:31:22 -0800 (PST)
MIME-Version: 1.0
References: <20181210175630.30643-1-peter.maydell@linaro.org>
In-Reply-To: <20181210175630.30643-1-peter.maydell@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 10 Dec 2018 18:31:10 +0000
Message-ID: <CAFEAcA8eFk79oTXmwMd0s8gVBQjf8XSaUptRkYJrgGgvdZJBcA@mail.gmail.com>
To: QEMU Developers <qemu-devel@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::22c
Subject: Re: [Qemu-devel] [RFC] target/microblaze: Switch to
 transaction_failed hook
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
	"patches@linaro.org" <patches@linaro.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 10 Dec 2018 at 17:57, Peter Maydell <peter.maydell@linaro.org> wrote:
>
> Switch the microblaze target from the old unassigned_access hook
> to the transaction_failed hook.
>
> The notable difference is that rather than it being called
> for all physical memory accesses which fail (including
> those made by DMA devices or by the gdbstub), it is only
> called for those made by the CPU via its MMU. For
> microblaze this makes no difference because none of the
> target CPU code needs to make loads or stores by physical
> address.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> A straightforward conversion, but tagged RFC because I don't have
> any microblaze test images and have tested only with "make check".
>
>  target/microblaze/cpu.h       |  7 ++++---
>  target/microblaze/cpu.c       |  2 +-
>  target/microblaze/op_helper.c | 20 ++++++++++----------
>  3 files changed, 15 insertions(+), 14 deletions(-)
>
> diff --git a/target/microblaze/cpu.h b/target/microblaze/cpu.h
> index 3c4e0ba80ac..03ca91007d5 100644
> --- a/target/microblaze/cpu.h
> +++ b/target/microblaze/cpu.h
> @@ -388,9 +388,10 @@ static inline void cpu_get_tb_cpu_state(CPUMBState *env, target_ulong *pc,
>  }
>
>  #if !defined(CONFIG_USER_ONLY)
> -void mb_cpu_unassigned_access(CPUState *cpu, hwaddr addr,
> -                              bool is_write, bool is_exec, int is_asi,
> -                              unsigned size);
> +void mb_cpu_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
> +                               unsigned size, MMUAccessType access_type,
> +                               int mmu_idx, MemTxAttrs attrs,
> +                               MemTxResult response, uintptr_t retaddr);
>  #endif
>
>  #endif
> diff --git a/target/microblaze/cpu.c b/target/microblaze/cpu.c
> index 9b546a2c18e..49876b19b38 100644
> --- a/target/microblaze/cpu.c
> +++ b/target/microblaze/cpu.c
> @@ -297,7 +297,7 @@ static void mb_cpu_class_init(ObjectClass *oc, void *data)
>  #ifdef CONFIG_USER_ONLY
>      cc->handle_mmu_fault = mb_cpu_handle_mmu_fault;
>  #else
> -    cc->do_unassigned_access = mb_cpu_unassigned_access;
> +    cc->do_transaction_failed = mb_cpu_transaction_failed;
>      cc->get_phys_page_debug = mb_cpu_get_phys_page_debug;
>  #endif
>      dc->vmsd = &vmstate_mb_cpu;
> diff --git a/target/microblaze/op_helper.c b/target/microblaze/op_helper.c
> index 7cdbbcccaef..d25d3b626c8 100644
> --- a/target/microblaze/op_helper.c
> +++ b/target/microblaze/op_helper.c
> @@ -486,18 +486,18 @@ void helper_mmu_write(CPUMBState *env, uint32_t ext, uint32_t rn, uint32_t v)
>      mmu_write(env, ext, rn, v);
>  }
>
> -void mb_cpu_unassigned_access(CPUState *cs, hwaddr addr,
> -                              bool is_write, bool is_exec, int is_asi,
> -                              unsigned size)
> +void mb_cpu_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
> +                               unsigned size, MMUAccessType access_type,
> +                               int mmu_idx, MemTxAttrs attrs,
> +                               MemTxResult response, uintptr_t retaddr)
>  {
>      MicroBlazeCPU *cpu;
>      CPUMBState *env;
> -
> -    qemu_log_mask(CPU_LOG_INT, "Unassigned " TARGET_FMT_plx " wr=%d exe=%d\n",
> -             addr, is_write ? 1 : 0, is_exec ? 1 : 0);
> -    if (cs == NULL) {
> -        return;
> -    }
> +    qemu_log_mask(CPU_LOG_INT, "Transaction failed: vaddr 0x%" VADDR_PRIx
> +                  " physaddr 0x" TARGET_FMT_plx "size %d access type %s\n",
> +                  addr, physaddr, size,
> +                  access_type == MMU_INST_FETCH ? "INST_FETCH" :
> +                  (access_type == MMU_DATA_LOAD ? "DATA_LOAD" : "DATA_STORE"));
>      cpu = MICROBLAZE_CPU(cs);
>      env = &cpu->env;
>      if (!(env->sregs[SR_MSR] & MSR_EE)) {
> @@ -505,7 +505,7 @@ void mb_cpu_unassigned_access(CPUState *cs, hwaddr addr,
>      }
>
>      env->sregs[SR_EAR] = addr;
> -    if (is_exec) {
> +    if (access_type == MMU_INST_FETCH) {
>          if ((env->pvr.regs[2] & PVR2_IOPB_BUS_EXC_MASK)) {
>              env->sregs[SR_ESR] = ESR_EC_INSN_BUS;
>              helper_raise_exception(env, EXCP_HW_EXCP);
> --
> 2.19.2
>
>


-- 
12345678901234567890123456789012345678901234567890123456789012345678901234567890
         1         2         3         4         5         6         7         8

