#-----------------------------------------------------------
# Vivado v2014.4_63036 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Feb 25 13:26:13 2015
# Process ID: 6128
# Log file: D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/CHAR_TOP.vds
# Journal file: D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CHAR_TOP.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.cache/wt [current_project]
# set_property parent.project_path D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files -quiet D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/CHAR_DPRAM_synth_1/CHAR_DPRAM.dcp
# set_property used_in_implementation false [get_files D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/CHAR_DPRAM_synth_1/CHAR_DPRAM.dcp]
# add_files D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# set_property used_in_implementation false [get_files -all d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN_ROM.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/VIDEO_OUT.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_DEFINES.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_TIMING_GENERATOR.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_DISPLAY.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/imports/hdl/system_wrapper.v
#   D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_TOP.v
# }
# read_xdc D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/constrs_1/new/CHAR_TOP.xdc
# set_property used_in_implementation false [get_files D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/constrs_1/new/CHAR_TOP.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file CHAR_TOP.hwdef }
# synth_design -top CHAR_TOP -part xc7z020clg484-1
Command: synth_design -top CHAR_TOP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2306] macro H_BACK_PORCH redefined [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_DEFINES.v:17]
WARNING: [Synth 8-2306] macro H_BACK_PORCH redefined [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_DEFINES.v:16]
WARNING: [Synth 8-2306] macro H_BACK_PORCH redefined [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_DEFINES.v:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 266.047 ; gain = 105.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CHAR_TOP' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_TOP.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_TOP.v:68]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/imports/hdl/system_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/imports/hdl/system_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'system' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/hdl/system.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/hdl/system.v:70]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (4#1) [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:171]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (5#1) [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 21 given [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/hdl/system.v:70]
INFO: [Synth 8-256] done synthesizing module 'system' (6#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (7#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/imports/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'CHAR_DISPLAY' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_DISPLAY.v:3]
INFO: [Synth 8-638] synthesizing module 'CHAR_GEN' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN.v:1]
INFO: [Synth 8-638] synthesizing module 'CHAR_DPRAM' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/.Xil/Vivado-6128-huins-PC/realtime/CHAR_DPRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'CHAR_DPRAM' (8#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/.Xil/Vivado-6128-huins-PC/realtime/CHAR_DPRAM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'CHAR_GEN_ROM' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN_ROM.v:12]
INFO: [Synth 8-256] done synthesizing module 'CHAR_GEN_ROM' (9#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN_ROM.v:12]
INFO: [Synth 8-256] done synthesizing module 'CHAR_GEN' (10#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_GEN.v:1]
WARNING: [Synth 8-567] referenced signal 'text_line' should be on the sensitivity list [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_DISPLAY.v:74]
INFO: [Synth 8-256] done synthesizing module 'CHAR_DISPLAY' (11#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_DISPLAY.v:3]
INFO: [Synth 8-638] synthesizing module 'SVGA_TIMING_GENERATION' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_TIMING_GENERATOR.v:3]
INFO: [Synth 8-256] done synthesizing module 'SVGA_TIMING_GENERATION' (12#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/SVGA_TIMING_GENERATOR.v:3]
INFO: [Synth 8-638] synthesizing module 'VIDEO_OUT' [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/VIDEO_OUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'VIDEO_OUT' (13#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/VIDEO_OUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'CHAR_TOP' (14#1) [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/new/CHAR_TOP.v:1]
WARNING: [Synth 8-3917] design CHAR_TOP has port VGA_EN driven by constant 1
WARNING: [Synth 8-3917] design CHAR_TOP has port lcd_blk_on driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 290.926 ; gain = 130.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 290.926 ; gain = 130.012
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CHAR_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CHAR_TOP_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/constrs_1/new/CHAR_TOP.xdc]
Finished Parsing XDC File [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/constrs_1/new/CHAR_TOP.xdc]
Parsing XDC File [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CHAR_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CHAR_TOP_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 560.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_wrapper_i/system_i. (constraint file  D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for system_wrapper_i/system_i/processing_system7_0. (constraint file  D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for system_wrapper_i/system_i/processing_system7_0/inst. (constraint file  D:/FINISH/ch14_pl_ascii/ch14_pl_ascii.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
ROM "latch_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "latch_low_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "shift_high" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "shift_low" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "h_synch" won't be mapped to RAM because it is too sparse.
ROM "line_count" won't be mapped to RAM because it is too sparse.
ROM "v_synch" won't be mapped to RAM because it is too sparse.
ROM "h_blank" won't be mapped to RAM because it is too sparse.
ROM "subchar_line" won't be mapped to RAM because it is too sparse.
ROM "reset_char_column" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/FINISH/ch14_pl_ascii/ch14_pl_ascii.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  33 Input    439 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CHAR_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
Module CHAR_GEN_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module CHAR_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module CHAR_DISPLAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	  33 Input    439 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SVGA_TIMING_GENERATION 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module VIDEO_OUT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "p_0_out" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/h_synch" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/line_count" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/v_synch" won't be mapped to RAM because it is too sparse.
ROM "p_0_out" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/h_blank" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/subchar_line" won't be mapped to RAM because it is too sparse.
ROM "p_0_out" won't be mapped to RAM because it is too sparse.
ROM "SVGA_TIMING_GENERATION/reset_char_column" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3917] design CHAR_TOP has port VGA_EN driven by constant 1
WARNING: [Synth 8-3917] design CHAR_TOP has port lcd_blk_on driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 560.648 ; gain = 399.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\LED_reg[4] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[3] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[2] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[1] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[0] ) is unused and will be removed from module CHAR_TOP.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 560.648 ; gain = 399.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 560.648 ; gain = 399.734
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 765.637 ; gain = 604.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 781.219 ; gain = 620.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[7] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[8] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[6] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[5] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[3] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[4] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_line_count_reg[9] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[7] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[8] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[6] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[5] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[3] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[4] ) is unused and will be removed from module CHAR_TOP.
WARNING: [Synth 8-3332] Sequential element (\SVGA_TIMING_GENERATION/char_column_count_reg[9] ) is unused and will be removed from module CHAR_TOP.
INFO: [Synth 8-4480] The timing for the instance \CHAR_DISPLAY/CHAR_GEN/CHAR_GEN_ROM/data_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.309 ; gain = 629.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 790.309 ; gain = 629.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 790.309 ; gain = 629.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 790.309 ; gain = 629.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CHAR_DPRAM    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CHAR_DPRAM |     1|
|2     |BIBUF      |   130|
|3     |BUFG       |     3|
|4     |LUT1       |    96|
|5     |LUT2       |    20|
|6     |LUT3       |    34|
|7     |LUT4       |    64|
|8     |LUT5       |   224|
|9     |LUT6       |   236|
|10    |MUXF7      |    60|
|11    |MUXF8      |    15|
|12    |PS7        |     1|
|13    |RAMB18E1   |     1|
|14    |FDCE       |    87|
|15    |FDPE       |     5|
|16    |IBUF       |     5|
|17    |OBUF       |    29|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------+------+
|      |Instance                   |Module                                     |Cells |
+------+---------------------------+-------------------------------------------+------+
|1     |top                        |                                           |  1026|
|2     |  CHAR_DISPLAY             |CHAR_DISPLAY                               |    49|
|3     |    CHAR_GEN               |CHAR_GEN                                   |    49|
|4     |      CHAR_GEN_ROM         |CHAR_GEN_ROM                               |     1|
|5     |  SVGA_TIMING_GENERATION   |SVGA_TIMING_GENERATION                     |   708|
|6     |  VIDEO_OUT                |VIDEO_OUT                                  |     7|
|7     |  system_wrapper_i         |system_wrapper                             |   221|
|8     |    system_i               |system                                     |   221|
|9     |      processing_system7_0 |system_processing_system7_0_0              |   221|
|10    |        inst               |processing_system7_v5_3_processing_system7 |   221|
+------+---------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 790.309 ; gain = 629.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 790.309 ; gain = 310.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 790.309 ; gain = 629.395
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'CHAR_DISPLAY/CHAR_GEN/CHAR_GEN_ROM/data_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 792.207 ; gain = 583.145
# write_checkpoint -noxdef CHAR_TOP.dcp
# catch { report_utilization -file CHAR_TOP_utilization_synth.rpt -pb CHAR_TOP_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 792.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 13:26:57 2015...
