// Seed: 3810660488
module module_0 ();
  reg id_1;
  initial @(posedge 1'b0) id_2 <= id_2;
  wire id_3 = -1;
  bit id_4, id_5, id_6;
  always
    if (-1)
      @(id_5) begin : LABEL_0
        id_4 <= 1;
        id_5 = -1'b0;
        begin : LABEL_0
          begin : LABEL_0
            id_1 <= 1;
            if (id_5);
            else;
          end
          foreach (id_7) id_4 <= 1;
        end
      end
endmodule
module module_1 #(
    parameter id_25 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_25 = 1;
  module_0 modCall_1 ();
  assign id_20 = id_4;
  string id_26, id_27, id_28 = "";
  initial id_15 <= -1;
  nor primCall (
      id_10,
      id_11,
      id_12,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_25,
      id_3,
      id_4,
      id_5,
      id_7,
      id_9
  );
  wire id_29;
endmodule
