LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
entity BCD_seven is
	port(
		cin: in std_logic_vector(3 downto 0);
		cout: out std_logic_vector(6 downto 0));
end BCD_seven;

architecture behave of BCD_seven is
begin
	
end behave;
		