<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='870' type='1'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='870'>///&lt; Register is known to be fully dead.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1470' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1483' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1507' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1520' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1540' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='254' u='r' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='887' u='r' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2583' u='r' c='_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='638' u='r' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp' l='60' u='r' c='_ZNK4llvm15Thumb1InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='380' u='r' c='_ZNK12_GLOBAL__N_112FixupLEAPass13optTwoAddrLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEbb'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='512' u='r' c='_ZN12_GLOBAL__N_112FixupLEAPass28processInstructionForSlowLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='564' u='r' c='_ZN12_GLOBAL__N_112FixupLEAPass25processInstrForSlow3OpLEAERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1131' u='r' c='_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE'/>
