# EDK MHS File
PARAMETER VERSION = 2.1.0

#System Ports
PORT mstr_clk_n  = mstr_clk_n,  DIR = I
PORT mstr_clk_p  = mstr_clk_p,  DIR = I
PORT dly_clk_n   = dly_clk_n,   DIR = I
PORT dly_clk_p   = dly_clk_p,   DIR = I
PORT aux_clk_0_n = aux_clk_0_n, DIR = I
PORT aux_clk_0_p = aux_clk_0_p, DIR = I
PORT aux_clk_1_n = aux_clk_1_n, DIR = I
PORT aux_clk_1_p = aux_clk_1_p, DIR = I

#EPB Ports
PORT epb_clk_buf = epb_clk_buf, DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
#PORT epb_blast_n = epb_blast_n, DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

#
# MGT signals
#

PORT mgt_ref_clk_top_n    = xaui2_ref_clk_n, DIR = I
PORT mgt_ref_clk_top_p    = xaui2_ref_clk_p, DIR = I
PORT mgt_ref_clk_bottom_n = xaui0_ref_clk_n, DIR = I
PORT mgt_ref_clk_bottom_p = xaui0_ref_clk_p, DIR = I
PORT mgt_rx_top_1_n       = xaui3_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_top_1_p       = xaui3_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_top_1_n       = xaui3_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_top_1_p       = xaui3_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_top_0_n       = xaui2_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_top_0_p       = xaui2_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_top_0_n       = xaui2_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_top_0_p       = xaui2_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_bottom_1_n    = xaui1_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_bottom_1_p    = xaui1_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_bottom_1_n    = xaui1_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_bottom_1_p    = xaui1_mgt_tx_p,  DIR = O, VEC = [3:0]
PORT mgt_rx_bottom_0_n    = xaui0_mgt_rx_n,  DIR = I, VEC = [3:0]
PORT mgt_rx_bottom_0_p    = xaui0_mgt_rx_p,  DIR = I, VEC = [3:0]
PORT mgt_tx_bottom_0_n    = xaui0_mgt_tx_n,  DIR = O, VEC = [3:0]
PORT mgt_tx_bottom_0_p    = xaui0_mgt_tx_p,  DIR = O, VEC = [3:0]

#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')#PORT adc0_adc3wire_clk = adc0_adc3wire_clk, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')#PORT adc0_adc3wire_data = adc0_adc3wire_data, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')#PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')#PORT adc0_modepin = adc0_modepin, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')#PORT adc1_adc3wire_clk = adc1_adc3wire_clk, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')#PORT adc1_adc3wire_data = adc1_adc3wire_data, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')#PORT adc1_adc3wire_strobe = adc1_adc3wire_strobe, DIR = O
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')#PORT adc1_modepin = adc1_modepin, DIR = O

BEGIN infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PORT mstr_clk_n    = mstr_clk_n
  PORT mstr_clk_p    = mstr_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux_clk_0_n   = aux_clk_0_n
  PORT aux_clk_0_p   = aux_clk_0_p
  PORT aux_clk_1_n   = aux_clk_1_n
  PORT aux_clk_1_p   = aux_clk_1_p
  PORT epb_clk_buf   = epb_clk_buf
  PORT mstr_clk      = mstr_clk
  PORT dly_clk       = dly_clk
  PORT aux_clk_0     = aux_clk_0
  PORT aux_clk_1     = aux_clk_1
  PORT epb_clk       = sys_clk
  PORT epb_clk90     = sys_clk90
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = sys_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PORT SYS_Rst = sys_reset
  PORT OPB_Clk = sys_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk = sys_clk
  PORT sys_reset     = sys_reset
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy
  PORT debug         = ""
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN xaui_infrastructure
  PARAMETER INSTANCE   = xaui_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'0') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'0')#  PARAMETER DISABLE_0 = 0
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'1') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'1')#  PARAMETER DISABLE_1 = 0
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'2') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'2')#  PARAMETER DISABLE_2 = 0
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'3') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'3')#  PARAMETER DISABLE_3 = 0
  PORT mgt_refclk_t_n = xaui2_ref_clk_n
  PORT mgt_refclk_t_p = xaui2_ref_clk_p
  PORT mgt_refclk_b_n = xaui0_ref_clk_n
  PORT mgt_refclk_b_p = xaui0_ref_clk_p
  PORT mgt_rx_t1_n  = xaui3_mgt_rx_n
  PORT mgt_rx_t1_p  = xaui3_mgt_rx_p
  PORT mgt_tx_t1_n  = xaui3_mgt_tx_n
  PORT mgt_tx_t1_p  = xaui3_mgt_tx_p
  PORT mgt_rx_t0_n  = xaui2_mgt_rx_n
  PORT mgt_rx_t0_p  = xaui2_mgt_rx_p
  PORT mgt_tx_t0_n  = xaui2_mgt_tx_n
  PORT mgt_tx_t0_p  = xaui2_mgt_tx_p
  PORT mgt_rx_b1_n  = xaui1_mgt_rx_n
  PORT mgt_rx_b1_p  = xaui1_mgt_rx_p
  PORT mgt_tx_b1_n  = xaui1_mgt_tx_n
  PORT mgt_tx_b1_p  = xaui1_mgt_tx_p
  PORT mgt_rx_b0_n  = xaui0_mgt_rx_n
  PORT mgt_rx_b0_p  = xaui0_mgt_rx_p
  PORT mgt_tx_b0_n  = xaui0_mgt_tx_n
  PORT mgt_tx_b0_p  = xaui0_mgt_tx_p
#IF# strcmp(get(b,'type'),'xps_xaui') || strcmp(get(b,'type'),'xps_tengbe')# PORT mgt_clk = mgt_clk
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'0') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'0')#  BUS_INTERFACE XAUI_SYS_0 = xaui_sys0
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'1') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'1')#  BUS_INTERFACE XAUI_SYS_1 = xaui_sys1
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'2') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'2')#  BUS_INTERFACE XAUI_SYS_2 = xaui_sys2
#IF# strcmp(get(b,'type'),'xps_xaui') && strcmp(get(b,'port'),'3') || strcmp(get(b,'type'),'xps_tengbe') && strcmp(get(b,'port'),'3')#  BUS_INTERFACE XAUI_SYS_2 = xaui_sys3
END

#IF# strcmp(get(b,'type'),'xps_adc')#BEGIN opb_adccontroller
#IF# strcmp(get(b,'type'),'xps_adc')# PARAMETER INSTANCE = opb_adccontroller_0
#IF# strcmp(get(b,'type'),'xps_adc')# PARAMETER HW_VER = 1.00.a
#IF# strcmp(get(b,'type'),'xps_adc')# PARAMETER C_BASEADDR = 0x0000de00
#IF# strcmp(get(b,'type'),'xps_adc')# PARAMETER C_HIGHADDR = 0x0000deff
#IF# strcmp(get(b,'type'),'xps_adc')# BUS_INTERFACE SOPB = opb0
#IF# strcmp(get(b,'type'),'xps_adc')# PORT OPB_Clk = sys_clk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_adc3wire_clk = adc0_adc3wire_clk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_adc3wire_data = adc0_adc3wire_data
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_modepin = adc0_modepin
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_ddrb = adc0_ddrb
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_adc3wire_clk = adc1_adc3wire_clk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_adc3wire_data = adc1_adc3wire_data
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_adc3wire_strobe = adc1_adc3wire_strobe
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_modepin = adc1_modepin
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_ddrb = adc1_ddrb
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_psclk = adc0_psclk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_psen = adc0_psen
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_psincdec = adc0_psincdec
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc0')# PORT adc0_clk = adc0_clk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_psclk = adc1_psclk
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_psen = adc1_psen
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_psincdec = adc1_psincdec
#IF# strcmp(get(b,'type'),'xps_adc') && strcmp(get(b,'hw_adc'),'adc1')# PORT adc1_clk = adc1_clk
#IF# strcmp(get(b,'type'),'xps_adc')#END
#IF# strcmp(get(b,'type'),'xps_adc')#
