{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@91:101@HdlIdDef", "    \n    // internal clocks and resets\n    \n    wire              dac_rst;\n    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n"], "Clone Blocks": [["hdl/library/axi_mc_controller/axi_mc_controller.v@103:113", "//------------------------------------------------------------------------------\n// internal clocks & resets\n\nwire            adc_rst;\nwire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@93:103", "\n\n  // internal clocks and resets\n\n  wire                                    dac_rst;\n  wire                                    up_clk;\n  wire                                    up_rstn;\n\n  // internal signals\n\n  wire    [255:0]                         tx_data_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@91:101", "\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_00_s;\n  wire    [ 15:0]   dac_data_01_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@101:111", "\n  // internal clocks & resets\n\n  wire            up_rstn;\n  wire            up_clk;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n  wire            adc_or_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@95:105", "\n// internal clocks & resets\n\nwire            adc_rst;\nwire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@90:100", "    \n    \n    // internal clocks and resets\n    \n    wire              dac_rst;\n    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@87:97", "\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_0_0_s;\n  wire    [ 15:0]   dac_data_0_1_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@96:106", "\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@94:104", "\n  // internal clocks and resets\n\n  wire                                    dac_rst;\n  wire                                    up_clk;\n  wire                                    up_rstn;\n\n  // internal signals\n\n  wire    [255:0]                         tx_data_s;\n  wire    [ 15:0]                         dac_data_0_0_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@109:119", "\n  // reset and clocks\n\n  wire            up_rstn;\n  wire            up_clk;\n  wire            hdmi_rst;\n  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n"]], "Diff Content": {"Delete": [[96, "    wire              up_rstn;\n"]], "Add": []}}