# Sun Jul 10 21:18:04 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1NBCJI9

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)

Reading constraint file: C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\synthesis.fdc
@L: C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_scck.rpt 
See clock summary report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_scck.rpt"
@W: BN544 :"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":9:0:9:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 131MB)

@N: FX1171 :"c:\users\constantin\documents\vhdlsoundchip\hdl\spi_slave.vhd":159:8:159:9|Found instance SPI_SLAVE_0.shreg_busy with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist soundchip 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 166MB)



Clock Summary
******************

          Start                                             Requested     Requested     Clock        Clock                     Clock
Level     Clock                                             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      20.000        declared     default_clkgroup          2    
                                                                                                                                    
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                    
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     70   
                                                                                                                                    
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     47   
                                                                                                                                    
0 -       SPI_SLAVE|DOUT_VLD_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     32   
====================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                        Clock Pin                                       Non-clock Pin                Non-clock Pin                                               
Clock                                             Load      Pin                                                           Seq Example                                     Seq Example                  Comb Example                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         2         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0.C     -                            OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                   
System                                            0         -                                                             -                                               -                            -                                                           
                                                                                                                                                                                                                                                                   
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     70        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                         dac_1.SIGMA_ADDER_0.sigma_register[17:0].C      -                            FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)                        
                                                                                                                                                                                                                                                                   
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     47        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         SPI_SLAVE_0.cs_n_meta.C                         -                            FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                        
                                                                                                                                                                                                                                                                   
SPI_SLAVE|DOUT_VLD_inferred_clock                 32        SPI_SLAVE_0.DOUT_VLD.OUT(and)                                 data_receiver_0.data_left[15:0].C               SPI_SLAVE_0.shreg_busy.E     SPI_SLAVE_0.data_shreg_p\.data_shreg_3[31:0].SEL(mux)       
===================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\spi_slave.vhd":111:8:111:9|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 47 sequential elements including SPI_SLAVE_0.bit_cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\delta_adder.vhd":41:2:41:3|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 70 sequential elements including dac_0.DELTA_ADDER_0.data_out_1[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\data_receiver.vhd":38:8:38:9|Found inferred clock SPI_SLAVE|DOUT_VLD_inferred_clock which controls 32 sequential elements including data_receiver_0.data_right[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 168MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 168MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 86MB peak: 169MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Jul 10 21:18:06 2022

###########################################################]
