

================================================================
== Vivado HLS Report for 'sha512_update_32_1'
================================================================
* Date:           Sat Jun  3 22:30:08 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	21  / (tmp)
	2  / (!tmp)
2 --> 
	3  / (!tmp_1)
	21  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	18  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	10  / (exitcond3)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	11  / true
11 --> 
	17  / (!tmp_s)
	12  / (tmp_s)
12 --> 
	13  / (!exitcond2)
	14  / (exitcond2)
13 --> 
	12  / true
14 --> 
	15  / true
15 --> 
	16  / (!exitcond)
	17  / (exitcond)
16 --> 
	15  / true
17 --> 
	2  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty (8)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %in_r, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

ST_1: in_offset_read (9)  [1/1] 0.00ns
:1  %in_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %in_offset)

ST_1: md_curlen_read_1 (10)  [1/1] 0.00ns
:2  %md_curlen_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_curlen_read)

ST_1: md_length_read_1 (11)  [1/1] 0.00ns
:3  %md_length_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_length_read)

ST_1: in_offset_cast1 (12)  [1/1] 0.00ns
:4  %in_offset_cast1 = zext i7 %in_offset_read to i64

ST_1: temp_buf (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:311
:5  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_28 (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:300
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str8, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_29 (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:301
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str210, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_30 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:302
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str311, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_31 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:303
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str412, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_32 (18)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:304
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str513, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_33 (19)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:305
:11  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_34 (20)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:306
:12  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str715, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: tmp (21)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:315
:13  %tmp = icmp ugt i64 %md_curlen_read_1, 128

ST_1: StgValue_36 (22)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:315
:14  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: p_01_idx (24)  [1/1] 0.00ns
.backedge.preheader:0  %p_01_idx = alloca i64

ST_1: inlen (25)  [1/1] 0.00ns
.backedge.preheader:1  %inlen = alloca i64

ST_1: md_length (26)  [1/1] 0.00ns
.backedge.preheader:2  %md_length = alloca i64

ST_1: md_curlen (27)  [1/1] 0.00ns
.backedge.preheader:3  %md_curlen = alloca i64

ST_1: in_offset_cast (28)  [1/1] 0.00ns
.backedge.preheader:4  %in_offset_cast = zext i7 %in_offset_read to i8

ST_1: StgValue_42 (29)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:298
.backedge.preheader:5  store i64 %md_curlen_read_1, i64* %md_curlen

ST_1: StgValue_43 (30)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:298
.backedge.preheader:6  store i64 %md_length_read_1, i64* %md_length

ST_1: StgValue_44 (31)  [1/1] 0.67ns
.backedge.preheader:7  store i64 32, i64* %inlen

ST_1: StgValue_45 (32)  [1/1] 0.67ns
.backedge.preheader:8  store i64 0, i64* %p_01_idx

ST_1: StgValue_46 (33)  [1/1] 0.00ns
.backedge.preheader:9  br label %.backedge


 <State 2>: 0.66ns
ST_2: inlen_load (35)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:325
.backedge:0  %inlen_load = load i64* %inlen

ST_2: md_length_load (36)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:323
.backedge:1  %md_length_load = load i64* %md_length

ST_2: md_curlen_load (37)  [1/1] 0.00ns
.backedge:2  %md_curlen_load = load i64* %md_curlen

ST_2: tmp_1 (38)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:318
.backedge:3  %tmp_1 = icmp eq i64 %inlen_load, 0

ST_2: StgValue_51 (39)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:318
.backedge:4  br i1 %tmp_1, label %.loopexit.loopexit, label %1

ST_2: StgValue_52 (137)  [1/1] 0.66ns
.loopexit.loopexit:0  br label %.loopexit


 <State 3>: 0.64ns
ST_3: tmp_2 (41)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:319
:0  %tmp_2 = icmp eq i64 %md_curlen_load, 0


 <State 4>: 1.41ns
ST_4: tmp_3 (42)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:319
:1  %tmp_3 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (43)  [1/1] 0.80ns  loc: ed25519_ref/src/sha512.c:319
:2  %icmp = icmp ne i57 %tmp_3, 0

ST_4: or_cond (44)  [1/1] 0.05ns  loc: ed25519_ref/src/sha512.c:319
:3  %or_cond = and i1 %tmp_2, %icmp

ST_4: StgValue_57 (45)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:319
:4  br i1 %or_cond, label %2, label %._crit_edge

ST_4: p_01_idx_load (123)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:324
:0  %p_01_idx_load = load i64* %p_01_idx

ST_4: sum3 (124)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:324
:1  %sum3 = add i64 %in_offset_cast1, %p_01_idx_load

ST_4: StgValue_60 (125)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:320
:2  call fastcc void @sha512_compress_32([8 x i64]* %md_state, [64 x i8]* %in_r, i64 %sum3)

ST_4: StgValue_61 (129)  [1/1] 0.67ns
:6  store i64 0, i64* %md_curlen


 <State 5>: 2.14ns
ST_5: tmp_6 (47)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:327
._crit_edge:0  %tmp_6 = sub i64 128, %md_curlen_load

ST_5: tmp_7 (48)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:327
._crit_edge:1  %tmp_7 = icmp ult i64 %inlen_load, %tmp_6

ST_5: n (49)  [1/1] 0.08ns  loc: ed25519_ref/src/sha512.c:327
._crit_edge:2  %n = select i1 %tmp_7, i64 %inlen_load, i64 %tmp_6

ST_5: StgValue_65 (50)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:329
._crit_edge:3  br label %3


 <State 6>: 1.41ns
ST_6: i (52)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_1, %4 ]

ST_6: tmp_12 (53)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:329
:1  %tmp_12 = trunc i64 %i to i9

ST_6: tmp_13 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:329
:2  %tmp_13 = trunc i64 %i to i8

ST_6: exitcond3 (55)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:329
:3  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_1 (56)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:329
:4  %i_1 = add i64 1, %i

ST_6: StgValue_71 (57)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:329
:5  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.09ns
ST_7: tmp1 (60)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:329
:1  %tmp1 = add i8 %tmp_13, %in_offset_cast

ST_7: tmp_15 (66)  [1/1] 0.00ns
:7  %tmp_15 = trunc i64 %md_curlen_load to i9


 <State 8>: 1.77ns
ST_8: p_01_idx_load_2 (59)  [1/1] 0.00ns
:0  %p_01_idx_load_2 = load i64* %p_01_idx

ST_8: tmp_14 (61)  [1/1] 0.00ns
:2  %tmp_14 = trunc i64 %p_01_idx_load_2 to i8

ST_8: sum2 (62)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:329
:3  %sum2 = add i8 %tmp1, %tmp_14

ST_8: sum2_cast (63)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:329
:4  %sum2_cast = zext i8 %sum2 to i64

ST_8: in_addr (64)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:330
:5  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_8: in_load (65)  [2/2] 0.68ns  loc: ed25519_ref/src/sha512.c:330
:6  %in_load = load i8* %in_addr, align 1


 <State 9>: 1.68ns
ST_9: in_load (65)  [1/2] 0.68ns  loc: ed25519_ref/src/sha512.c:330
:6  %in_load = load i8* %in_addr, align 1

ST_9: tmp_5 (67)  [1/1] 1.10ns  loc: ed25519_ref/src/sha512.c:330
:8  %tmp_5 = add i9 %tmp_15, %tmp_12

ST_9: tmp_5_cast (68)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:330
:9  %tmp_5_cast = zext i9 %tmp_5 to i64

ST_9: md_buf_addr (69)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:330
:10  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_5_cast

ST_9: StgValue_84 (70)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:330
:11  store i8 %in_load, i8* %md_buf_addr, align 1

ST_9: StgValue_85 (71)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:329
:12  br label %3


 <State 10>: 1.41ns
ST_10: tmp_8 (74)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:334
:1  %tmp_8 = add i64 %n, %md_curlen_load


 <State 11>: 2.09ns
ST_11: p_01_idx_load_1 (73)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:335
:0  %p_01_idx_load_1 = load i64* %p_01_idx

ST_11: p_01_idx9 (75)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:335
:2  %p_01_idx9 = add i64 %n, %p_01_idx_load_1

ST_11: inlen_2 (76)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:336
:3  %inlen_2 = sub i64 %inlen_load, %n

ST_11: tmp_s (77)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:337
:4  %tmp_s = icmp eq i64 %tmp_8, 128

ST_11: StgValue_91 (78)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:337
:5  br i1 %tmp_s, label %.preheader5.preheader, label %.backedge.backedge.pre

ST_11: StgValue_92 (80)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:334
.backedge.backedge.pre:0  store i64 %tmp_8, i64* %md_curlen

ST_11: StgValue_93 (81)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:336
.backedge.backedge.pre:1  store i64 %inlen_2, i64* %inlen

ST_11: StgValue_94 (82)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:335
.backedge.backedge.pre:2  store i64 %p_01_idx9, i64* %p_01_idx

ST_11: StgValue_95 (83)  [1/1] 0.00ns
.backedge.backedge.pre:3  br label %.backedge.backedge

ST_11: StgValue_96 (85)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:338
.preheader5.preheader:0  br label %.preheader5


 <State 12>: 1.09ns
ST_12: temp_index (87)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_2, %6 ], [ 0, %.preheader5.preheader ]

ST_12: exitcond2 (88)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:338
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_12: empty_19 (89)  [1/1] 0.00ns
.preheader5:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_12: temp_index_2 (90)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:338
.preheader5:3  %temp_index_2 = add i8 %temp_index, 1

ST_12: StgValue_101 (91)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:338
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_12: tmp_9 (93)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:339
:0  %tmp_9 = zext i8 %temp_index to i64

ST_12: md_buf_addr_1 (94)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:339
:1  %md_buf_addr_1 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_9

ST_12: md_buf_load (95)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:339
:2  %md_buf_load = load i8* %md_buf_addr_1, align 1

ST_12: StgValue_105 (100)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:341
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)


 <State 13>: 1.14ns
ST_13: md_buf_load (95)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:339
:2  %md_buf_load = load i8* %md_buf_addr_1, align 1

ST_13: temp_buf_addr (96)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:339
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_9

ST_13: StgValue_108 (97)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:339
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_13: StgValue_109 (98)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:338
:5  br label %.preheader5


 <State 14>: 0.66ns
ST_14: StgValue_110 (100)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:341
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)

ST_14: StgValue_111 (101)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:341
:1  br label %.preheader


 <State 15>: 1.09ns
ST_15: temp_index_1 (103)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_3, %8 ], [ 0, %7 ]

ST_15: exitcond (104)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:344
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_15: empty_20 (105)  [1/1] 0.00ns
.preheader:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_15: temp_index_3 (106)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:344
.preheader:3  %temp_index_3 = add i8 %temp_index_1, 1

ST_15: StgValue_116 (107)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:344
.preheader:4  br i1 %exitcond, label %9, label %8

ST_15: tmp_11 (109)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:345
:0  %tmp_11 = zext i8 %temp_index_1 to i64

ST_15: temp_buf_addr_1 (110)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:345
:1  %temp_buf_addr_1 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_11

ST_15: temp_buf_load (111)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:345
:2  %temp_buf_load = load i8* %temp_buf_addr_1, align 1

ST_15: StgValue_120 (117)  [1/1] 0.67ns
:1  store i64 0, i64* %md_curlen

ST_15: StgValue_121 (119)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:336
:3  store i64 %inlen_2, i64* %inlen

ST_15: StgValue_122 (120)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:335
:4  store i64 %p_01_idx9, i64* %p_01_idx


 <State 16>: 1.14ns
ST_16: temp_buf_load (111)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:345
:2  %temp_buf_load = load i8* %temp_buf_addr_1, align 1

ST_16: md_buf_addr_2 (112)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:345
:3  %md_buf_addr_2 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_11

ST_16: StgValue_125 (113)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:345
:4  store i8 %temp_buf_load, i8* %md_buf_addr_2, align 1

ST_16: StgValue_126 (114)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:344
:5  br label %.preheader


 <State 17>: 2.09ns
ST_17: tmp_10 (116)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:347
:0  %tmp_10 = add i64 %md_length_load, 1024

ST_17: StgValue_128 (118)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:347
:2  store i64 %tmp_10, i64* %md_length

ST_17: StgValue_129 (121)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:349
:5  br label %.backedge.backedge

ST_17: StgValue_130 (135)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge


 <State 18>: 2.09ns
ST_18: StgValue_131 (125)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:320
:2  call fastcc void @sha512_compress_32([8 x i64]* %md_state, [64 x i8]* %in_r, i64 %sum3)

ST_18: tmp_4 (126)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:323
:3  %tmp_4 = add i64 %md_length_load, 1024

ST_18: StgValue_133 (130)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:323
:7  store i64 %tmp_4, i64* %md_length


 <State 19>: 2.09ns
ST_19: p_01_idx8 (127)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:324
:4  %p_01_idx8 = add i64 %p_01_idx_load, 128

ST_19: StgValue_135 (132)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:324
:9  store i64 %p_01_idx8, i64* %p_01_idx


 <State 20>: 2.09ns
ST_20: inlen_1 (128)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:325
:5  %inlen_1 = add i64 %inlen_load, -128

ST_20: StgValue_137 (131)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:325
:8  store i64 %inlen_1, i64* %inlen

ST_20: StgValue_138 (133)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:326
:10  br label %.backedge.backedge


 <State 21>: 0.00ns
ST_21: md_length_2 (139)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:323
.loopexit:0  %md_length_2 = phi i64 [ %md_length_read_1, %0 ], [ %md_length_load, %.loopexit.loopexit ]

ST_21: md_curlen_2 (140)  [1/1] 0.00ns
.loopexit:1  %md_curlen_2 = phi i64 [ %md_curlen_read_1, %0 ], [ %md_curlen_load, %.loopexit.loopexit ]

ST_21: mrv (141)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:323
.loopexit:2  %mrv = insertvalue { i64, i64 } undef, i64 %md_length_2, 0

ST_21: mrv_1 (142)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:323
.loopexit:3  %mrv_1 = insertvalue { i64, i64 } %mrv, i64 %md_curlen_2, 1

ST_21: StgValue_143 (143)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:323
.loopexit:4  ret { i64, i64 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	wire read on port 'md_curlen_read' [10]  (0 ns)
	'icmp' operation ('tmp', ed25519_ref/src/sha512.c:315) [21]  (0.642 ns)
	multiplexor before 'phi' operation ('md_length_2', ed25519_ref/src/sha512.c:323) with incoming values : ('md.length') ('md_length_load', ed25519_ref/src/sha512.c:323) [139]  (0.656 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'load' operation ('md_length_load', ed25519_ref/src/sha512.c:323) on local variable 'md.length' [36]  (0 ns)
	multiplexor before 'phi' operation ('md_length_2', ed25519_ref/src/sha512.c:323) with incoming values : ('md.length') ('md_length_load', ed25519_ref/src/sha512.c:323) [139]  (0.656 ns)

 <State 3>: 0.642ns
The critical path consists of the following:
	'icmp' operation ('tmp_2', ed25519_ref/src/sha512.c:319) [41]  (0.642 ns)

 <State 4>: 1.41ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load', ed25519_ref/src/sha512.c:324) on local variable 'p_01_idx' [123]  (0 ns)
	'add' operation ('sum3', ed25519_ref/src/sha512.c:324) [124]  (1.41 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'sub' operation ('tmp_6', ed25519_ref/src/sha512.c:327) [47]  (1.41 ns)
	'icmp' operation ('tmp_7', ed25519_ref/src/sha512.c:327) [48]  (0.642 ns)
	'select' operation ('n', ed25519_ref/src/sha512.c:327) [49]  (0.081 ns)

 <State 6>: 1.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sha512.c:329) [52]  (0 ns)
	'add' operation ('i', ed25519_ref/src/sha512.c:329) [56]  (1.41 ns)

 <State 7>: 1.09ns
The critical path consists of the following:
	'add' operation ('tmp1', ed25519_ref/src/sha512.c:329) [60]  (1.09 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load_2') on local variable 'p_01_idx' [59]  (0 ns)
	'add' operation ('sum2', ed25519_ref/src/sha512.c:329) [62]  (1.09 ns)
	'getelementptr' operation ('in_addr', ed25519_ref/src/sha512.c:330) [64]  (0 ns)
	'load' operation ('in_load', ed25519_ref/src/sha512.c:330) on array 'in_r' [65]  (0.677 ns)

 <State 9>: 1.68ns
The critical path consists of the following:
	'add' operation ('tmp_5', ed25519_ref/src/sha512.c:330) [67]  (1.1 ns)
	'getelementptr' operation ('md_buf_addr', ed25519_ref/src/sha512.c:330) [69]  (0 ns)
	'store' operation (ed25519_ref/src/sha512.c:330) of variable 'in_load', ed25519_ref/src/sha512.c:330 on array 'md_buf' [70]  (0.571 ns)

 <State 10>: 1.41ns
The critical path consists of the following:
	'add' operation ('tmp_8', ed25519_ref/src/sha512.c:334) [74]  (1.41 ns)

 <State 11>: 2.09ns
The critical path consists of the following:
	'load' operation ('p_01_idx_load_1', ed25519_ref/src/sha512.c:335) on local variable 'p_01_idx' [73]  (0 ns)
	'add' operation ('p_01_idx9', ed25519_ref/src/sha512.c:335) [75]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:335) of variable 'p_01_idx9', ed25519_ref/src/sha512.c:335 on local variable 'p_01_idx' [82]  (0.675 ns)

 <State 12>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:338) [87]  (0 ns)
	'add' operation ('temp_index', ed25519_ref/src/sha512.c:338) [90]  (1.09 ns)

 <State 13>: 1.14ns
The critical path consists of the following:
	'load' operation ('md_buf_load', ed25519_ref/src/sha512.c:339) on array 'md_buf' [95]  (0.571 ns)
	'store' operation (ed25519_ref/src/sha512.c:339) of variable 'md_buf_load', ed25519_ref/src/sha512.c:339 on array 'temp_buf', ed25519_ref/src/sha512.c:311 [97]  (0.571 ns)

 <State 14>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:344) [103]  (0.656 ns)

 <State 15>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519_ref/src/sha512.c:344) [103]  (0 ns)
	'add' operation ('temp_index', ed25519_ref/src/sha512.c:344) [106]  (1.09 ns)

 <State 16>: 1.14ns
The critical path consists of the following:
	'load' operation ('temp_buf_load', ed25519_ref/src/sha512.c:345) on array 'temp_buf', ed25519_ref/src/sha512.c:311 [111]  (0.571 ns)
	'store' operation (ed25519_ref/src/sha512.c:345) of variable 'temp_buf_load', ed25519_ref/src/sha512.c:345 on array 'md_buf' [113]  (0.571 ns)

 <State 17>: 2.09ns
The critical path consists of the following:
	'add' operation ('tmp_10', ed25519_ref/src/sha512.c:347) [116]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:347) of variable 'tmp_10', ed25519_ref/src/sha512.c:347 on local variable 'md.length' [118]  (0.675 ns)

 <State 18>: 2.09ns
The critical path consists of the following:
	'add' operation ('tmp_4', ed25519_ref/src/sha512.c:323) [126]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:323) of variable 'tmp_4', ed25519_ref/src/sha512.c:323 on local variable 'md.length' [130]  (0.675 ns)

 <State 19>: 2.09ns
The critical path consists of the following:
	'add' operation ('p_01_idx8', ed25519_ref/src/sha512.c:324) [127]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:324) of variable 'p_01_idx8', ed25519_ref/src/sha512.c:324 on local variable 'p_01_idx' [132]  (0.675 ns)

 <State 20>: 2.09ns
The critical path consists of the following:
	'add' operation ('inlen', ed25519_ref/src/sha512.c:325) [128]  (1.41 ns)
	'store' operation (ed25519_ref/src/sha512.c:325) of variable 'inlen', ed25519_ref/src/sha512.c:325 on local variable 'inlen' [131]  (0.675 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
