<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="adc_ready"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_vc_ready"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_dds_ready"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RST_DAC_DDS_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RST_ADC_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RST_DAC_VC_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[47]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[46]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[45]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[44]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[43]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[42]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[41]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[40]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[39]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[38]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[37]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[36]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[35]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[34]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[33]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[32]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[31]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[30]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[29]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[28]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[27]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[26]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[25]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[24]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[23]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[22]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[21]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[20]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[19]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[18]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[17]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[16]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[15]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[14]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[13]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[12]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[11]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[10]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[9]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[8]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[7]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[6]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[5]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[4]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[3]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[2]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[1]"/>
        <net name="DAC_DDS_CARRIER_FREQ_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="DAC_DDS_FSC_CURRENT_VIO[9]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[8]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[7]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[6]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[5]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[4]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[3]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[2]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[1]"/>
        <net name="DAC_DDS_FSC_CURRENT_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="VIO_DAC1_FSC[9]"/>
        <net name="VIO_DAC1_FSC[8]"/>
        <net name="VIO_DAC1_FSC[7]"/>
        <net name="VIO_DAC1_FSC[6]"/>
        <net name="VIO_DAC1_FSC[5]"/>
        <net name="VIO_DAC1_FSC[4]"/>
        <net name="VIO_DAC1_FSC[3]"/>
        <net name="VIO_DAC1_FSC[2]"/>
        <net name="VIO_DAC1_FSC[1]"/>
        <net name="VIO_DAC1_FSC[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="VIO_DAC1_MODE[1]"/>
        <net name="VIO_DAC1_MODE[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="VIO_DAC2_FSC[9]"/>
        <net name="VIO_DAC2_FSC[8]"/>
        <net name="VIO_DAC2_FSC[7]"/>
        <net name="VIO_DAC2_FSC[6]"/>
        <net name="VIO_DAC2_FSC[5]"/>
        <net name="VIO_DAC2_FSC[4]"/>
        <net name="VIO_DAC2_FSC[3]"/>
        <net name="VIO_DAC2_FSC[2]"/>
        <net name="VIO_DAC2_FSC[1]"/>
        <net name="VIO_DAC2_FSC[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="VIO_DAC2_MODE[1]"/>
        <net name="VIO_DAC2_MODE[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ADC_TO_TEST_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="u_vio_2"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="VIO_DAC1_DC[15]"/>
        <net name="VIO_DAC1_DC[14]"/>
        <net name="VIO_DAC1_DC[13]"/>
        <net name="VIO_DAC1_DC[12]"/>
        <net name="VIO_DAC1_DC[11]"/>
        <net name="VIO_DAC1_DC[10]"/>
        <net name="VIO_DAC1_DC[9]"/>
        <net name="VIO_DAC1_DC[8]"/>
        <net name="VIO_DAC1_DC[7]"/>
        <net name="VIO_DAC1_DC[6]"/>
        <net name="VIO_DAC1_DC[5]"/>
        <net name="VIO_DAC1_DC[4]"/>
        <net name="VIO_DAC1_DC[3]"/>
        <net name="VIO_DAC1_DC[2]"/>
        <net name="VIO_DAC1_DC[1]"/>
        <net name="VIO_DAC1_DC[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RESET_DDS_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="DDS_MODE_VIO[3]"/>
        <net name="DDS_MODE_VIO[2]"/>
        <net name="DDS_MODE_VIO[1]"/>
        <net name="DDS_MODE_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DDS_FIN_MHz_VIO[15]"/>
        <net name="DDS_FIN_MHz_VIO[14]"/>
        <net name="DDS_FIN_MHz_VIO[13]"/>
        <net name="DDS_FIN_MHz_VIO[12]"/>
        <net name="DDS_FIN_MHz_VIO[11]"/>
        <net name="DDS_FIN_MHz_VIO[10]"/>
        <net name="DDS_FIN_MHz_VIO[9]"/>
        <net name="DDS_FIN_MHz_VIO[8]"/>
        <net name="DDS_FIN_MHz_VIO[7]"/>
        <net name="DDS_FIN_MHz_VIO[6]"/>
        <net name="DDS_FIN_MHz_VIO[5]"/>
        <net name="DDS_FIN_MHz_VIO[4]"/>
        <net name="DDS_FIN_MHz_VIO[3]"/>
        <net name="DDS_FIN_MHz_VIO[2]"/>
        <net name="DDS_FIN_MHz_VIO[1]"/>
        <net name="DDS_FIN_MHz_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DDS_FIN_HEX_VIO[31]"/>
        <net name="DDS_FIN_HEX_VIO[30]"/>
        <net name="DDS_FIN_HEX_VIO[29]"/>
        <net name="DDS_FIN_HEX_VIO[28]"/>
        <net name="DDS_FIN_HEX_VIO[27]"/>
        <net name="DDS_FIN_HEX_VIO[26]"/>
        <net name="DDS_FIN_HEX_VIO[25]"/>
        <net name="DDS_FIN_HEX_VIO[24]"/>
        <net name="DDS_FIN_HEX_VIO[23]"/>
        <net name="DDS_FIN_HEX_VIO[22]"/>
        <net name="DDS_FIN_HEX_VIO[21]"/>
        <net name="DDS_FIN_HEX_VIO[20]"/>
        <net name="DDS_FIN_HEX_VIO[19]"/>
        <net name="DDS_FIN_HEX_VIO[18]"/>
        <net name="DDS_FIN_HEX_VIO[17]"/>
        <net name="DDS_FIN_HEX_VIO[16]"/>
        <net name="DDS_FIN_HEX_VIO[15]"/>
        <net name="DDS_FIN_HEX_VIO[14]"/>
        <net name="DDS_FIN_HEX_VIO[13]"/>
        <net name="DDS_FIN_HEX_VIO[12]"/>
        <net name="DDS_FIN_HEX_VIO[11]"/>
        <net name="DDS_FIN_HEX_VIO[10]"/>
        <net name="DDS_FIN_HEX_VIO[9]"/>
        <net name="DDS_FIN_HEX_VIO[8]"/>
        <net name="DDS_FIN_HEX_VIO[7]"/>
        <net name="DDS_FIN_HEX_VIO[6]"/>
        <net name="DDS_FIN_HEX_VIO[5]"/>
        <net name="DDS_FIN_HEX_VIO[4]"/>
        <net name="DDS_FIN_HEX_VIO[3]"/>
        <net name="DDS_FIN_HEX_VIO[2]"/>
        <net name="DDS_FIN_HEX_VIO[1]"/>
        <net name="DDS_FIN_HEX_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DDS_FREQHOPSPEED_VIO[31]"/>
        <net name="DDS_FREQHOPSPEED_VIO[30]"/>
        <net name="DDS_FREQHOPSPEED_VIO[29]"/>
        <net name="DDS_FREQHOPSPEED_VIO[28]"/>
        <net name="DDS_FREQHOPSPEED_VIO[27]"/>
        <net name="DDS_FREQHOPSPEED_VIO[26]"/>
        <net name="DDS_FREQHOPSPEED_VIO[25]"/>
        <net name="DDS_FREQHOPSPEED_VIO[24]"/>
        <net name="DDS_FREQHOPSPEED_VIO[23]"/>
        <net name="DDS_FREQHOPSPEED_VIO[22]"/>
        <net name="DDS_FREQHOPSPEED_VIO[21]"/>
        <net name="DDS_FREQHOPSPEED_VIO[20]"/>
        <net name="DDS_FREQHOPSPEED_VIO[19]"/>
        <net name="DDS_FREQHOPSPEED_VIO[18]"/>
        <net name="DDS_FREQHOPSPEED_VIO[17]"/>
        <net name="DDS_FREQHOPSPEED_VIO[16]"/>
        <net name="DDS_FREQHOPSPEED_VIO[15]"/>
        <net name="DDS_FREQHOPSPEED_VIO[14]"/>
        <net name="DDS_FREQHOPSPEED_VIO[13]"/>
        <net name="DDS_FREQHOPSPEED_VIO[12]"/>
        <net name="DDS_FREQHOPSPEED_VIO[11]"/>
        <net name="DDS_FREQHOPSPEED_VIO[10]"/>
        <net name="DDS_FREQHOPSPEED_VIO[9]"/>
        <net name="DDS_FREQHOPSPEED_VIO[8]"/>
        <net name="DDS_FREQHOPSPEED_VIO[7]"/>
        <net name="DDS_FREQHOPSPEED_VIO[6]"/>
        <net name="DDS_FREQHOPSPEED_VIO[5]"/>
        <net name="DDS_FREQHOPSPEED_VIO[4]"/>
        <net name="DDS_FREQHOPSPEED_VIO[3]"/>
        <net name="DDS_FREQHOPSPEED_VIO[2]"/>
        <net name="DDS_FREQHOPSPEED_VIO[1]"/>
        <net name="DDS_FREQHOPSPEED_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DDS_FREQHOP_kHz_VIO[15]"/>
        <net name="DDS_FREQHOP_kHz_VIO[14]"/>
        <net name="DDS_FREQHOP_kHz_VIO[13]"/>
        <net name="DDS_FREQHOP_kHz_VIO[12]"/>
        <net name="DDS_FREQHOP_kHz_VIO[11]"/>
        <net name="DDS_FREQHOP_kHz_VIO[10]"/>
        <net name="DDS_FREQHOP_kHz_VIO[9]"/>
        <net name="DDS_FREQHOP_kHz_VIO[8]"/>
        <net name="DDS_FREQHOP_kHz_VIO[7]"/>
        <net name="DDS_FREQHOP_kHz_VIO[6]"/>
        <net name="DDS_FREQHOP_kHz_VIO[5]"/>
        <net name="DDS_FREQHOP_kHz_VIO[4]"/>
        <net name="DDS_FREQHOP_kHz_VIO[3]"/>
        <net name="DDS_FREQHOP_kHz_VIO[2]"/>
        <net name="DDS_FREQHOP_kHz_VIO[1]"/>
        <net name="DDS_FREQHOP_kHz_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DDS_FREQHOP_START_MHz_VIO[15]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[14]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[13]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[12]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[11]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[10]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[9]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[8]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[7]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[6]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[5]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[4]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[3]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[2]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[1]"/>
        <net name="DDS_FREQHOP_START_MHz_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[15]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[14]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[13]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[12]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[11]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[10]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[9]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[8]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[7]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[6]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[5]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[4]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[3]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[2]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[1]"/>
        <net name="DDS_FREQHOP_STOP_MHz_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[19]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[18]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[17]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[16]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[15]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[14]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[13]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[12]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[11]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[10]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[9]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[8]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[7]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[6]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[5]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[4]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[3]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[2]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[1]"/>
        <net name="DDS_IMD_INTERVAL_kHz_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DDS_PRT_WIDTH_VIO[31]"/>
        <net name="DDS_PRT_WIDTH_VIO[30]"/>
        <net name="DDS_PRT_WIDTH_VIO[29]"/>
        <net name="DDS_PRT_WIDTH_VIO[28]"/>
        <net name="DDS_PRT_WIDTH_VIO[27]"/>
        <net name="DDS_PRT_WIDTH_VIO[26]"/>
        <net name="DDS_PRT_WIDTH_VIO[25]"/>
        <net name="DDS_PRT_WIDTH_VIO[24]"/>
        <net name="DDS_PRT_WIDTH_VIO[23]"/>
        <net name="DDS_PRT_WIDTH_VIO[22]"/>
        <net name="DDS_PRT_WIDTH_VIO[21]"/>
        <net name="DDS_PRT_WIDTH_VIO[20]"/>
        <net name="DDS_PRT_WIDTH_VIO[19]"/>
        <net name="DDS_PRT_WIDTH_VIO[18]"/>
        <net name="DDS_PRT_WIDTH_VIO[17]"/>
        <net name="DDS_PRT_WIDTH_VIO[16]"/>
        <net name="DDS_PRT_WIDTH_VIO[15]"/>
        <net name="DDS_PRT_WIDTH_VIO[14]"/>
        <net name="DDS_PRT_WIDTH_VIO[13]"/>
        <net name="DDS_PRT_WIDTH_VIO[12]"/>
        <net name="DDS_PRT_WIDTH_VIO[11]"/>
        <net name="DDS_PRT_WIDTH_VIO[10]"/>
        <net name="DDS_PRT_WIDTH_VIO[9]"/>
        <net name="DDS_PRT_WIDTH_VIO[8]"/>
        <net name="DDS_PRT_WIDTH_VIO[7]"/>
        <net name="DDS_PRT_WIDTH_VIO[6]"/>
        <net name="DDS_PRT_WIDTH_VIO[5]"/>
        <net name="DDS_PRT_WIDTH_VIO[4]"/>
        <net name="DDS_PRT_WIDTH_VIO[3]"/>
        <net name="DDS_PRT_WIDTH_VIO[2]"/>
        <net name="DDS_PRT_WIDTH_VIO[1]"/>
        <net name="DDS_PRT_WIDTH_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DDS_PRT_CYCLE_VIO[31]"/>
        <net name="DDS_PRT_CYCLE_VIO[30]"/>
        <net name="DDS_PRT_CYCLE_VIO[29]"/>
        <net name="DDS_PRT_CYCLE_VIO[28]"/>
        <net name="DDS_PRT_CYCLE_VIO[27]"/>
        <net name="DDS_PRT_CYCLE_VIO[26]"/>
        <net name="DDS_PRT_CYCLE_VIO[25]"/>
        <net name="DDS_PRT_CYCLE_VIO[24]"/>
        <net name="DDS_PRT_CYCLE_VIO[23]"/>
        <net name="DDS_PRT_CYCLE_VIO[22]"/>
        <net name="DDS_PRT_CYCLE_VIO[21]"/>
        <net name="DDS_PRT_CYCLE_VIO[20]"/>
        <net name="DDS_PRT_CYCLE_VIO[19]"/>
        <net name="DDS_PRT_CYCLE_VIO[18]"/>
        <net name="DDS_PRT_CYCLE_VIO[17]"/>
        <net name="DDS_PRT_CYCLE_VIO[16]"/>
        <net name="DDS_PRT_CYCLE_VIO[15]"/>
        <net name="DDS_PRT_CYCLE_VIO[14]"/>
        <net name="DDS_PRT_CYCLE_VIO[13]"/>
        <net name="DDS_PRT_CYCLE_VIO[12]"/>
        <net name="DDS_PRT_CYCLE_VIO[11]"/>
        <net name="DDS_PRT_CYCLE_VIO[10]"/>
        <net name="DDS_PRT_CYCLE_VIO[9]"/>
        <net name="DDS_PRT_CYCLE_VIO[8]"/>
        <net name="DDS_PRT_CYCLE_VIO[7]"/>
        <net name="DDS_PRT_CYCLE_VIO[6]"/>
        <net name="DDS_PRT_CYCLE_VIO[5]"/>
        <net name="DDS_PRT_CYCLE_VIO[4]"/>
        <net name="DDS_PRT_CYCLE_VIO[3]"/>
        <net name="DDS_PRT_CYCLE_VIO[2]"/>
        <net name="DDS_PRT_CYCLE_VIO[1]"/>
        <net name="DDS_PRT_CYCLE_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="15"/>
      </probeOptions>
      <nets>
        <net name="DDS_AMP_MULTIP_VIO[14]"/>
        <net name="DDS_AMP_MULTIP_VIO[13]"/>
        <net name="DDS_AMP_MULTIP_VIO[12]"/>
        <net name="DDS_AMP_MULTIP_VIO[11]"/>
        <net name="DDS_AMP_MULTIP_VIO[10]"/>
        <net name="DDS_AMP_MULTIP_VIO[9]"/>
        <net name="DDS_AMP_MULTIP_VIO[8]"/>
        <net name="DDS_AMP_MULTIP_VIO[7]"/>
        <net name="DDS_AMP_MULTIP_VIO[6]"/>
        <net name="DDS_AMP_MULTIP_VIO[5]"/>
        <net name="DDS_AMP_MULTIP_VIO[4]"/>
        <net name="DDS_AMP_MULTIP_VIO[3]"/>
        <net name="DDS_AMP_MULTIP_VIO[2]"/>
        <net name="DDS_AMP_MULTIP_VIO[1]"/>
        <net name="DDS_AMP_MULTIP_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="u_vio_dds_1"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="DDS_ATT_0p1dB_VIO[9]"/>
        <net name="DDS_ATT_0p1dB_VIO[8]"/>
        <net name="DDS_ATT_0p1dB_VIO[7]"/>
        <net name="DDS_ATT_0p1dB_VIO[6]"/>
        <net name="DDS_ATT_0p1dB_VIO[5]"/>
        <net name="DDS_ATT_0p1dB_VIO[4]"/>
        <net name="DDS_ATT_0p1dB_VIO[3]"/>
        <net name="DDS_ATT_0p1dB_VIO[2]"/>
        <net name="DDS_ATT_0p1dB_VIO[1]"/>
        <net name="DDS_ATT_0p1dB_VIO[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/state[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/state[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/state[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/standard_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_standard_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/max_length_flag_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/length_flag_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/value_c0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/flag_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[11]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[10]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[9]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[8]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[7]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[6]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[5]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_data_sample[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[11]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[10]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[9]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[8]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[7]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[6]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[5]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/adc_data0_sample[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[11]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[10]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[9]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[8]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[7]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[6]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[5]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[11]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[10]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[9]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[8]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[7]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[6]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[5]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/data0[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[11]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[10]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[9]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[8]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[7]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[6]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[5]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[4]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/cnt_shift[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[3]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[2]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[1]"/>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[0]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[1]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[2]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[3]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[4]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[5]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[6]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[7]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[8]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[9]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[10]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_adc_data_sample[11]_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/adc_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/adc_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/cal_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/cali_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_iob_module_int/rst"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/rst_iob"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_hld[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_hld[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_hld[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_hld[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[7]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[6]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[5]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[4]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/next_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[31]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[30]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[29]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[28]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[27]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[26]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[25]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[24]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[23]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[22]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[21]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[20]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[19]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[18]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[17]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[16]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[15]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[14]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[13]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[12]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[11]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[10]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[9]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[8]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[7]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[6]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[5]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[4]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_seek[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_set[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_set[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_set[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/record_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/set_i_1[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/set_i_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_set_i[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/set_i[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_i_1[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_i_1[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_i_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_smp_i[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_i[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_optimal[4]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_optimal[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_optimal[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_optimal[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/smp_optimal[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[7]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[6]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[5]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[4]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/sub_hld_set[3]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/sub_hld_set[2]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/sub_hld_set[1]"/>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/sub_hld_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_r_data[7]"/>
        <net name="u_ila_3_r_data[6]"/>
        <net name="u_ila_3_r_data[5]"/>
        <net name="u_ila_3_r_data[4]"/>
        <net name="u_ila_3_r_data[3]"/>
        <net name="u_ila_3_r_data[2]"/>
        <net name="u_ila_3_r_data[1]"/>
        <net name="u_ila_3_r_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[11]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[10]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[9]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[8]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[7]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[6]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[5]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[4]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[3]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[2]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[1]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[12]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[11]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[10]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[9]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[8]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[7]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[6]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[5]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[4]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[3]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[2]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[1]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[7]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[6]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[5]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[4]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[3]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[2]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[1]"/>
        <net name="u_ad_inf/u_adc_cfg_module/u_initial_adc/w_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad_inf/u_adc_sample_interface/u_ctrl_module/initial_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/u_dac_cfg_module/u_ctrl_smp/rd_seek_d1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_request_rd_seek"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_2_rsv_port_o_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_2_rsv_port_o[16]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[31]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[30]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[29]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[28]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[27]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[26]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[25]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[24]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[23]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[22]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[21]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[20]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[19]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[18]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[17]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[16]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[15]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[14]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[13]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[12]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[11]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[10]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[9]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[8]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[7]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[6]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[5]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[4]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[3]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[2]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[1]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_sysref[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[31]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[30]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[29]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[28]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[27]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[26]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[25]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[24]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[23]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[22]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[21]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[20]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[19]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[18]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[17]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[16]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[15]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[14]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[13]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[12]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[11]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[10]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[9]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[8]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[7]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[6]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[5]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[4]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[3]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[2]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[1]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_gtref[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[31]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[30]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[29]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[28]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[27]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[26]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[25]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[24]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[23]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[22]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[21]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[20]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[19]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[18]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[17]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[16]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[15]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[14]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[13]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[12]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[11]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[10]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[9]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[8]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[7]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[6]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[5]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[4]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[3]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[2]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[1]"/>
        <net name="u_ad9172_inf/u_iob_module/freq_out_glb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9783_inf/locked_dco"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[11]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[10]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[9]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[8]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[15]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[14]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[13]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[12]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[11]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[10]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[9]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[8]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/RD_PROD_ID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/w_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[7]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[6]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[5]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[4]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[3]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[2]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[1]"/>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/dyn_link_latency1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_5_err"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_initial_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="iob_ad9172_rst_n_OBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_5_lmk_initial_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/pll_lock"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/r_data_v"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/rb_n_negedge"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/rb_n_spi"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/re"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_3_rst"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="u_ila_3"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ad9172_inf/u_dac_cfg_module/u_initial_dac/we"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="u_ila_4"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="freq_out_glb[31]"/>
        <net name="freq_out_glb[30]"/>
        <net name="freq_out_glb[29]"/>
        <net name="freq_out_glb[28]"/>
        <net name="freq_out_glb[27]"/>
        <net name="freq_out_glb[26]"/>
        <net name="freq_out_glb[25]"/>
        <net name="freq_out_glb[24]"/>
        <net name="freq_out_glb[23]"/>
        <net name="freq_out_glb[22]"/>
        <net name="freq_out_glb[21]"/>
        <net name="freq_out_glb[20]"/>
        <net name="freq_out_glb[19]"/>
        <net name="freq_out_glb[18]"/>
        <net name="freq_out_glb[17]"/>
        <net name="freq_out_glb[16]"/>
        <net name="freq_out_glb[15]"/>
        <net name="freq_out_glb[14]"/>
        <net name="freq_out_glb[13]"/>
        <net name="freq_out_glb[12]"/>
        <net name="freq_out_glb[11]"/>
        <net name="freq_out_glb[10]"/>
        <net name="freq_out_glb[9]"/>
        <net name="freq_out_glb[8]"/>
        <net name="freq_out_glb[7]"/>
        <net name="freq_out_glb[6]"/>
        <net name="freq_out_glb[5]"/>
        <net name="freq_out_glb[4]"/>
        <net name="freq_out_glb[3]"/>
        <net name="freq_out_glb[2]"/>
        <net name="freq_out_glb[1]"/>
        <net name="freq_out_glb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="u_ila_4"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_ila_4_dac_sync[1]"/>
        <net name="u_ila_4_dac_sync[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="u_ila_4"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_4_sysref"/>
      </nets>
    </probe>
  </probeset>
</probeData>
