{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720219951752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720219951752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 19:52:31 2024 " "Processing started: Fri Jul 05 19:52:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720219951752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720219951752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_hw -c user_hw " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_hw -c user_hw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720219951752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1720219952148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR-x " "Found design unit 1: DIVISOR-x" {  } { { "divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR " "Found entity 1: DIVISOR" {  } { { "divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_7-Behavioral " "Found design unit 1: cont_7-Behavioral" {  } { { "cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_7 " "Found entity 1: cont_7" {  } { { "cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-rtl " "Found design unit 1: cont_4-rtl" {  } { { "cont_4.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "cont_4.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_avalon-Y " "Found design unit 1: top_avalon-Y" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_avalon " "Found entity 1: top_avalon" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_avalon_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_avalon-behavior " "Found design unit 1: tb_top_avalon-behavior" {  } { { "top_avalon_tb.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_avalon " "Found entity 1: tb_top_avalon" {  } { { "top_avalon_tb.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk50 top_avalon.vhd(134) " "VHDL Association List error at top_avalon.vhd(134): formal \"clk50\" does not exist" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 134 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rst top_avalon.vhd(131) " "VHDL error at top_avalon.vhd(131): formal port or parameter \"rst\" must have actual or default value" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 131 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rst top_avalon.vhd(32) " "HDL error at top_avalon.vhd(32): see declaration for object \"rst\"" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 32 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "read_en top_avalon.vhd(131) " "VHDL error at top_avalon.vhd(131): formal port or parameter \"read_en\" must have actual or default value" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 131 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "read_en top_avalon.vhd(33) " "HDL error at top_avalon.vhd(33): see declaration for object \"read_en\"" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 33 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720219952602 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "load top_avalon.vhd(131) " "VHDL error at top_avalon.vhd(131): formal port or parameter \"load\" must have actual or default value" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 131 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720219952617 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "load top_avalon.vhd(34) " "HDL error at top_avalon.vhd(34): see declaration for object \"load\"" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720219952617 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "load_value top_avalon.vhd(131) " "VHDL error at top_avalon.vhd(131): formal port or parameter \"load_value\" must have actual or default value" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 131 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720219952617 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "load_value top_avalon.vhd(35) " "HDL error at top_avalon.vhd(35): see declaration for object \"load_value\"" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 35 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720219952617 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720219952743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 05 19:52:32 2024 " "Processing ended: Fri Jul 05 19:52:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720219952743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720219952743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720219952743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720219952743 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 0 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720219953309 ""}
