13:17:28 INFO  : Registering command handlers for SDK TCF services
13:17:29 INFO  : Launching XSCT server: xsct.bat -interactive S:\Courses\EE365\FE\final_exam.sdk\temp_xsdb_launch_script.tcl
13:17:32 INFO  : XSCT server has started successfully.
13:17:32 INFO  : Successfully done setting XSCT server connection channel  
13:17:33 INFO  : Successfully done setting SDK workspace  
13:17:33 INFO  : Processing command line option -hwspec S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf.
13:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
13:20:23 INFO  : 'jtag frequency' command is executed.
13:20:23 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:23 INFO  : Context for 'APU' is selected.
13:20:23 INFO  : System reset is completed.
13:20:26 INFO  : 'after 3000' command is executed.
13:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
13:20:27 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:27 INFO  : Context for 'APU' is selected.
13:20:27 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:27 INFO  : Context for 'APU' is selected.
13:20:28 INFO  : 'ps7_init' command is executed.
13:20:28 INFO  : 'ps7_post_config' command is executed.
13:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:28 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:28 INFO  : 'con' command is executed.
13:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

13:20:28 INFO  : Disconnected from the channel tcfchan#1.
14:54:13 INFO  : Registering command handlers for SDK TCF services
14:54:14 INFO  : Launching XSCT server: xsct.bat -interactive S:\Courses\EE365\FE\final_exam.sdk\temp_xsdb_launch_script.tcl
14:54:17 INFO  : XSCT server has started successfully.
14:54:17 INFO  : Successfully done setting XSCT server connection channel  
14:54:18 INFO  : Successfully done setting SDK workspace  
14:54:18 INFO  : Processing command line option -hwspec S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf.
14:54:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
14:54:37 INFO  : 'jtag frequency' command is executed.
14:54:37 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:37 INFO  : Context for 'APU' is selected.
14:54:37 INFO  : System reset is completed.
14:54:40 INFO  : 'after 3000' command is executed.
14:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
14:54:41 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:41 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : 'ps7_init' command is executed.
14:54:42 INFO  : 'ps7_post_config' command is executed.
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : 'con' command is executed.
14:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

14:54:42 INFO  : Disconnected from the channel tcfchan#1.
15:51:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639167156040,  Project:1639160214449
15:51:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:51:38 INFO  : Copied contents of S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:51:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:44 INFO  : 
15:51:45 INFO  : Updating hardware inferred compiler options for PWM_AXI_tutorial.
15:51:45 INFO  : Clearing existing target manager status.
16:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:19:10 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:22:31 INFO  : 'jtag frequency' command is executed.
16:22:31 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:31 INFO  : Context for 'APU' is selected.
16:22:31 INFO  : System reset is completed.
16:22:34 INFO  : 'after 3000' command is executed.
16:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:22:35 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:35 INFO  : Context for 'APU' is selected.
16:22:35 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:35 INFO  : Context for 'APU' is selected.
16:22:36 INFO  : 'ps7_init' command is executed.
16:22:36 INFO  : 'ps7_post_config' command is executed.
16:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:36 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:36 INFO  : 'con' command is executed.
16:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:22:36 INFO  : Disconnected from the channel tcfchan#2.
16:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:25:57 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:26:08 INFO  : 'jtag frequency' command is executed.
16:26:08 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:08 INFO  : Context for 'APU' is selected.
16:26:08 INFO  : System reset is completed.
16:26:11 INFO  : 'after 3000' command is executed.
16:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:26:13 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : 'ps7_init' command is executed.
16:26:13 INFO  : 'ps7_post_config' command is executed.
16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : 'con' command is executed.
16:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:26:13 INFO  : Disconnected from the channel tcfchan#3.
16:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:27:12 INFO  : 'jtag frequency' command is executed.
16:27:12 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:12 INFO  : Context for 'APU' is selected.
16:27:12 INFO  : System reset is completed.
16:27:15 INFO  : 'after 3000' command is executed.
16:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:27:16 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:16 INFO  : Context for 'APU' is selected.
16:27:16 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:16 INFO  : Context for 'APU' is selected.
16:27:16 INFO  : 'ps7_init' command is executed.
16:27:16 INFO  : 'ps7_post_config' command is executed.
16:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:16 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:17 INFO  : 'con' command is executed.
16:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:27:17 INFO  : Disconnected from the channel tcfchan#4.
16:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:27:38 INFO  : 'jtag frequency' command is executed.
16:27:38 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:38 INFO  : Context for 'APU' is selected.
16:27:38 INFO  : System reset is completed.
16:27:41 INFO  : 'after 3000' command is executed.
16:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:27:43 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : 'ps7_init' command is executed.
16:27:43 INFO  : 'ps7_post_config' command is executed.
16:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : 'con' command is executed.
16:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:27:43 INFO  : Disconnected from the channel tcfchan#5.
16:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:28:00 INFO  : 'jtag frequency' command is executed.
16:28:00 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:00 INFO  : Context for 'APU' is selected.
16:28:00 INFO  : System reset is completed.
16:28:03 INFO  : 'after 3000' command is executed.
16:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:28:04 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : 'ps7_init' command is executed.
16:28:04 INFO  : 'ps7_post_config' command is executed.
16:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : 'con' command is executed.
16:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:28:05 INFO  : Disconnected from the channel tcfchan#6.
16:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:30:25 INFO  : 'jtag frequency' command is executed.
16:30:25 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:25 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : System reset is completed.
16:30:29 INFO  : 'after 3000' command is executed.
16:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:30:30 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:30 INFO  : Context for 'APU' is selected.
16:30:30 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:30 INFO  : Context for 'APU' is selected.
16:30:30 INFO  : 'ps7_init' command is executed.
16:30:30 INFO  : 'ps7_post_config' command is executed.
16:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:30 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:30 INFO  : 'con' command is executed.
16:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:30:30 INFO  : Disconnected from the channel tcfchan#7.
16:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:36:45 INFO  : 'jtag frequency' command is executed.
16:36:45 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:45 INFO  : Context for 'APU' is selected.
16:36:45 INFO  : System reset is completed.
16:36:48 INFO  : 'after 3000' command is executed.
16:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:36:49 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:49 INFO  : Context for 'APU' is selected.
16:36:49 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:49 INFO  : Context for 'APU' is selected.
16:36:50 INFO  : 'ps7_init' command is executed.
16:36:50 INFO  : 'ps7_post_config' command is executed.
16:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:50 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:50 INFO  : 'con' command is executed.
16:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:36:50 INFO  : Disconnected from the channel tcfchan#8.
16:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:37:26 INFO  : 'jtag frequency' command is executed.
16:37:26 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:26 INFO  : Context for 'APU' is selected.
16:37:26 INFO  : System reset is completed.
16:37:29 INFO  : 'after 3000' command is executed.
16:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:37:30 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:30 INFO  : Context for 'APU' is selected.
16:37:30 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:30 INFO  : Context for 'APU' is selected.
16:37:30 INFO  : 'ps7_init' command is executed.
16:37:30 INFO  : 'ps7_post_config' command is executed.
16:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:31 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:31 INFO  : 'con' command is executed.
16:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:37:31 INFO  : Disconnected from the channel tcfchan#9.
16:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
16:38:08 INFO  : 'jtag frequency' command is executed.
16:38:08 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:08 INFO  : Context for 'APU' is selected.
16:38:08 INFO  : System reset is completed.
16:38:11 INFO  : 'after 3000' command is executed.
16:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
16:38:12 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:12 INFO  : Context for 'APU' is selected.
16:38:12 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:12 INFO  : Context for 'APU' is selected.
16:38:13 INFO  : 'ps7_init' command is executed.
16:38:13 INFO  : 'ps7_post_config' command is executed.
16:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:13 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:13 INFO  : 'con' command is executed.
16:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

16:38:13 INFO  : Disconnected from the channel tcfchan#10.
17:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
17:25:08 INFO  : 'jtag frequency' command is executed.
17:25:08 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:08 INFO  : Context for 'APU' is selected.
17:25:08 INFO  : System reset is completed.
17:25:11 INFO  : 'after 3000' command is executed.
17:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
17:25:12 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:12 INFO  : Context for 'APU' is selected.
17:25:12 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:12 INFO  : Context for 'APU' is selected.
17:25:12 INFO  : 'ps7_init' command is executed.
17:25:12 INFO  : 'ps7_post_config' command is executed.
17:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:13 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:13 INFO  : 'con' command is executed.
17:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

17:25:13 INFO  : Disconnected from the channel tcfchan#11.
17:25:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639172565091,  Project:1639167156040
17:25:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:25:56 INFO  : Copied contents of S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:25:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:26:02 INFO  : 
17:26:03 INFO  : Updating hardware inferred compiler options for PWM_AXI_tutorial.
17:26:03 INFO  : Clearing existing target manager status.
17:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
17:28:42 INFO  : 'jtag frequency' command is executed.
17:28:42 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:42 INFO  : Context for 'APU' is selected.
17:28:42 INFO  : System reset is completed.
17:28:45 INFO  : 'after 3000' command is executed.
17:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
17:28:46 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:46 INFO  : Context for 'APU' is selected.
17:28:46 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:46 INFO  : Context for 'APU' is selected.
17:28:47 INFO  : 'ps7_init' command is executed.
17:28:47 INFO  : 'ps7_post_config' command is executed.
17:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:47 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:47 INFO  : 'con' command is executed.
17:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

17:28:47 INFO  : Disconnected from the channel tcfchan#12.
17:41:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639175533476,  Project:1639172565091
17:41:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:41:32 INFO  : Copied contents of S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:41:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:41:39 INFO  : 
17:41:39 INFO  : Updating hardware inferred compiler options for PWM_AXI_tutorial.
17:41:39 INFO  : Clearing existing target manager status.
17:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
17:43:02 INFO  : 'jtag frequency' command is executed.
17:43:02 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:02 INFO  : Context for 'APU' is selected.
17:43:02 INFO  : System reset is completed.
17:43:05 INFO  : 'after 3000' command is executed.
17:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
17:43:06 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : 'ps7_init' command is executed.
17:43:06 INFO  : 'ps7_post_config' command is executed.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:07 INFO  : 'con' command is executed.
17:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

17:43:07 INFO  : Disconnected from the channel tcfchan#13.
12:30:18 INFO  : Registering command handlers for SDK TCF services
12:30:19 INFO  : Launching XSCT server: xsct.bat -interactive S:\Courses\EE365\FE\final_exam.sdk\temp_xsdb_launch_script.tcl
12:30:21 INFO  : XSCT server has started successfully.
12:30:21 INFO  : Successfully done setting XSCT server connection channel  
12:30:21 INFO  : Successfully done setting SDK workspace  
12:30:21 INFO  : Processing command line option -hwspec S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf.
12:30:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
12:35:23 INFO  : 'jtag frequency' command is executed.
12:35:23 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:23 INFO  : Context for 'APU' is selected.
12:35:23 INFO  : System reset is completed.
12:35:26 INFO  : 'after 3000' command is executed.
12:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
12:35:28 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:28 INFO  : Context for 'APU' is selected.
12:35:28 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:28 INFO  : Context for 'APU' is selected.
12:35:28 INFO  : 'ps7_init' command is executed.
12:35:28 INFO  : 'ps7_post_config' command is executed.
12:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:28 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:28 INFO  : 'con' command is executed.
12:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

12:35:28 INFO  : Disconnected from the channel tcfchan#1.
