
IMU_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004368  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08004428  08004428  00014428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004580  08004580  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004580  08004580  00014580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004588  08004588  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004588  08004588  00014588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800458c  0800458c  0001458c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004590  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000070  08004600  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  08004600  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002af4  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007aa  00000000  00000000  00022b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  00023338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  00023d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00007fde  00000000  00000000  00024700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00001bcb  00000000  00000000  0002c6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0002e2a9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002c8c  00000000  00000000  0002e2fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004410 	.word	0x08004410

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004410 	.word	0x08004410

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b087      	sub	sp, #28
 80004c0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c2:	f000 fae7 	bl	8000a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c6:	f000 f84d 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 f929 	bl	8000720 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ce:	f000 f8b7 	bl	8000640 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80004d2:	f000 f8f5 	bl	80006c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint8_t data[1];
		uint8_t dev_ID;
		uint8_t status;
		if (HAL_I2C_IsDeviceReady(&hi2c1, (BMI160_DEV_ADDR << 1), 3, 100)
 80004d6:	481e      	ldr	r0, [pc, #120]	; (8000550 <main+0x94>)
 80004d8:	2364      	movs	r3, #100	; 0x64
 80004da:	2203      	movs	r2, #3
 80004dc:	21d0      	movs	r1, #208	; 0xd0
 80004de:	f000 ff61 	bl	80013a4 <HAL_I2C_IsDeviceReady>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d003      	beq.n	80004ee <main+0x32>
				!= HAL_OK) {
			printf("\nDevice not ready\r");
 80004e6:	4b1b      	ldr	r3, [pc, #108]	; (8000554 <main+0x98>)
 80004e8:	0018      	movs	r0, r3
 80004ea:	f002 ffb9 	bl	8003460 <iprintf>
		};
		status = HAL_I2C_Mem_Read(&hi2c1, (BMI160_DEV_ADDR << 1), 0x00,
 80004ee:	1dfc      	adds	r4, r7, #7
 80004f0:	4817      	ldr	r0, [pc, #92]	; (8000550 <main+0x94>)
 80004f2:	2364      	movs	r3, #100	; 0x64
 80004f4:	9302      	str	r3, [sp, #8]
 80004f6:	2301      	movs	r3, #1
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	9300      	str	r3, [sp, #0]
 80004fe:	2301      	movs	r3, #1
 8000500:	2200      	movs	r2, #0
 8000502:	21d0      	movs	r1, #208	; 0xd0
 8000504:	f000 fe1a 	bl	800113c <HAL_I2C_Mem_Read>
 8000508:	0003      	movs	r3, r0
 800050a:	7023      	strb	r3, [r4, #0]
		 }
		 else if (HAL_I2C_IsDeviceReady(&hi2c1, (0b11010001 << 1), 10, 50)==HAL_BUSY) {
		 printf("\nI2C busy\r");
		 };
		 */
		if (status != HAL_OK) {
 800050c:	1dfb      	adds	r3, r7, #7
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d00c      	beq.n	800052e <main+0x72>
			printf("\nI2C read error");
 8000514:	4b10      	ldr	r3, [pc, #64]	; (8000558 <main+0x9c>)
 8000516:	0018      	movs	r0, r3
 8000518:	f002 ffa2 	bl	8003460 <iprintf>
			if (hi2c1.ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 800051c:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <main+0x94>)
 800051e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000520:	2b20      	cmp	r3, #32
 8000522:	d10f      	bne.n	8000544 <main+0x88>
				printf(" - HAL_I2C_ERROR_TIMEOUT\r"); // HAL_I2C_ERROR_TIMEOUT
 8000524:	4b0d      	ldr	r3, [pc, #52]	; (800055c <main+0xa0>)
 8000526:	0018      	movs	r0, r3
 8000528:	f002 ff9a 	bl	8003460 <iprintf>
 800052c:	e00a      	b.n	8000544 <main+0x88>
			}

		} else {
			dev_ID = data[0];
 800052e:	1dbb      	adds	r3, r7, #6
 8000530:	1d3a      	adds	r2, r7, #4
 8000532:	7812      	ldrb	r2, [r2, #0]
 8000534:	701a      	strb	r2, [r3, #0]
			printf("\nDevice-ID=%08u\r", dev_ID);
 8000536:	1dbb      	adds	r3, r7, #6
 8000538:	781a      	ldrb	r2, [r3, #0]
 800053a:	4b09      	ldr	r3, [pc, #36]	; (8000560 <main+0xa4>)
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f002 ff8e 	bl	8003460 <iprintf>
		};

//		printf("\nHello\r");
		HAL_Delay(1000);
 8000544:	23fa      	movs	r3, #250	; 0xfa
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	0018      	movs	r0, r3
 800054a:	f000 fb13 	bl	8000b74 <HAL_Delay>
	while (1) {
 800054e:	e7c2      	b.n	80004d6 <main+0x1a>
 8000550:	2000008c 	.word	0x2000008c
 8000554:	08004428 	.word	0x08004428
 8000558:	0800443c 	.word	0x0800443c
 800055c:	0800444c 	.word	0x0800444c
 8000560:	08004468 	.word	0x08004468

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b09d      	sub	sp, #116	; 0x74
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	2438      	movs	r4, #56	; 0x38
 800056c:	193b      	adds	r3, r7, r4
 800056e:	0018      	movs	r0, r3
 8000570:	2338      	movs	r3, #56	; 0x38
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f002 ff6b 	bl	8003450 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057a:	2324      	movs	r3, #36	; 0x24
 800057c:	18fb      	adds	r3, r7, r3
 800057e:	0018      	movs	r0, r3
 8000580:	2314      	movs	r3, #20
 8000582:	001a      	movs	r2, r3
 8000584:	2100      	movs	r1, #0
 8000586:	f002 ff63 	bl	8003450 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800058a:	003b      	movs	r3, r7
 800058c:	0018      	movs	r0, r3
 800058e:	2324      	movs	r3, #36	; 0x24
 8000590:	001a      	movs	r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	f002 ff5c 	bl	8003450 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000598:	4b27      	ldr	r3, [pc, #156]	; (8000638 <SystemClock_Config+0xd4>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a27      	ldr	r2, [pc, #156]	; (800063c <SystemClock_Config+0xd8>)
 800059e:	401a      	ands	r2, r3
 80005a0:	4b25      	ldr	r3, [pc, #148]	; (8000638 <SystemClock_Config+0xd4>)
 80005a2:	2180      	movs	r1, #128	; 0x80
 80005a4:	0109      	lsls	r1, r1, #4
 80005a6:	430a      	orrs	r2, r1
 80005a8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005aa:	0021      	movs	r1, r4
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2210      	movs	r2, #16
 80005b0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2201      	movs	r2, #1
 80005b6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	22a0      	movs	r2, #160	; 0xa0
 80005c2:	0212      	lsls	r2, r2, #8
 80005c4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2200      	movs	r2, #0
 80005ca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	0018      	movs	r0, r3
 80005d0:	f001 fa88 	bl	8001ae4 <HAL_RCC_OscConfig>
 80005d4:	1e03      	subs	r3, r0, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005d8:	f000 f8d8 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005dc:	2124      	movs	r1, #36	; 0x24
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	220f      	movs	r2, #15
 80005e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2200      	movs	r2, #0
 80005fa:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2100      	movs	r1, #0
 8000600:	0018      	movs	r0, r3
 8000602:	f001 fe33 	bl	800226c <HAL_RCC_ClockConfig>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800060a:	f000 f8bf 	bl	800078c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800060e:	003b      	movs	r3, r7
 8000610:	220a      	movs	r2, #10
 8000612:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000614:	003b      	movs	r3, r7
 8000616:	2200      	movs	r2, #0
 8000618:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800061a:	003b      	movs	r3, r7
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000620:	003b      	movs	r3, r7
 8000622:	0018      	movs	r0, r3
 8000624:	f002 f846 	bl	80026b4 <HAL_RCCEx_PeriphCLKConfig>
 8000628:	1e03      	subs	r3, r0, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800062c:	f000 f8ae 	bl	800078c <Error_Handler>
  }
}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b01d      	add	sp, #116	; 0x74
 8000636:	bd90      	pop	{r4, r7, pc}
 8000638:	40007000 	.word	0x40007000
 800063c:	ffffe7ff 	.word	0xffffe7ff

08000640 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000644:	4b1b      	ldr	r3, [pc, #108]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000646:	4a1c      	ldr	r2, [pc, #112]	; (80006b8 <MX_I2C1_Init+0x78>)
 8000648:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x000006C5;
 800064a:	4b1a      	ldr	r3, [pc, #104]	; (80006b4 <MX_I2C1_Init+0x74>)
 800064c:	4a1b      	ldr	r2, [pc, #108]	; (80006bc <MX_I2C1_Init+0x7c>)
 800064e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000650:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000652:	2200      	movs	r2, #0
 8000654:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000656:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000658:	2201      	movs	r2, #1
 800065a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800065c:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <MX_I2C1_Init+0x74>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000662:	4b14      	ldr	r3, [pc, #80]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000664:	2200      	movs	r2, #0
 8000666:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000668:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <MX_I2C1_Init+0x74>)
 800066a:	2200      	movs	r2, #0
 800066c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800066e:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000670:	2200      	movs	r2, #0
 8000672:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000674:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_I2C1_Init+0x74>)
 8000676:	2200      	movs	r2, #0
 8000678:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_I2C1_Init+0x74>)
 800067c:	0018      	movs	r0, r3
 800067e:	f000 fcc7 	bl	8001010 <HAL_I2C_Init>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000686:	f000 f881 	bl	800078c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <MX_I2C1_Init+0x74>)
 800068c:	2100      	movs	r1, #0
 800068e:	0018      	movs	r0, r3
 8000690:	f001 f990 	bl	80019b4 <HAL_I2CEx_ConfigAnalogFilter>
 8000694:	1e03      	subs	r3, r0, #0
 8000696:	d001      	beq.n	800069c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000698:	f000 f878 	bl	800078c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <MX_I2C1_Init+0x74>)
 800069e:	2100      	movs	r1, #0
 80006a0:	0018      	movs	r0, r3
 80006a2:	f001 f9d3 	bl	8001a4c <HAL_I2CEx_ConfigDigitalFilter>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006aa:	f000 f86f 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	2000008c 	.word	0x2000008c
 80006b8:	40005400 	.word	0x40005400
 80006bc:	000006c5 	.word	0x000006c5

080006c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c4:	4b14      	ldr	r3, [pc, #80]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006c6:	4a15      	ldr	r2, [pc, #84]	; (800071c <MX_USART2_UART_Init+0x5c>)
 80006c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ca:	4b13      	ldr	r3, [pc, #76]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006cc:	22e1      	movs	r2, #225	; 0xe1
 80006ce:	0252      	lsls	r2, r2, #9
 80006d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d2:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006e6:	220c      	movs	r2, #12
 80006e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006fe:	2200      	movs	r2, #0
 8000700:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <MX_USART2_UART_Init+0x58>)
 8000704:	0018      	movs	r0, r3
 8000706:	f002 f939 	bl	800297c <HAL_UART_Init>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800070e:	f000 f83d 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	200000d8 	.word	0x200000d8
 800071c:	40004400 	.word	0x40004400

08000720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <MX_GPIO_Init+0x40>)
 8000728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <MX_GPIO_Init+0x40>)
 800072c:	2101      	movs	r1, #1
 800072e:	430a      	orrs	r2, r1
 8000730:	62da      	str	r2, [r3, #44]	; 0x2c
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <MX_GPIO_Init+0x40>)
 8000734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000736:	2201      	movs	r2, #1
 8000738:	4013      	ands	r3, r2
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <MX_GPIO_Init+0x40>)
 8000740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000742:	4b07      	ldr	r3, [pc, #28]	; (8000760 <MX_GPIO_Init+0x40>)
 8000744:	2102      	movs	r1, #2
 8000746:	430a      	orrs	r2, r1
 8000748:	62da      	str	r2, [r3, #44]	; 0x2c
 800074a:	4b05      	ldr	r3, [pc, #20]	; (8000760 <MX_GPIO_Init+0x40>)
 800074c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800074e:	2202      	movs	r2, #2
 8000750:	4013      	ands	r3, r2
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	683b      	ldr	r3, [r7, #0]

}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b002      	add	sp, #8
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	40021000 	.word	0x40021000

08000764 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE {
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <__io_putchar+0x20>)
 800076e:	1d39      	adds	r1, r7, #4
 8000770:	4805      	ldr	r0, [pc, #20]	; (8000788 <__io_putchar+0x24>)
 8000772:	2201      	movs	r2, #1
 8000774:	f002 f956 	bl	8002a24 <HAL_UART_Transmit>

	return ch;
 8000778:	687b      	ldr	r3, [r7, #4]
}
 800077a:	0018      	movs	r0, r3
 800077c:	46bd      	mov	sp, r7
 800077e:	b002      	add	sp, #8
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	0000ffff 	.word	0x0000ffff
 8000788:	200000d8 	.word	0x200000d8

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000794:	e7fe      	b.n	8000794 <Error_Handler+0x8>
	...

08000798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079c:	4b07      	ldr	r3, [pc, #28]	; (80007bc <HAL_MspInit+0x24>)
 800079e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_MspInit+0x24>)
 80007a2:	2101      	movs	r1, #1
 80007a4:	430a      	orrs	r2, r1
 80007a6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <HAL_MspInit+0x24>)
 80007aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007ac:	4b03      	ldr	r3, [pc, #12]	; (80007bc <HAL_MspInit+0x24>)
 80007ae:	2180      	movs	r1, #128	; 0x80
 80007b0:	0549      	lsls	r1, r1, #21
 80007b2:	430a      	orrs	r2, r1
 80007b4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000

080007c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b089      	sub	sp, #36	; 0x24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c8:	240c      	movs	r4, #12
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	0018      	movs	r0, r3
 80007ce:	2314      	movs	r3, #20
 80007d0:	001a      	movs	r2, r3
 80007d2:	2100      	movs	r1, #0
 80007d4:	f002 fe3c 	bl	8003450 <memset>
  if(hi2c->Instance==I2C1)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a17      	ldr	r2, [pc, #92]	; (800083c <HAL_I2C_MspInit+0x7c>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d128      	bne.n	8000834 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	4b17      	ldr	r3, [pc, #92]	; (8000840 <HAL_I2C_MspInit+0x80>)
 80007e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007e6:	4b16      	ldr	r3, [pc, #88]	; (8000840 <HAL_I2C_MspInit+0x80>)
 80007e8:	2102      	movs	r1, #2
 80007ea:	430a      	orrs	r2, r1
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ee:	4b14      	ldr	r3, [pc, #80]	; (8000840 <HAL_I2C_MspInit+0x80>)
 80007f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f2:	2202      	movs	r2, #2
 80007f4:	4013      	ands	r3, r2
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	22c0      	movs	r2, #192	; 0xc0
 8000800:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2212      	movs	r2, #18
 8000806:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2203      	movs	r2, #3
 8000812:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2201      	movs	r2, #1
 8000818:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	187b      	adds	r3, r7, r1
 800081c:	4a09      	ldr	r2, [pc, #36]	; (8000844 <HAL_I2C_MspInit+0x84>)
 800081e:	0019      	movs	r1, r3
 8000820:	0010      	movs	r0, r2
 8000822:	f000 fa7f 	bl	8000d24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_I2C_MspInit+0x80>)
 8000828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800082a:	4b05      	ldr	r3, [pc, #20]	; (8000840 <HAL_I2C_MspInit+0x80>)
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	0389      	lsls	r1, r1, #14
 8000830:	430a      	orrs	r2, r1
 8000832:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000834:	46c0      	nop			; (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	b009      	add	sp, #36	; 0x24
 800083a:	bd90      	pop	{r4, r7, pc}
 800083c:	40005400 	.word	0x40005400
 8000840:	40021000 	.word	0x40021000
 8000844:	50000400 	.word	0x50000400

08000848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b089      	sub	sp, #36	; 0x24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000850:	240c      	movs	r4, #12
 8000852:	193b      	adds	r3, r7, r4
 8000854:	0018      	movs	r0, r3
 8000856:	2314      	movs	r3, #20
 8000858:	001a      	movs	r2, r3
 800085a:	2100      	movs	r1, #0
 800085c:	f002 fdf8 	bl	8003450 <memset>
  if(huart->Instance==USART2)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a18      	ldr	r2, [pc, #96]	; (80008c8 <HAL_UART_MspInit+0x80>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d129      	bne.n	80008be <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <HAL_UART_MspInit+0x84>)
 800086c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800086e:	4b17      	ldr	r3, [pc, #92]	; (80008cc <HAL_UART_MspInit+0x84>)
 8000870:	2180      	movs	r1, #128	; 0x80
 8000872:	0289      	lsls	r1, r1, #10
 8000874:	430a      	orrs	r2, r1
 8000876:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <HAL_UART_MspInit+0x84>)
 800087a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800087c:	4b13      	ldr	r3, [pc, #76]	; (80008cc <HAL_UART_MspInit+0x84>)
 800087e:	2101      	movs	r1, #1
 8000880:	430a      	orrs	r2, r1
 8000882:	62da      	str	r2, [r3, #44]	; 0x2c
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <HAL_UART_MspInit+0x84>)
 8000886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000888:	2201      	movs	r2, #1
 800088a:	4013      	ands	r3, r2
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000890:	0021      	movs	r1, r4
 8000892:	187b      	adds	r3, r7, r1
 8000894:	220c      	movs	r2, #12
 8000896:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2202      	movs	r2, #2
 800089c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2203      	movs	r2, #3
 80008a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2204      	movs	r2, #4
 80008ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b0:	187a      	adds	r2, r7, r1
 80008b2:	23a0      	movs	r3, #160	; 0xa0
 80008b4:	05db      	lsls	r3, r3, #23
 80008b6:	0011      	movs	r1, r2
 80008b8:	0018      	movs	r0, r3
 80008ba:	f000 fa33 	bl	8000d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b009      	add	sp, #36	; 0x24
 80008c4:	bd90      	pop	{r4, r7, pc}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	40004400 	.word	0x40004400
 80008cc:	40021000 	.word	0x40021000

080008d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <NMI_Handler+0x4>

080008d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d6:	b580      	push	{r7, lr}
 80008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008da:	e7fe      	b.n	80008da <HardFault_Handler+0x4>

080008dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f4:	f000 f922 	bl	8000b3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	b086      	sub	sp, #24
 8000902:	af00      	add	r7, sp, #0
 8000904:	60f8      	str	r0, [r7, #12]
 8000906:	60b9      	str	r1, [r7, #8]
 8000908:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	e00a      	b.n	8000926 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000910:	e000      	b.n	8000914 <_read+0x16>
 8000912:	bf00      	nop
 8000914:	0001      	movs	r1, r0
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	1c5a      	adds	r2, r3, #1
 800091a:	60ba      	str	r2, [r7, #8]
 800091c:	b2ca      	uxtb	r2, r1
 800091e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	3301      	adds	r3, #1
 8000924:	617b      	str	r3, [r7, #20]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	429a      	cmp	r2, r3
 800092c:	dbf0      	blt.n	8000910 <_read+0x12>
	}

return len;
 800092e:	687b      	ldr	r3, [r7, #4]
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	b006      	add	sp, #24
 8000936:	bd80      	pop	{r7, pc}

08000938 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e009      	b.n	800095e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	1c5a      	adds	r2, r3, #1
 800094e:	60ba      	str	r2, [r7, #8]
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	0018      	movs	r0, r3
 8000954:	f7ff ff06 	bl	8000764 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	3301      	adds	r3, #1
 800095c:	617b      	str	r3, [r7, #20]
 800095e:	697a      	ldr	r2, [r7, #20]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	429a      	cmp	r2, r3
 8000964:	dbf1      	blt.n	800094a <_write+0x12>
	}
	return len;
 8000966:	687b      	ldr	r3, [r7, #4]
}
 8000968:	0018      	movs	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	b006      	add	sp, #24
 800096e:	bd80      	pop	{r7, pc}

08000970 <_close>:

int _close(int file)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	return -1;
 8000978:	2301      	movs	r3, #1
 800097a:	425b      	negs	r3, r3
}
 800097c:	0018      	movs	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	b002      	add	sp, #8
 8000982:	bd80      	pop	{r7, pc}

08000984 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	0192      	lsls	r2, r2, #6
 8000994:	605a      	str	r2, [r3, #4]
	return 0;
 8000996:	2300      	movs	r3, #0
}
 8000998:	0018      	movs	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_isatty>:

int _isatty(int file)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
	return 1;
 80009a8:	2301      	movs	r3, #1
}
 80009aa:	0018      	movs	r0, r3
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b002      	add	sp, #8
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b084      	sub	sp, #16
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	60f8      	str	r0, [r7, #12]
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
	return 0;
 80009be:	2300      	movs	r3, #0
}
 80009c0:	0018      	movs	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b004      	add	sp, #16
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d0:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <_sbrk+0x5c>)
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <_sbrk+0x60>)
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009dc:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d102      	bne.n	80009ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <_sbrk+0x64>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <_sbrk+0x68>)
 80009e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	18d3      	adds	r3, r2, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d207      	bcs.n	8000a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f8:	f002 fd00 	bl	80033fc <__errno>
 80009fc:	0003      	movs	r3, r0
 80009fe:	220c      	movs	r2, #12
 8000a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a02:	2301      	movs	r3, #1
 8000a04:	425b      	negs	r3, r3
 8000a06:	e009      	b.n	8000a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <_sbrk+0x64>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	18d2      	adds	r2, r2, r3
 8000a16:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <_sbrk+0x64>)
 8000a18:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b006      	add	sp, #24
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20002000 	.word	0x20002000
 8000a28:	00000400 	.word	0x00000400
 8000a2c:	2000015c 	.word	0x2000015c
 8000a30:	20000178 	.word	0x20000178

08000a34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a38:	46c0      	nop			; (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000a40:	480d      	ldr	r0, [pc, #52]	; (8000a78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a42:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a44:	480d      	ldr	r0, [pc, #52]	; (8000a7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a46:	490e      	ldr	r1, [pc, #56]	; (8000a80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a48:	4a0e      	ldr	r2, [pc, #56]	; (8000a84 <LoopForever+0xe>)
  movs r3, #0
 8000a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a4c:	e002      	b.n	8000a54 <LoopCopyDataInit>

08000a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a52:	3304      	adds	r3, #4

08000a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a58:	d3f9      	bcc.n	8000a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a5a:	4a0b      	ldr	r2, [pc, #44]	; (8000a88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a5c:	4c0b      	ldr	r4, [pc, #44]	; (8000a8c <LoopForever+0x16>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a60:	e001      	b.n	8000a66 <LoopFillZerobss>

08000a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a64:	3204      	adds	r2, #4

08000a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a68:	d3fb      	bcc.n	8000a62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a6a:	f7ff ffe3 	bl	8000a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a6e:	f002 fccb 	bl	8003408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a72:	f7ff fd23 	bl	80004bc <main>

08000a76 <LoopForever>:

LoopForever:
    b LoopForever
 8000a76:	e7fe      	b.n	8000a76 <LoopForever>
  ldr   r0, =_estack
 8000a78:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a80:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a84:	08004590 	.word	0x08004590
  ldr r2, =_sbss
 8000a88:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a8c:	20000174 	.word	0x20000174

08000a90 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a90:	e7fe      	b.n	8000a90 <ADC1_COMP_IRQHandler>
	...

08000a94 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000aa0:	4b0b      	ldr	r3, [pc, #44]	; (8000ad0 <HAL_Init+0x3c>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <HAL_Init+0x3c>)
 8000aa6:	2140      	movs	r1, #64	; 0x40
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f811 	bl	8000ad4 <HAL_InitTick>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e001      	b.n	8000ac2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000abe:	f7ff fe6b 	bl	8000798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ac2:	1dfb      	adds	r3, r7, #7
 8000ac4:	781b      	ldrb	r3, [r3, #0]
}
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b002      	add	sp, #8
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	40022000 	.word	0x40022000

08000ad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000adc:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <HAL_InitTick+0x5c>)
 8000ade:	681c      	ldr	r4, [r3, #0]
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <HAL_InitTick+0x60>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	0019      	movs	r1, r3
 8000ae6:	23fa      	movs	r3, #250	; 0xfa
 8000ae8:	0098      	lsls	r0, r3, #2
 8000aea:	f7ff fb17 	bl	800011c <__udivsi3>
 8000aee:	0003      	movs	r3, r0
 8000af0:	0019      	movs	r1, r3
 8000af2:	0020      	movs	r0, r4
 8000af4:	f7ff fb12 	bl	800011c <__udivsi3>
 8000af8:	0003      	movs	r3, r0
 8000afa:	0018      	movs	r0, r3
 8000afc:	f000 f905 	bl	8000d0a <HAL_SYSTICK_Config>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b04:	2301      	movs	r3, #1
 8000b06:	e00f      	b.n	8000b28 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	d80b      	bhi.n	8000b26 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	2301      	movs	r3, #1
 8000b12:	425b      	negs	r3, r3
 8000b14:	2200      	movs	r2, #0
 8000b16:	0018      	movs	r0, r3
 8000b18:	f000 f8e2 	bl	8000ce0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_InitTick+0x64>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b22:	2300      	movs	r3, #0
 8000b24:	e000      	b.n	8000b28 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
}
 8000b28:	0018      	movs	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b003      	add	sp, #12
 8000b2e:	bd90      	pop	{r4, r7, pc}
 8000b30:	20000000 	.word	0x20000000
 8000b34:	20000008 	.word	0x20000008
 8000b38:	20000004 	.word	0x20000004

08000b3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <HAL_IncTick+0x1c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	001a      	movs	r2, r3
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <HAL_IncTick+0x20>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	18d2      	adds	r2, r2, r3
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <HAL_IncTick+0x20>)
 8000b4e:	601a      	str	r2, [r3, #0]
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	20000008 	.word	0x20000008
 8000b5c:	20000160 	.word	0x20000160

08000b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  return uwTick;
 8000b64:	4b02      	ldr	r3, [pc, #8]	; (8000b70 <HAL_GetTick+0x10>)
 8000b66:	681b      	ldr	r3, [r3, #0]
}
 8000b68:	0018      	movs	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	20000160 	.word	0x20000160

08000b74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b7c:	f7ff fff0 	bl	8000b60 <HAL_GetTick>
 8000b80:	0003      	movs	r3, r0
 8000b82:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	d005      	beq.n	8000b9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <HAL_Delay+0x44>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	001a      	movs	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	189b      	adds	r3, r3, r2
 8000b98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	f7ff ffe0 	bl	8000b60 <HAL_GetTick>
 8000ba0:	0002      	movs	r2, r0
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d8f7      	bhi.n	8000b9c <HAL_Delay+0x28>
  {
  }
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b004      	add	sp, #16
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	20000008 	.word	0x20000008

08000bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	0002      	movs	r2, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b7f      	cmp	r3, #127	; 0x7f
 8000bd0:	d828      	bhi.n	8000c24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd2:	4a2f      	ldr	r2, [pc, #188]	; (8000c90 <__NVIC_SetPriority+0xd4>)
 8000bd4:	1dfb      	adds	r3, r7, #7
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b25b      	sxtb	r3, r3
 8000bda:	089b      	lsrs	r3, r3, #2
 8000bdc:	33c0      	adds	r3, #192	; 0xc0
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	589b      	ldr	r3, [r3, r2]
 8000be2:	1dfa      	adds	r2, r7, #7
 8000be4:	7812      	ldrb	r2, [r2, #0]
 8000be6:	0011      	movs	r1, r2
 8000be8:	2203      	movs	r2, #3
 8000bea:	400a      	ands	r2, r1
 8000bec:	00d2      	lsls	r2, r2, #3
 8000bee:	21ff      	movs	r1, #255	; 0xff
 8000bf0:	4091      	lsls	r1, r2
 8000bf2:	000a      	movs	r2, r1
 8000bf4:	43d2      	mvns	r2, r2
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	019b      	lsls	r3, r3, #6
 8000bfe:	22ff      	movs	r2, #255	; 0xff
 8000c00:	401a      	ands	r2, r3
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	0018      	movs	r0, r3
 8000c08:	2303      	movs	r3, #3
 8000c0a:	4003      	ands	r3, r0
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c10:	481f      	ldr	r0, [pc, #124]	; (8000c90 <__NVIC_SetPriority+0xd4>)
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25b      	sxtb	r3, r3
 8000c18:	089b      	lsrs	r3, r3, #2
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	33c0      	adds	r3, #192	; 0xc0
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c22:	e031      	b.n	8000c88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c24:	4a1b      	ldr	r2, [pc, #108]	; (8000c94 <__NVIC_SetPriority+0xd8>)
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	400b      	ands	r3, r1
 8000c30:	3b08      	subs	r3, #8
 8000c32:	089b      	lsrs	r3, r3, #2
 8000c34:	3306      	adds	r3, #6
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	18d3      	adds	r3, r2, r3
 8000c3a:	3304      	adds	r3, #4
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	1dfa      	adds	r2, r7, #7
 8000c40:	7812      	ldrb	r2, [r2, #0]
 8000c42:	0011      	movs	r1, r2
 8000c44:	2203      	movs	r2, #3
 8000c46:	400a      	ands	r2, r1
 8000c48:	00d2      	lsls	r2, r2, #3
 8000c4a:	21ff      	movs	r1, #255	; 0xff
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	000a      	movs	r2, r1
 8000c50:	43d2      	mvns	r2, r2
 8000c52:	401a      	ands	r2, r3
 8000c54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	019b      	lsls	r3, r3, #6
 8000c5a:	22ff      	movs	r2, #255	; 0xff
 8000c5c:	401a      	ands	r2, r3
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	0018      	movs	r0, r3
 8000c64:	2303      	movs	r3, #3
 8000c66:	4003      	ands	r3, r0
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <__NVIC_SetPriority+0xd8>)
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	001c      	movs	r4, r3
 8000c74:	230f      	movs	r3, #15
 8000c76:	4023      	ands	r3, r4
 8000c78:	3b08      	subs	r3, #8
 8000c7a:	089b      	lsrs	r3, r3, #2
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	3306      	adds	r3, #6
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	18c3      	adds	r3, r0, r3
 8000c84:	3304      	adds	r3, #4
 8000c86:	601a      	str	r2, [r3, #0]
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b003      	add	sp, #12
 8000c8e:	bd90      	pop	{r4, r7, pc}
 8000c90:	e000e100 	.word	0xe000e100
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	1e5a      	subs	r2, r3, #1
 8000ca4:	2380      	movs	r3, #128	; 0x80
 8000ca6:	045b      	lsls	r3, r3, #17
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d301      	bcc.n	8000cb0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cac:	2301      	movs	r3, #1
 8000cae:	e010      	b.n	8000cd2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <SysTick_Config+0x44>)
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	3a01      	subs	r2, #1
 8000cb6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb8:	2301      	movs	r3, #1
 8000cba:	425b      	negs	r3, r3
 8000cbc:	2103      	movs	r1, #3
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f7ff ff7c 	bl	8000bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <SysTick_Config+0x44>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cca:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <SysTick_Config+0x44>)
 8000ccc:	2207      	movs	r2, #7
 8000cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	e000e010 	.word	0xe000e010

08000ce0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
 8000cea:	210f      	movs	r1, #15
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	1c02      	adds	r2, r0, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	b25b      	sxtb	r3, r3
 8000cfa:	0011      	movs	r1, r2
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f7ff ff5d 	bl	8000bbc <__NVIC_SetPriority>
}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b004      	add	sp, #16
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	0018      	movs	r0, r3
 8000d16:	f7ff ffbf 	bl	8000c98 <SysTick_Config>
 8000d1a:	0003      	movs	r3, r0
}
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	b002      	add	sp, #8
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d3a:	e14f      	b.n	8000fdc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2101      	movs	r1, #1
 8000d42:	697a      	ldr	r2, [r7, #20]
 8000d44:	4091      	lsls	r1, r2
 8000d46:	000a      	movs	r2, r1
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d100      	bne.n	8000d54 <HAL_GPIO_Init+0x30>
 8000d52:	e140      	b.n	8000fd6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	2203      	movs	r2, #3
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d005      	beq.n	8000d6c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2203      	movs	r2, #3
 8000d66:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d130      	bne.n	8000dce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	005b      	lsls	r3, r3, #1
 8000d76:	2203      	movs	r2, #3
 8000d78:	409a      	lsls	r2, r3
 8000d7a:	0013      	movs	r3, r2
 8000d7c:	43da      	mvns	r2, r3
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	4013      	ands	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	68da      	ldr	r2, [r3, #12]
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	0013      	movs	r3, r2
 8000d90:	693a      	ldr	r2, [r7, #16]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000da2:	2201      	movs	r2, #1
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	409a      	lsls	r2, r3
 8000da8:	0013      	movs	r3, r2
 8000daa:	43da      	mvns	r2, r3
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	4013      	ands	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	091b      	lsrs	r3, r3, #4
 8000db8:	2201      	movs	r2, #1
 8000dba:	401a      	ands	r2, r3
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2203      	movs	r2, #3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d017      	beq.n	8000e0a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	409a      	lsls	r2, r3
 8000de8:	0013      	movs	r3, r2
 8000dea:	43da      	mvns	r2, r3
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	4013      	ands	r3, r2
 8000df0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	2203      	movs	r2, #3
 8000e10:	4013      	ands	r3, r2
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d123      	bne.n	8000e5e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	08da      	lsrs	r2, r3, #3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	3208      	adds	r2, #8
 8000e1e:	0092      	lsls	r2, r2, #2
 8000e20:	58d3      	ldr	r3, [r2, r3]
 8000e22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	2207      	movs	r2, #7
 8000e28:	4013      	ands	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	220f      	movs	r2, #15
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	0013      	movs	r3, r2
 8000e32:	43da      	mvns	r2, r3
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	691a      	ldr	r2, [r3, #16]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	2107      	movs	r1, #7
 8000e42:	400b      	ands	r3, r1
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	409a      	lsls	r2, r3
 8000e48:	0013      	movs	r3, r2
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	08da      	lsrs	r2, r3, #3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3208      	adds	r2, #8
 8000e58:	0092      	lsls	r2, r2, #2
 8000e5a:	6939      	ldr	r1, [r7, #16]
 8000e5c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	401a      	ands	r2, r3
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	409a      	lsls	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685a      	ldr	r2, [r3, #4]
 8000e96:	23c0      	movs	r3, #192	; 0xc0
 8000e98:	029b      	lsls	r3, r3, #10
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d100      	bne.n	8000ea0 <HAL_GPIO_Init+0x17c>
 8000e9e:	e09a      	b.n	8000fd6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea0:	4b54      	ldr	r3, [pc, #336]	; (8000ff4 <HAL_GPIO_Init+0x2d0>)
 8000ea2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ea4:	4b53      	ldr	r3, [pc, #332]	; (8000ff4 <HAL_GPIO_Init+0x2d0>)
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000eac:	4a52      	ldr	r2, [pc, #328]	; (8000ff8 <HAL_GPIO_Init+0x2d4>)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	089b      	lsrs	r3, r3, #2
 8000eb2:	3302      	adds	r3, #2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	589b      	ldr	r3, [r3, r2]
 8000eb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	220f      	movs	r2, #15
 8000ec4:	409a      	lsls	r2, r3
 8000ec6:	0013      	movs	r3, r2
 8000ec8:	43da      	mvns	r2, r3
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	23a0      	movs	r3, #160	; 0xa0
 8000ed4:	05db      	lsls	r3, r3, #23
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d019      	beq.n	8000f0e <HAL_GPIO_Init+0x1ea>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a47      	ldr	r2, [pc, #284]	; (8000ffc <HAL_GPIO_Init+0x2d8>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d013      	beq.n	8000f0a <HAL_GPIO_Init+0x1e6>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a46      	ldr	r2, [pc, #280]	; (8001000 <HAL_GPIO_Init+0x2dc>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d00d      	beq.n	8000f06 <HAL_GPIO_Init+0x1e2>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a45      	ldr	r2, [pc, #276]	; (8001004 <HAL_GPIO_Init+0x2e0>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d007      	beq.n	8000f02 <HAL_GPIO_Init+0x1de>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a44      	ldr	r2, [pc, #272]	; (8001008 <HAL_GPIO_Init+0x2e4>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d101      	bne.n	8000efe <HAL_GPIO_Init+0x1da>
 8000efa:	2305      	movs	r3, #5
 8000efc:	e008      	b.n	8000f10 <HAL_GPIO_Init+0x1ec>
 8000efe:	2306      	movs	r3, #6
 8000f00:	e006      	b.n	8000f10 <HAL_GPIO_Init+0x1ec>
 8000f02:	2303      	movs	r3, #3
 8000f04:	e004      	b.n	8000f10 <HAL_GPIO_Init+0x1ec>
 8000f06:	2302      	movs	r3, #2
 8000f08:	e002      	b.n	8000f10 <HAL_GPIO_Init+0x1ec>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e000      	b.n	8000f10 <HAL_GPIO_Init+0x1ec>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	2103      	movs	r1, #3
 8000f14:	400a      	ands	r2, r1
 8000f16:	0092      	lsls	r2, r2, #2
 8000f18:	4093      	lsls	r3, r2
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f20:	4935      	ldr	r1, [pc, #212]	; (8000ff8 <HAL_GPIO_Init+0x2d4>)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	089b      	lsrs	r3, r3, #2
 8000f26:	3302      	adds	r3, #2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f2e:	4b37      	ldr	r3, [pc, #220]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	43da      	mvns	r2, r3
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	2380      	movs	r3, #128	; 0x80
 8000f44:	025b      	lsls	r3, r3, #9
 8000f46:	4013      	ands	r3, r2
 8000f48:	d003      	beq.n	8000f52 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f52:	4b2e      	ldr	r3, [pc, #184]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000f58:	4b2c      	ldr	r3, [pc, #176]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	43da      	mvns	r2, r3
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	2380      	movs	r3, #128	; 0x80
 8000f6e:	029b      	lsls	r3, r3, #10
 8000f70:	4013      	ands	r3, r2
 8000f72:	d003      	beq.n	8000f7c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	2380      	movs	r3, #128	; 0x80
 8000f98:	035b      	lsls	r3, r3, #13
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fa6:	4b19      	ldr	r3, [pc, #100]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000fac:	4b17      	ldr	r3, [pc, #92]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	43da      	mvns	r2, r3
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	2380      	movs	r3, #128	; 0x80
 8000fc2:	039b      	lsls	r3, r3, #14
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	; (800100c <HAL_GPIO_Init+0x2e8>)
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	40da      	lsrs	r2, r3
 8000fe4:	1e13      	subs	r3, r2, #0
 8000fe6:	d000      	beq.n	8000fea <HAL_GPIO_Init+0x2c6>
 8000fe8:	e6a8      	b.n	8000d3c <HAL_GPIO_Init+0x18>
  }
}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b006      	add	sp, #24
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40010000 	.word	0x40010000
 8000ffc:	50000400 	.word	0x50000400
 8001000:	50000800 	.word	0x50000800
 8001004:	50000c00 	.word	0x50000c00
 8001008:	50001c00 	.word	0x50001c00
 800100c:	40010400 	.word	0x40010400

08001010 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e082      	b.n	8001128 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2241      	movs	r2, #65	; 0x41
 8001026:	5c9b      	ldrb	r3, [r3, r2]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b00      	cmp	r3, #0
 800102c:	d107      	bne.n	800103e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2240      	movs	r2, #64	; 0x40
 8001032:	2100      	movs	r1, #0
 8001034:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	0018      	movs	r0, r3
 800103a:	f7ff fbc1 	bl	80007c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2241      	movs	r2, #65	; 0x41
 8001042:	2124      	movs	r1, #36	; 0x24
 8001044:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2101      	movs	r1, #1
 8001052:	438a      	bics	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685a      	ldr	r2, [r3, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4934      	ldr	r1, [pc, #208]	; (8001130 <HAL_I2C_Init+0x120>)
 8001060:	400a      	ands	r2, r1
 8001062:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	689a      	ldr	r2, [r3, #8]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4931      	ldr	r1, [pc, #196]	; (8001134 <HAL_I2C_Init+0x124>)
 8001070:	400a      	ands	r2, r1
 8001072:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d108      	bne.n	800108e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2180      	movs	r1, #128	; 0x80
 8001086:	0209      	lsls	r1, r1, #8
 8001088:	430a      	orrs	r2, r1
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	e007      	b.n	800109e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2184      	movs	r1, #132	; 0x84
 8001098:	0209      	lsls	r1, r1, #8
 800109a:	430a      	orrs	r2, r1
 800109c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d104      	bne.n	80010b0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2280      	movs	r2, #128	; 0x80
 80010ac:	0112      	lsls	r2, r2, #4
 80010ae:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	491f      	ldr	r1, [pc, #124]	; (8001138 <HAL_I2C_Init+0x128>)
 80010bc:	430a      	orrs	r2, r1
 80010be:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	68da      	ldr	r2, [r3, #12]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	491a      	ldr	r1, [pc, #104]	; (8001134 <HAL_I2C_Init+0x124>)
 80010cc:	400a      	ands	r2, r1
 80010ce:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691a      	ldr	r2, [r3, #16]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	431a      	orrs	r2, r3
 80010da:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	430a      	orrs	r2, r1
 80010e8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	69d9      	ldr	r1, [r3, #28]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a1a      	ldr	r2, [r3, #32]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2101      	movs	r1, #1
 8001106:	430a      	orrs	r2, r1
 8001108:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2241      	movs	r2, #65	; 0x41
 8001114:	2120      	movs	r1, #32
 8001116:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2242      	movs	r2, #66	; 0x42
 8001122:	2100      	movs	r1, #0
 8001124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001126:	2300      	movs	r3, #0
}
 8001128:	0018      	movs	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	b002      	add	sp, #8
 800112e:	bd80      	pop	{r7, pc}
 8001130:	f0ffffff 	.word	0xf0ffffff
 8001134:	ffff7fff 	.word	0xffff7fff
 8001138:	02008000 	.word	0x02008000

0800113c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b089      	sub	sp, #36	; 0x24
 8001140:	af02      	add	r7, sp, #8
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	000c      	movs	r4, r1
 8001146:	0010      	movs	r0, r2
 8001148:	0019      	movs	r1, r3
 800114a:	230a      	movs	r3, #10
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	1c22      	adds	r2, r4, #0
 8001150:	801a      	strh	r2, [r3, #0]
 8001152:	2308      	movs	r3, #8
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	1c02      	adds	r2, r0, #0
 8001158:	801a      	strh	r2, [r3, #0]
 800115a:	1dbb      	adds	r3, r7, #6
 800115c:	1c0a      	adds	r2, r1, #0
 800115e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2241      	movs	r2, #65	; 0x41
 8001164:	5c9b      	ldrb	r3, [r3, r2]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	2b20      	cmp	r3, #32
 800116a:	d000      	beq.n	800116e <HAL_I2C_Mem_Read+0x32>
 800116c:	e110      	b.n	8001390 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800116e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <HAL_I2C_Mem_Read+0x42>
 8001174:	232c      	movs	r3, #44	; 0x2c
 8001176:	18fb      	adds	r3, r7, r3
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	2280      	movs	r2, #128	; 0x80
 8001182:	0092      	lsls	r2, r2, #2
 8001184:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e103      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2240      	movs	r2, #64	; 0x40
 800118e:	5c9b      	ldrb	r3, [r3, r2]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d101      	bne.n	8001198 <HAL_I2C_Mem_Read+0x5c>
 8001194:	2302      	movs	r3, #2
 8001196:	e0fc      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2240      	movs	r2, #64	; 0x40
 800119c:	2101      	movs	r1, #1
 800119e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011a0:	f7ff fcde 	bl	8000b60 <HAL_GetTick>
 80011a4:	0003      	movs	r3, r0
 80011a6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	0219      	lsls	r1, r3, #8
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2319      	movs	r3, #25
 80011b4:	2201      	movs	r2, #1
 80011b6:	f000 fa93 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80011ba:	1e03      	subs	r3, r0, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e0e7      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2241      	movs	r2, #65	; 0x41
 80011c6:	2122      	movs	r1, #34	; 0x22
 80011c8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	2242      	movs	r2, #66	; 0x42
 80011ce:	2140      	movs	r1, #64	; 0x40
 80011d0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	2200      	movs	r2, #0
 80011d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	222c      	movs	r2, #44	; 0x2c
 80011e2:	18ba      	adds	r2, r7, r2
 80011e4:	8812      	ldrh	r2, [r2, #0]
 80011e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2200      	movs	r2, #0
 80011ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011ee:	1dbb      	adds	r3, r7, #6
 80011f0:	881c      	ldrh	r4, [r3, #0]
 80011f2:	2308      	movs	r3, #8
 80011f4:	18fb      	adds	r3, r7, r3
 80011f6:	881a      	ldrh	r2, [r3, #0]
 80011f8:	230a      	movs	r3, #10
 80011fa:	18fb      	adds	r3, r7, r3
 80011fc:	8819      	ldrh	r1, [r3, #0]
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	0023      	movs	r3, r4
 800120a:	f000 f9e5 	bl	80015d8 <I2C_RequestMemoryRead>
 800120e:	1e03      	subs	r3, r0, #0
 8001210:	d005      	beq.n	800121e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2240      	movs	r2, #64	; 0x40
 8001216:	2100      	movs	r1, #0
 8001218:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e0b9      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001222:	b29b      	uxth	r3, r3
 8001224:	2bff      	cmp	r3, #255	; 0xff
 8001226:	d911      	bls.n	800124c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	22ff      	movs	r2, #255	; 0xff
 800122c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001232:	b2da      	uxtb	r2, r3
 8001234:	2380      	movs	r3, #128	; 0x80
 8001236:	045c      	lsls	r4, r3, #17
 8001238:	230a      	movs	r3, #10
 800123a:	18fb      	adds	r3, r7, r3
 800123c:	8819      	ldrh	r1, [r3, #0]
 800123e:	68f8      	ldr	r0, [r7, #12]
 8001240:	4b56      	ldr	r3, [pc, #344]	; (800139c <HAL_I2C_Mem_Read+0x260>)
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	0023      	movs	r3, r4
 8001246:	f000 fb7f 	bl	8001948 <I2C_TransferConfig>
 800124a:	e012      	b.n	8001272 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001250:	b29a      	uxth	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800125a:	b2da      	uxtb	r2, r3
 800125c:	2380      	movs	r3, #128	; 0x80
 800125e:	049c      	lsls	r4, r3, #18
 8001260:	230a      	movs	r3, #10
 8001262:	18fb      	adds	r3, r7, r3
 8001264:	8819      	ldrh	r1, [r3, #0]
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	4b4c      	ldr	r3, [pc, #304]	; (800139c <HAL_I2C_Mem_Read+0x260>)
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	0023      	movs	r3, r4
 800126e:	f000 fb6b 	bl	8001948 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	0013      	movs	r3, r2
 800127c:	2200      	movs	r2, #0
 800127e:	2104      	movs	r1, #4
 8001280:	f000 fa2e 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 8001284:	1e03      	subs	r3, r0, #0
 8001286:	d001      	beq.n	800128c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e082      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012a8:	3b01      	subs	r3, #1
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d03a      	beq.n	800133e <HAL_I2C_Mem_Read+0x202>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d136      	bne.n	800133e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	0013      	movs	r3, r2
 80012da:	2200      	movs	r2, #0
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	f000 f9ff 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d001      	beq.n	80012ea <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e053      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	2bff      	cmp	r3, #255	; 0xff
 80012f2:	d911      	bls.n	8001318 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	22ff      	movs	r2, #255	; 0xff
 80012f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	045c      	lsls	r4, r3, #17
 8001304:	230a      	movs	r3, #10
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	8819      	ldrh	r1, [r3, #0]
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	2300      	movs	r3, #0
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	0023      	movs	r3, r4
 8001312:	f000 fb19 	bl	8001948 <I2C_TransferConfig>
 8001316:	e012      	b.n	800133e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800131c:	b29a      	uxth	r2, r3
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001326:	b2da      	uxtb	r2, r3
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	049c      	lsls	r4, r3, #18
 800132c:	230a      	movs	r3, #10
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	8819      	ldrh	r1, [r3, #0]
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	2300      	movs	r3, #0
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	0023      	movs	r3, r4
 800133a:	f000 fb05 	bl	8001948 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001342:	b29b      	uxth	r3, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	d194      	bne.n	8001272 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	0018      	movs	r0, r3
 8001350:	f000 fa44 	bl	80017dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001354:	1e03      	subs	r3, r0, #0
 8001356:	d001      	beq.n	800135c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e01a      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2220      	movs	r2, #32
 8001362:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	490c      	ldr	r1, [pc, #48]	; (80013a0 <HAL_I2C_Mem_Read+0x264>)
 8001370:	400a      	ands	r2, r1
 8001372:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2241      	movs	r2, #65	; 0x41
 8001378:	2120      	movs	r1, #32
 800137a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2242      	movs	r2, #66	; 0x42
 8001380:	2100      	movs	r1, #0
 8001382:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2240      	movs	r2, #64	; 0x40
 8001388:	2100      	movs	r1, #0
 800138a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800138c:	2300      	movs	r3, #0
 800138e:	e000      	b.n	8001392 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001390:	2302      	movs	r3, #2
  }
}
 8001392:	0018      	movs	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	b007      	add	sp, #28
 8001398:	bd90      	pop	{r4, r7, pc}
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	80002400 	.word	0x80002400
 80013a0:	fe00e800 	.word	0xfe00e800

080013a4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	230a      	movs	r3, #10
 80013b2:	18fb      	adds	r3, r7, r3
 80013b4:	1c0a      	adds	r2, r1, #0
 80013b6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2241      	movs	r2, #65	; 0x41
 80013c0:	5c9b      	ldrb	r3, [r3, r2]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b20      	cmp	r3, #32
 80013c6:	d000      	beq.n	80013ca <HAL_I2C_IsDeviceReady+0x26>
 80013c8:	e0fe      	b.n	80015c8 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	699a      	ldr	r2, [r3, #24]
 80013d0:	2380      	movs	r3, #128	; 0x80
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	401a      	ands	r2, r3
 80013d6:	2380      	movs	r3, #128	; 0x80
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	429a      	cmp	r2, r3
 80013dc:	d101      	bne.n	80013e2 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80013de:	2302      	movs	r3, #2
 80013e0:	e0f3      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2240      	movs	r2, #64	; 0x40
 80013e6:	5c9b      	ldrb	r3, [r3, r2]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d101      	bne.n	80013f0 <HAL_I2C_IsDeviceReady+0x4c>
 80013ec:	2302      	movs	r3, #2
 80013ee:	e0ec      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2240      	movs	r2, #64	; 0x40
 80013f4:	2101      	movs	r1, #1
 80013f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2241      	movs	r2, #65	; 0x41
 80013fc:	2124      	movs	r1, #36	; 0x24
 80013fe:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2200      	movs	r2, #0
 8001404:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	68db      	ldr	r3, [r3, #12]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d107      	bne.n	800141e <HAL_I2C_IsDeviceReady+0x7a>
 800140e:	230a      	movs	r3, #10
 8001410:	18fb      	adds	r3, r7, r3
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	059b      	lsls	r3, r3, #22
 8001416:	0d9b      	lsrs	r3, r3, #22
 8001418:	4a6e      	ldr	r2, [pc, #440]	; (80015d4 <HAL_I2C_IsDeviceReady+0x230>)
 800141a:	431a      	orrs	r2, r3
 800141c:	e007      	b.n	800142e <HAL_I2C_IsDeviceReady+0x8a>
 800141e:	230a      	movs	r3, #10
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	059b      	lsls	r3, r3, #22
 8001426:	0d9b      	lsrs	r3, r3, #22
 8001428:	22a0      	movs	r2, #160	; 0xa0
 800142a:	0192      	lsls	r2, r2, #6
 800142c:	431a      	orrs	r2, r3
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001434:	f7ff fb94 	bl	8000b60 <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	2220      	movs	r2, #32
 8001444:	4013      	ands	r3, r2
 8001446:	3b20      	subs	r3, #32
 8001448:	425a      	negs	r2, r3
 800144a:	4153      	adcs	r3, r2
 800144c:	b2da      	uxtb	r2, r3
 800144e:	231f      	movs	r3, #31
 8001450:	18fb      	adds	r3, r7, r3
 8001452:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	2210      	movs	r2, #16
 800145c:	4013      	ands	r3, r2
 800145e:	3b10      	subs	r3, #16
 8001460:	425a      	negs	r2, r3
 8001462:	4153      	adcs	r3, r2
 8001464:	b2da      	uxtb	r2, r3
 8001466:	231e      	movs	r3, #30
 8001468:	18fb      	adds	r3, r7, r3
 800146a:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800146c:	e035      	b.n	80014da <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	3301      	adds	r3, #1
 8001472:	d01a      	beq.n	80014aa <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001474:	f7ff fb74 	bl	8000b60 <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	429a      	cmp	r2, r3
 8001482:	d302      	bcc.n	800148a <HAL_I2C_IsDeviceReady+0xe6>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10f      	bne.n	80014aa <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2241      	movs	r2, #65	; 0x41
 800148e:	2120      	movs	r1, #32
 8001490:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001496:	2220      	movs	r2, #32
 8001498:	431a      	orrs	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2240      	movs	r2, #64	; 0x40
 80014a2:	2100      	movs	r1, #0
 80014a4:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e08f      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	2220      	movs	r2, #32
 80014b2:	4013      	ands	r3, r2
 80014b4:	3b20      	subs	r3, #32
 80014b6:	425a      	negs	r2, r3
 80014b8:	4153      	adcs	r3, r2
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	231f      	movs	r3, #31
 80014be:	18fb      	adds	r3, r7, r3
 80014c0:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	2210      	movs	r2, #16
 80014ca:	4013      	ands	r3, r2
 80014cc:	3b10      	subs	r3, #16
 80014ce:	425a      	negs	r2, r3
 80014d0:	4153      	adcs	r3, r2
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	231e      	movs	r3, #30
 80014d6:	18fb      	adds	r3, r7, r3
 80014d8:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80014da:	231f      	movs	r3, #31
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d104      	bne.n	80014ee <HAL_I2C_IsDeviceReady+0x14a>
 80014e4:	231e      	movs	r3, #30
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0bf      	beq.n	800146e <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2210      	movs	r2, #16
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	d01a      	beq.n	8001532 <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	0013      	movs	r3, r2
 8001506:	2200      	movs	r2, #0
 8001508:	2120      	movs	r1, #32
 800150a:	f000 f8e9 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 800150e:	1e03      	subs	r3, r0, #0
 8001510:	d001      	beq.n	8001516 <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e059      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2220      	movs	r2, #32
 800151c:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2241      	movs	r2, #65	; 0x41
 8001522:	2120      	movs	r1, #32
 8001524:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2240      	movs	r2, #64	; 0x40
 800152a:	2100      	movs	r1, #0
 800152c:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e04b      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	0013      	movs	r3, r2
 800153c:	2200      	movs	r2, #0
 800153e:	2120      	movs	r1, #32
 8001540:	f000 f8ce 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	d001      	beq.n	800154c <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e03e      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2210      	movs	r2, #16
 8001552:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2220      	movs	r2, #32
 800155a:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	429a      	cmp	r2, r3
 8001562:	d119      	bne.n	8001598 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2180      	movs	r1, #128	; 0x80
 8001570:	01c9      	lsls	r1, r1, #7
 8001572:	430a      	orrs	r2, r1
 8001574:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	68f8      	ldr	r0, [r7, #12]
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	0013      	movs	r3, r2
 8001580:	2200      	movs	r2, #0
 8001582:	2120      	movs	r1, #32
 8001584:	f000 f8ac 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 8001588:	1e03      	subs	r3, r0, #0
 800158a:	d001      	beq.n	8001590 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e01c      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2220      	movs	r2, #32
 8001596:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	3301      	adds	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d900      	bls.n	80015a8 <HAL_I2C_IsDeviceReady+0x204>
 80015a6:	e72e      	b.n	8001406 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2241      	movs	r2, #65	; 0x41
 80015ac:	2120      	movs	r1, #32
 80015ae:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b4:	2220      	movs	r2, #32
 80015b6:	431a      	orrs	r2, r3
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2240      	movs	r2, #64	; 0x40
 80015c0:	2100      	movs	r1, #0
 80015c2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 80015c8:	2302      	movs	r3, #2
  }
}
 80015ca:	0018      	movs	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	b008      	add	sp, #32
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	46c0      	nop			; (mov r8, r8)
 80015d4:	02002000 	.word	0x02002000

080015d8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af02      	add	r7, sp, #8
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	000c      	movs	r4, r1
 80015e2:	0010      	movs	r0, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	250a      	movs	r5, #10
 80015e8:	197b      	adds	r3, r7, r5
 80015ea:	1c22      	adds	r2, r4, #0
 80015ec:	801a      	strh	r2, [r3, #0]
 80015ee:	2308      	movs	r3, #8
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	1c02      	adds	r2, r0, #0
 80015f4:	801a      	strh	r2, [r3, #0]
 80015f6:	1dbb      	adds	r3, r7, #6
 80015f8:	1c0a      	adds	r2, r1, #0
 80015fa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80015fc:	1dbb      	adds	r3, r7, #6
 80015fe:	881b      	ldrh	r3, [r3, #0]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	197b      	adds	r3, r7, r5
 8001604:	8819      	ldrh	r1, [r3, #0]
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <I2C_RequestMemoryRead+0xc0>)
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2300      	movs	r3, #0
 800160e:	f000 f99b 	bl	8001948 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001614:	6a39      	ldr	r1, [r7, #32]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	0018      	movs	r0, r3
 800161a:	f000 f8a0 	bl	800175e <I2C_WaitOnTXISFlagUntilTimeout>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d001      	beq.n	8001626 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e033      	b.n	800168e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001626:	1dbb      	adds	r3, r7, #6
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d107      	bne.n	800163e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800162e:	2308      	movs	r3, #8
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	629a      	str	r2, [r3, #40]	; 0x28
 800163c:	e019      	b.n	8001672 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800163e:	2308      	movs	r3, #8
 8001640:	18fb      	adds	r3, r7, r3
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	0a1b      	lsrs	r3, r3, #8
 8001646:	b29b      	uxth	r3, r3
 8001648:	b2da      	uxtb	r2, r3
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001652:	6a39      	ldr	r1, [r7, #32]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	0018      	movs	r0, r3
 8001658:	f000 f881 	bl	800175e <I2C_WaitOnTXISFlagUntilTimeout>
 800165c:	1e03      	subs	r3, r0, #0
 800165e:	d001      	beq.n	8001664 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e014      	b.n	800168e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001664:	2308      	movs	r3, #8
 8001666:	18fb      	adds	r3, r7, r3
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001672:	6a3a      	ldr	r2, [r7, #32]
 8001674:	68f8      	ldr	r0, [r7, #12]
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	0013      	movs	r3, r2
 800167c:	2200      	movs	r2, #0
 800167e:	2140      	movs	r1, #64	; 0x40
 8001680:	f000 f82e 	bl	80016e0 <I2C_WaitOnFlagUntilTimeout>
 8001684:	1e03      	subs	r3, r0, #0
 8001686:	d001      	beq.n	800168c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e000      	b.n	800168e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	0018      	movs	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	b004      	add	sp, #16
 8001694:	bdb0      	pop	{r4, r5, r7, pc}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	80002000 	.word	0x80002000

0800169c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2202      	movs	r2, #2
 80016ac:	4013      	ands	r3, r2
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d103      	bne.n	80016ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2200      	movs	r2, #0
 80016b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2201      	movs	r2, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d007      	beq.n	80016d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	699a      	ldr	r2, [r3, #24]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2101      	movs	r1, #1
 80016d4:	430a      	orrs	r2, r1
 80016d6:	619a      	str	r2, [r3, #24]
  }
}
 80016d8:	46c0      	nop			; (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	b002      	add	sp, #8
 80016de:	bd80      	pop	{r7, pc}

080016e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016f0:	e021      	b.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	3301      	adds	r3, #1
 80016f6:	d01e      	beq.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016f8:	f7ff fa32 	bl	8000b60 <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d302      	bcc.n	800170e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d113      	bne.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	2220      	movs	r2, #32
 8001714:	431a      	orrs	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2241      	movs	r2, #65	; 0x41
 800171e:	2120      	movs	r1, #32
 8001720:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2242      	movs	r2, #66	; 0x42
 8001726:	2100      	movs	r1, #0
 8001728:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2240      	movs	r2, #64	; 0x40
 800172e:	2100      	movs	r1, #0
 8001730:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	4013      	ands	r3, r2
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	425a      	negs	r2, r3
 8001746:	4153      	adcs	r3, r2
 8001748:	b2db      	uxtb	r3, r3
 800174a:	001a      	movs	r2, r3
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d0ce      	beq.n	80016f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	0018      	movs	r0, r3
 8001758:	46bd      	mov	sp, r7
 800175a:	b004      	add	sp, #16
 800175c:	bd80      	pop	{r7, pc}

0800175e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b084      	sub	sp, #16
 8001762:	af00      	add	r7, sp, #0
 8001764:	60f8      	str	r0, [r7, #12]
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800176a:	e02b      	b.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	68b9      	ldr	r1, [r7, #8]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	0018      	movs	r0, r3
 8001774:	f000 f86e 	bl	8001854 <I2C_IsAcknowledgeFailed>
 8001778:	1e03      	subs	r3, r0, #0
 800177a:	d001      	beq.n	8001780 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e029      	b.n	80017d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	3301      	adds	r3, #1
 8001784:	d01e      	beq.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001786:	f7ff f9eb 	bl	8000b60 <HAL_GetTick>
 800178a:	0002      	movs	r2, r0
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	429a      	cmp	r2, r3
 8001794:	d302      	bcc.n	800179c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d113      	bne.n	80017c4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a0:	2220      	movs	r2, #32
 80017a2:	431a      	orrs	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2241      	movs	r2, #65	; 0x41
 80017ac:	2120      	movs	r1, #32
 80017ae:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2242      	movs	r2, #66	; 0x42
 80017b4:	2100      	movs	r1, #0
 80017b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2240      	movs	r2, #64	; 0x40
 80017bc:	2100      	movs	r1, #0
 80017be:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e007      	b.n	80017d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	2202      	movs	r2, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d1cc      	bne.n	800176c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b004      	add	sp, #16
 80017da:	bd80      	pop	{r7, pc}

080017dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017e8:	e028      	b.n	800183c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	68b9      	ldr	r1, [r7, #8]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f000 f82f 	bl	8001854 <I2C_IsAcknowledgeFailed>
 80017f6:	1e03      	subs	r3, r0, #0
 80017f8:	d001      	beq.n	80017fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e026      	b.n	800184c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017fe:	f7ff f9af 	bl	8000b60 <HAL_GetTick>
 8001802:	0002      	movs	r2, r0
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	429a      	cmp	r2, r3
 800180c:	d302      	bcc.n	8001814 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d113      	bne.n	800183c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001818:	2220      	movs	r2, #32
 800181a:	431a      	orrs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2241      	movs	r2, #65	; 0x41
 8001824:	2120      	movs	r1, #32
 8001826:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2242      	movs	r2, #66	; 0x42
 800182c:	2100      	movs	r1, #0
 800182e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2240      	movs	r2, #64	; 0x40
 8001834:	2100      	movs	r1, #0
 8001836:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e007      	b.n	800184c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2220      	movs	r2, #32
 8001844:	4013      	ands	r3, r2
 8001846:	2b20      	cmp	r3, #32
 8001848:	d1cf      	bne.n	80017ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b004      	add	sp, #16
 8001852:	bd80      	pop	{r7, pc}

08001854 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	2210      	movs	r2, #16
 8001868:	4013      	ands	r3, r2
 800186a:	2b10      	cmp	r3, #16
 800186c:	d164      	bne.n	8001938 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	049b      	lsls	r3, r3, #18
 8001878:	401a      	ands	r2, r3
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	049b      	lsls	r3, r3, #18
 800187e:	429a      	cmp	r2, r3
 8001880:	d02b      	beq.n	80018da <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685a      	ldr	r2, [r3, #4]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	01c9      	lsls	r1, r1, #7
 8001890:	430a      	orrs	r2, r1
 8001892:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001894:	e021      	b.n	80018da <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	3301      	adds	r3, #1
 800189a:	d01e      	beq.n	80018da <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800189c:	f7ff f960 	bl	8000b60 <HAL_GetTick>
 80018a0:	0002      	movs	r2, r0
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d302      	bcc.n	80018b2 <I2C_IsAcknowledgeFailed+0x5e>
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d113      	bne.n	80018da <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	2220      	movs	r2, #32
 80018b8:	431a      	orrs	r2, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2241      	movs	r2, #65	; 0x41
 80018c2:	2120      	movs	r1, #32
 80018c4:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2242      	movs	r2, #66	; 0x42
 80018ca:	2100      	movs	r1, #0
 80018cc:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2240      	movs	r2, #64	; 0x40
 80018d2:	2100      	movs	r1, #0
 80018d4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e02f      	b.n	800193a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	2220      	movs	r2, #32
 80018e2:	4013      	ands	r3, r2
 80018e4:	2b20      	cmp	r3, #32
 80018e6:	d1d6      	bne.n	8001896 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2210      	movs	r2, #16
 80018ee:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2220      	movs	r2, #32
 80018f6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	0018      	movs	r0, r3
 80018fc:	f7ff fece 	bl	800169c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	490e      	ldr	r1, [pc, #56]	; (8001944 <I2C_IsAcknowledgeFailed+0xf0>)
 800190c:	400a      	ands	r2, r1
 800190e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001914:	2204      	movs	r2, #4
 8001916:	431a      	orrs	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2241      	movs	r2, #65	; 0x41
 8001920:	2120      	movs	r1, #32
 8001922:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2242      	movs	r2, #66	; 0x42
 8001928:	2100      	movs	r1, #0
 800192a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2240      	movs	r2, #64	; 0x40
 8001930:	2100      	movs	r1, #0
 8001932:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e000      	b.n	800193a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	0018      	movs	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	b004      	add	sp, #16
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	fe00e800 	.word	0xfe00e800

08001948 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	0008      	movs	r0, r1
 8001952:	0011      	movs	r1, r2
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	240a      	movs	r4, #10
 8001958:	193b      	adds	r3, r7, r4
 800195a:	1c02      	adds	r2, r0, #0
 800195c:	801a      	strh	r2, [r3, #0]
 800195e:	2009      	movs	r0, #9
 8001960:	183b      	adds	r3, r7, r0
 8001962:	1c0a      	adds	r2, r1, #0
 8001964:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	6a3a      	ldr	r2, [r7, #32]
 800196e:	0d51      	lsrs	r1, r2, #21
 8001970:	2280      	movs	r2, #128	; 0x80
 8001972:	00d2      	lsls	r2, r2, #3
 8001974:	400a      	ands	r2, r1
 8001976:	490e      	ldr	r1, [pc, #56]	; (80019b0 <I2C_TransferConfig+0x68>)
 8001978:	430a      	orrs	r2, r1
 800197a:	43d2      	mvns	r2, r2
 800197c:	401a      	ands	r2, r3
 800197e:	0011      	movs	r1, r2
 8001980:	193b      	adds	r3, r7, r4
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	059b      	lsls	r3, r3, #22
 8001986:	0d9a      	lsrs	r2, r3, #22
 8001988:	183b      	adds	r3, r7, r0
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	0418      	lsls	r0, r3, #16
 800198e:	23ff      	movs	r3, #255	; 0xff
 8001990:	041b      	lsls	r3, r3, #16
 8001992:	4003      	ands	r3, r0
 8001994:	431a      	orrs	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	431a      	orrs	r2, r3
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	431a      	orrs	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	430a      	orrs	r2, r1
 80019a4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b005      	add	sp, #20
 80019ac:	bd90      	pop	{r4, r7, pc}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	03ff63ff 	.word	0x03ff63ff

080019b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2241      	movs	r2, #65	; 0x41
 80019c2:	5c9b      	ldrb	r3, [r3, r2]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b20      	cmp	r3, #32
 80019c8:	d138      	bne.n	8001a3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2240      	movs	r2, #64	; 0x40
 80019ce:	5c9b      	ldrb	r3, [r3, r2]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d101      	bne.n	80019d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e032      	b.n	8001a3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2240      	movs	r2, #64	; 0x40
 80019dc:	2101      	movs	r1, #1
 80019de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2241      	movs	r2, #65	; 0x41
 80019e4:	2124      	movs	r1, #36	; 0x24
 80019e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2101      	movs	r1, #1
 80019f4:	438a      	bics	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4911      	ldr	r1, [pc, #68]	; (8001a48 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6819      	ldr	r1, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2101      	movs	r1, #1
 8001a24:	430a      	orrs	r2, r1
 8001a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2241      	movs	r2, #65	; 0x41
 8001a2c:	2120      	movs	r1, #32
 8001a2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2240      	movs	r2, #64	; 0x40
 8001a34:	2100      	movs	r1, #0
 8001a36:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	e000      	b.n	8001a3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a3c:	2302      	movs	r3, #2
  }
}
 8001a3e:	0018      	movs	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	b002      	add	sp, #8
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	ffffefff 	.word	0xffffefff

08001a4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2241      	movs	r2, #65	; 0x41
 8001a5a:	5c9b      	ldrb	r3, [r3, r2]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b20      	cmp	r3, #32
 8001a60:	d139      	bne.n	8001ad6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2240      	movs	r2, #64	; 0x40
 8001a66:	5c9b      	ldrb	r3, [r3, r2]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d101      	bne.n	8001a70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	e033      	b.n	8001ad8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2240      	movs	r2, #64	; 0x40
 8001a74:	2101      	movs	r1, #1
 8001a76:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2241      	movs	r2, #65	; 0x41
 8001a7c:	2124      	movs	r1, #36	; 0x24
 8001a7e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4a11      	ldr	r2, [pc, #68]	; (8001ae0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2101      	movs	r1, #1
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2241      	movs	r2, #65	; 0x41
 8001ac6:	2120      	movs	r1, #32
 8001ac8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2240      	movs	r2, #64	; 0x40
 8001ace:	2100      	movs	r1, #0
 8001ad0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	e000      	b.n	8001ad8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ad6:	2302      	movs	r3, #2
  }
}
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b004      	add	sp, #16
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	fffff0ff 	.word	0xfffff0ff

08001ae4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae4:	b5b0      	push	{r4, r5, r7, lr}
 8001ae6:	b08a      	sub	sp, #40	; 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d102      	bne.n	8001af8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	f000 fbaf 	bl	8002256 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001af8:	4bcf      	ldr	r3, [pc, #828]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	220c      	movs	r2, #12
 8001afe:	4013      	ands	r3, r2
 8001b00:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b02:	4bcd      	ldr	r3, [pc, #820]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b04:	68da      	ldr	r2, [r3, #12]
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	025b      	lsls	r3, r3, #9
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2201      	movs	r2, #1
 8001b14:	4013      	ands	r3, r2
 8001b16:	d100      	bne.n	8001b1a <HAL_RCC_OscConfig+0x36>
 8001b18:	e07e      	b.n	8001c18 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b1a:	6a3b      	ldr	r3, [r7, #32]
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d007      	beq.n	8001b30 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	2b0c      	cmp	r3, #12
 8001b24:	d112      	bne.n	8001b4c <HAL_RCC_OscConfig+0x68>
 8001b26:	69fa      	ldr	r2, [r7, #28]
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	025b      	lsls	r3, r3, #9
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d10d      	bne.n	8001b4c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b30:	4bc1      	ldr	r3, [pc, #772]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	029b      	lsls	r3, r3, #10
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d100      	bne.n	8001b3e <HAL_RCC_OscConfig+0x5a>
 8001b3c:	e06b      	b.n	8001c16 <HAL_RCC_OscConfig+0x132>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d167      	bne.n	8001c16 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	f000 fb85 	bl	8002256 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	025b      	lsls	r3, r3, #9
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d107      	bne.n	8001b68 <HAL_RCC_OscConfig+0x84>
 8001b58:	4bb7      	ldr	r3, [pc, #732]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4bb6      	ldr	r3, [pc, #728]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b5e:	2180      	movs	r1, #128	; 0x80
 8001b60:	0249      	lsls	r1, r1, #9
 8001b62:	430a      	orrs	r2, r1
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	e027      	b.n	8001bb8 <HAL_RCC_OscConfig+0xd4>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	23a0      	movs	r3, #160	; 0xa0
 8001b6e:	02db      	lsls	r3, r3, #11
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d10e      	bne.n	8001b92 <HAL_RCC_OscConfig+0xae>
 8001b74:	4bb0      	ldr	r3, [pc, #704]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4baf      	ldr	r3, [pc, #700]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b7a:	2180      	movs	r1, #128	; 0x80
 8001b7c:	02c9      	lsls	r1, r1, #11
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	4bad      	ldr	r3, [pc, #692]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	4bac      	ldr	r3, [pc, #688]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b88:	2180      	movs	r1, #128	; 0x80
 8001b8a:	0249      	lsls	r1, r1, #9
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	e012      	b.n	8001bb8 <HAL_RCC_OscConfig+0xd4>
 8001b92:	4ba9      	ldr	r3, [pc, #676]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4ba8      	ldr	r3, [pc, #672]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001b98:	49a8      	ldr	r1, [pc, #672]	; (8001e3c <HAL_RCC_OscConfig+0x358>)
 8001b9a:	400a      	ands	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	4ba6      	ldr	r3, [pc, #664]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	025b      	lsls	r3, r3, #9
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	4ba2      	ldr	r3, [pc, #648]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4ba1      	ldr	r3, [pc, #644]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001bb2:	49a3      	ldr	r1, [pc, #652]	; (8001e40 <HAL_RCC_OscConfig+0x35c>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d015      	beq.n	8001bec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7fe ffce 	bl	8000b60 <HAL_GetTick>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bc8:	e009      	b.n	8001bde <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bca:	f7fe ffc9 	bl	8000b60 <HAL_GetTick>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b64      	cmp	r3, #100	; 0x64
 8001bd6:	d902      	bls.n	8001bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	f000 fb3c 	bl	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bde:	4b96      	ldr	r3, [pc, #600]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	2380      	movs	r3, #128	; 0x80
 8001be4:	029b      	lsls	r3, r3, #10
 8001be6:	4013      	ands	r3, r2
 8001be8:	d0ef      	beq.n	8001bca <HAL_RCC_OscConfig+0xe6>
 8001bea:	e015      	b.n	8001c18 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7fe ffb8 	bl	8000b60 <HAL_GetTick>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf6:	f7fe ffb3 	bl	8000b60 <HAL_GetTick>
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b64      	cmp	r3, #100	; 0x64
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e326      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c08:	4b8b      	ldr	r3, [pc, #556]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	029b      	lsls	r3, r3, #10
 8001c10:	4013      	ands	r3, r2
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x112>
 8001c14:	e000      	b.n	8001c18 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c16:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d100      	bne.n	8001c24 <HAL_RCC_OscConfig+0x140>
 8001c22:	e08b      	b.n	8001d3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c2a:	6a3b      	ldr	r3, [r7, #32]
 8001c2c:	2b04      	cmp	r3, #4
 8001c2e:	d005      	beq.n	8001c3c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c30:	6a3b      	ldr	r3, [r7, #32]
 8001c32:	2b0c      	cmp	r3, #12
 8001c34:	d13e      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x1d0>
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d13b      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001c3c:	4b7e      	ldr	r3, [pc, #504]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2204      	movs	r2, #4
 8001c42:	4013      	ands	r3, r2
 8001c44:	d004      	beq.n	8001c50 <HAL_RCC_OscConfig+0x16c>
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e302      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c50:	4b79      	ldr	r3, [pc, #484]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	4a7b      	ldr	r2, [pc, #492]	; (8001e44 <HAL_RCC_OscConfig+0x360>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	0019      	movs	r1, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	021a      	lsls	r2, r3, #8
 8001c60:	4b75      	ldr	r3, [pc, #468]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c62:	430a      	orrs	r2, r1
 8001c64:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c66:	4b74      	ldr	r3, [pc, #464]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2209      	movs	r2, #9
 8001c6c:	4393      	bics	r3, r2
 8001c6e:	0019      	movs	r1, r3
 8001c70:	4b71      	ldr	r3, [pc, #452]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c78:	f000 fc40 	bl	80024fc <HAL_RCC_GetSysClockFreq>
 8001c7c:	0001      	movs	r1, r0
 8001c7e:	4b6e      	ldr	r3, [pc, #440]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	091b      	lsrs	r3, r3, #4
 8001c84:	220f      	movs	r2, #15
 8001c86:	4013      	ands	r3, r2
 8001c88:	4a6f      	ldr	r2, [pc, #444]	; (8001e48 <HAL_RCC_OscConfig+0x364>)
 8001c8a:	5cd3      	ldrb	r3, [r2, r3]
 8001c8c:	000a      	movs	r2, r1
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	4b6e      	ldr	r3, [pc, #440]	; (8001e4c <HAL_RCC_OscConfig+0x368>)
 8001c92:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001c94:	4b6e      	ldr	r3, [pc, #440]	; (8001e50 <HAL_RCC_OscConfig+0x36c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2513      	movs	r5, #19
 8001c9a:	197c      	adds	r4, r7, r5
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	f7fe ff19 	bl	8000ad4 <HAL_InitTick>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001ca6:	197b      	adds	r3, r7, r5
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d046      	beq.n	8001d3c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001cae:	197b      	adds	r3, r7, r5
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	e2d0      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d027      	beq.n	8001d0a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001cba:	4b5f      	ldr	r3, [pc, #380]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2209      	movs	r2, #9
 8001cc0:	4393      	bics	r3, r2
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	4b5c      	ldr	r3, [pc, #368]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7fe ff48 	bl	8000b60 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd6:	f7fe ff43 	bl	8000b60 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e2b6      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ce8:	4b53      	ldr	r3, [pc, #332]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2204      	movs	r2, #4
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d0f1      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf2:	4b51      	ldr	r3, [pc, #324]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	4a53      	ldr	r2, [pc, #332]	; (8001e44 <HAL_RCC_OscConfig+0x360>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	0019      	movs	r1, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	021a      	lsls	r2, r3, #8
 8001d02:	4b4d      	ldr	r3, [pc, #308]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d04:	430a      	orrs	r2, r1
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	e018      	b.n	8001d3c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d0a:	4b4b      	ldr	r3, [pc, #300]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	4b4a      	ldr	r3, [pc, #296]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d10:	2101      	movs	r1, #1
 8001d12:	438a      	bics	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7fe ff23 	bl	8000b60 <HAL_GetTick>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d20:	f7fe ff1e 	bl	8000b60 <HAL_GetTick>
 8001d24:	0002      	movs	r2, r0
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e291      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d32:	4b41      	ldr	r3, [pc, #260]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2204      	movs	r2, #4
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d1f1      	bne.n	8001d20 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2210      	movs	r2, #16
 8001d42:	4013      	ands	r3, r2
 8001d44:	d100      	bne.n	8001d48 <HAL_RCC_OscConfig+0x264>
 8001d46:	e0a1      	b.n	8001e8c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d48:	6a3b      	ldr	r3, [r7, #32]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d140      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d4e:	4b3a      	ldr	r3, [pc, #232]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d005      	beq.n	8001d66 <HAL_RCC_OscConfig+0x282>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e277      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	4a3a      	ldr	r2, [pc, #232]	; (8001e54 <HAL_RCC_OscConfig+0x370>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	0019      	movs	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d74:	4b30      	ldr	r3, [pc, #192]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d76:	430a      	orrs	r2, r1
 8001d78:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	0a19      	lsrs	r1, r3, #8
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	061a      	lsls	r2, r3, #24
 8001d88:	4b2b      	ldr	r3, [pc, #172]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	0b5b      	lsrs	r3, r3, #13
 8001d94:	3301      	adds	r3, #1
 8001d96:	2280      	movs	r2, #128	; 0x80
 8001d98:	0212      	lsls	r2, r2, #8
 8001d9a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001d9c:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	091b      	lsrs	r3, r3, #4
 8001da2:	210f      	movs	r1, #15
 8001da4:	400b      	ands	r3, r1
 8001da6:	4928      	ldr	r1, [pc, #160]	; (8001e48 <HAL_RCC_OscConfig+0x364>)
 8001da8:	5ccb      	ldrb	r3, [r1, r3]
 8001daa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001dac:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <HAL_RCC_OscConfig+0x368>)
 8001dae:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001db0:	4b27      	ldr	r3, [pc, #156]	; (8001e50 <HAL_RCC_OscConfig+0x36c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2513      	movs	r5, #19
 8001db6:	197c      	adds	r4, r7, r5
 8001db8:	0018      	movs	r0, r3
 8001dba:	f7fe fe8b 	bl	8000ad4 <HAL_InitTick>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001dc2:	197b      	adds	r3, r7, r5
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d060      	beq.n	8001e8c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001dca:	197b      	adds	r3, r7, r5
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	e242      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69db      	ldr	r3, [r3, #28]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d03f      	beq.n	8001e58 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001dd8:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001dde:	2180      	movs	r1, #128	; 0x80
 8001de0:	0049      	lsls	r1, r1, #1
 8001de2:	430a      	orrs	r2, r1
 8001de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de6:	f7fe febb 	bl	8000b60 <HAL_GetTick>
 8001dea:	0003      	movs	r3, r0
 8001dec:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001df0:	f7fe feb6 	bl	8000b60 <HAL_GetTick>
 8001df4:	0002      	movs	r2, r0
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e229      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	2380      	movs	r3, #128	; 0x80
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <HAL_RCC_OscConfig+0x370>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	0019      	movs	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e22:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	021b      	lsls	r3, r3, #8
 8001e28:	0a19      	lsrs	r1, r3, #8
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	061a      	lsls	r2, r3, #24
 8001e30:	4b01      	ldr	r3, [pc, #4]	; (8001e38 <HAL_RCC_OscConfig+0x354>)
 8001e32:	430a      	orrs	r2, r1
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	e029      	b.n	8001e8c <HAL_RCC_OscConfig+0x3a8>
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	fffeffff 	.word	0xfffeffff
 8001e40:	fffbffff 	.word	0xfffbffff
 8001e44:	ffffe0ff 	.word	0xffffe0ff
 8001e48:	0800447c 	.word	0x0800447c
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004
 8001e54:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e58:	4bbd      	ldr	r3, [pc, #756]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4bbc      	ldr	r3, [pc, #752]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001e5e:	49bd      	ldr	r1, [pc, #756]	; (8002154 <HAL_RCC_OscConfig+0x670>)
 8001e60:	400a      	ands	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7fe fe7c 	bl	8000b60 <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6e:	f7fe fe77 	bl	8000b60 <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e1ea      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e80:	4bb3      	ldr	r3, [pc, #716]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2380      	movs	r3, #128	; 0x80
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d1f0      	bne.n	8001e6e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2208      	movs	r2, #8
 8001e92:	4013      	ands	r3, r2
 8001e94:	d036      	beq.n	8001f04 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d019      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e9e:	4bac      	ldr	r3, [pc, #688]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ea0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ea2:	4bab      	ldr	r3, [pc, #684]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eaa:	f7fe fe59 	bl	8000b60 <HAL_GetTick>
 8001eae:	0003      	movs	r3, r0
 8001eb0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eb4:	f7fe fe54 	bl	8000b60 <HAL_GetTick>
 8001eb8:	0002      	movs	r2, r0
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e1c7      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ec6:	4ba2      	ldr	r3, [pc, #648]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eca:	2202      	movs	r2, #2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d0f1      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x3d0>
 8001ed0:	e018      	b.n	8001f04 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ed2:	4b9f      	ldr	r3, [pc, #636]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ed4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ed6:	4b9e      	ldr	r3, [pc, #632]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ed8:	2101      	movs	r1, #1
 8001eda:	438a      	bics	r2, r1
 8001edc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ede:	f7fe fe3f 	bl	8000b60 <HAL_GetTick>
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee8:	f7fe fe3a 	bl	8000b60 <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e1ad      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001efa:	4b95      	ldr	r3, [pc, #596]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001efe:	2202      	movs	r2, #2
 8001f00:	4013      	ands	r3, r2
 8001f02:	d1f1      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2204      	movs	r2, #4
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d100      	bne.n	8001f10 <HAL_RCC_OscConfig+0x42c>
 8001f0e:	e0ae      	b.n	800206e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f10:	2027      	movs	r0, #39	; 0x27
 8001f12:	183b      	adds	r3, r7, r0
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f18:	4b8d      	ldr	r3, [pc, #564]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001f1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f1c:	2380      	movs	r3, #128	; 0x80
 8001f1e:	055b      	lsls	r3, r3, #21
 8001f20:	4013      	ands	r3, r2
 8001f22:	d109      	bne.n	8001f38 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f24:	4b8a      	ldr	r3, [pc, #552]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001f26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f28:	4b89      	ldr	r3, [pc, #548]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	0549      	lsls	r1, r1, #21
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f32:	183b      	adds	r3, r7, r0
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f38:	4b87      	ldr	r3, [pc, #540]	; (8002158 <HAL_RCC_OscConfig+0x674>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4013      	ands	r3, r2
 8001f42:	d11a      	bne.n	8001f7a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f44:	4b84      	ldr	r3, [pc, #528]	; (8002158 <HAL_RCC_OscConfig+0x674>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b83      	ldr	r3, [pc, #524]	; (8002158 <HAL_RCC_OscConfig+0x674>)
 8001f4a:	2180      	movs	r1, #128	; 0x80
 8001f4c:	0049      	lsls	r1, r1, #1
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f52:	f7fe fe05 	bl	8000b60 <HAL_GetTick>
 8001f56:	0003      	movs	r3, r0
 8001f58:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5c:	f7fe fe00 	bl	8000b60 <HAL_GetTick>
 8001f60:	0002      	movs	r2, r0
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b64      	cmp	r3, #100	; 0x64
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e173      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6e:	4b7a      	ldr	r3, [pc, #488]	; (8002158 <HAL_RCC_OscConfig+0x674>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4013      	ands	r3, r2
 8001f78:	d0f0      	beq.n	8001f5c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689a      	ldr	r2, [r3, #8]
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d107      	bne.n	8001f96 <HAL_RCC_OscConfig+0x4b2>
 8001f86:	4b72      	ldr	r3, [pc, #456]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001f88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f8a:	4b71      	ldr	r3, [pc, #452]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	0049      	lsls	r1, r1, #1
 8001f90:	430a      	orrs	r2, r1
 8001f92:	651a      	str	r2, [r3, #80]	; 0x50
 8001f94:	e031      	b.n	8001ffa <HAL_RCC_OscConfig+0x516>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4d4>
 8001f9e:	4b6c      	ldr	r3, [pc, #432]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fa0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fa2:	4b6b      	ldr	r3, [pc, #428]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fa4:	496b      	ldr	r1, [pc, #428]	; (8002154 <HAL_RCC_OscConfig+0x670>)
 8001fa6:	400a      	ands	r2, r1
 8001fa8:	651a      	str	r2, [r3, #80]	; 0x50
 8001faa:	4b69      	ldr	r3, [pc, #420]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fae:	4b68      	ldr	r3, [pc, #416]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fb0:	496a      	ldr	r1, [pc, #424]	; (800215c <HAL_RCC_OscConfig+0x678>)
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	651a      	str	r2, [r3, #80]	; 0x50
 8001fb6:	e020      	b.n	8001ffa <HAL_RCC_OscConfig+0x516>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689a      	ldr	r2, [r3, #8]
 8001fbc:	23a0      	movs	r3, #160	; 0xa0
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d10e      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x4fe>
 8001fc4:	4b62      	ldr	r3, [pc, #392]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fc6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fc8:	4b61      	ldr	r3, [pc, #388]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fca:	2180      	movs	r1, #128	; 0x80
 8001fcc:	00c9      	lsls	r1, r1, #3
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	651a      	str	r2, [r3, #80]	; 0x50
 8001fd2:	4b5f      	ldr	r3, [pc, #380]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fd6:	4b5e      	ldr	r3, [pc, #376]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fd8:	2180      	movs	r1, #128	; 0x80
 8001fda:	0049      	lsls	r1, r1, #1
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	651a      	str	r2, [r3, #80]	; 0x50
 8001fe0:	e00b      	b.n	8001ffa <HAL_RCC_OscConfig+0x516>
 8001fe2:	4b5b      	ldr	r3, [pc, #364]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fe4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fe6:	4b5a      	ldr	r3, [pc, #360]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001fe8:	495a      	ldr	r1, [pc, #360]	; (8002154 <HAL_RCC_OscConfig+0x670>)
 8001fea:	400a      	ands	r2, r1
 8001fec:	651a      	str	r2, [r3, #80]	; 0x50
 8001fee:	4b58      	ldr	r3, [pc, #352]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ff0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ff2:	4b57      	ldr	r3, [pc, #348]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8001ff4:	4959      	ldr	r1, [pc, #356]	; (800215c <HAL_RCC_OscConfig+0x678>)
 8001ff6:	400a      	ands	r2, r1
 8001ff8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d015      	beq.n	800202e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002002:	f7fe fdad 	bl	8000b60 <HAL_GetTick>
 8002006:	0003      	movs	r3, r0
 8002008:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800200a:	e009      	b.n	8002020 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800200c:	f7fe fda8 	bl	8000b60 <HAL_GetTick>
 8002010:	0002      	movs	r2, r0
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	4a52      	ldr	r2, [pc, #328]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e11a      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002020:	4b4b      	ldr	r3, [pc, #300]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002022:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002024:	2380      	movs	r3, #128	; 0x80
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4013      	ands	r3, r2
 800202a:	d0ef      	beq.n	800200c <HAL_RCC_OscConfig+0x528>
 800202c:	e014      	b.n	8002058 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202e:	f7fe fd97 	bl	8000b60 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002036:	e009      	b.n	800204c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002038:	f7fe fd92 	bl	8000b60 <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	4a47      	ldr	r2, [pc, #284]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e104      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800204c:	4b40      	ldr	r3, [pc, #256]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 800204e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4013      	ands	r3, r2
 8002056:	d1ef      	bne.n	8002038 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002058:	2327      	movs	r3, #39	; 0x27
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d105      	bne.n	800206e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002062:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002064:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002066:	4b3a      	ldr	r3, [pc, #232]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002068:	493e      	ldr	r1, [pc, #248]	; (8002164 <HAL_RCC_OscConfig+0x680>)
 800206a:	400a      	ands	r2, r1
 800206c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2220      	movs	r2, #32
 8002074:	4013      	ands	r3, r2
 8002076:	d049      	beq.n	800210c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d026      	beq.n	80020ce <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002080:	4b33      	ldr	r3, [pc, #204]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	4b32      	ldr	r3, [pc, #200]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002086:	2101      	movs	r1, #1
 8002088:	430a      	orrs	r2, r1
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	4b30      	ldr	r3, [pc, #192]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 800208e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002090:	4b2f      	ldr	r3, [pc, #188]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002092:	2101      	movs	r1, #1
 8002094:	430a      	orrs	r2, r1
 8002096:	635a      	str	r2, [r3, #52]	; 0x34
 8002098:	4b33      	ldr	r3, [pc, #204]	; (8002168 <HAL_RCC_OscConfig+0x684>)
 800209a:	6a1a      	ldr	r2, [r3, #32]
 800209c:	4b32      	ldr	r3, [pc, #200]	; (8002168 <HAL_RCC_OscConfig+0x684>)
 800209e:	2180      	movs	r1, #128	; 0x80
 80020a0:	0189      	lsls	r1, r1, #6
 80020a2:	430a      	orrs	r2, r1
 80020a4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a6:	f7fe fd5b 	bl	8000b60 <HAL_GetTick>
 80020aa:	0003      	movs	r3, r0
 80020ac:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020b0:	f7fe fd56 	bl	8000b60 <HAL_GetTick>
 80020b4:	0002      	movs	r2, r0
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e0c9      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020c2:	4b23      	ldr	r3, [pc, #140]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2202      	movs	r2, #2
 80020c8:	4013      	ands	r3, r2
 80020ca:	d0f1      	beq.n	80020b0 <HAL_RCC_OscConfig+0x5cc>
 80020cc:	e01e      	b.n	800210c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80020ce:	4b20      	ldr	r3, [pc, #128]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	4b1f      	ldr	r3, [pc, #124]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 80020d4:	2101      	movs	r1, #1
 80020d6:	438a      	bics	r2, r1
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	4b23      	ldr	r3, [pc, #140]	; (8002168 <HAL_RCC_OscConfig+0x684>)
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	4b22      	ldr	r3, [pc, #136]	; (8002168 <HAL_RCC_OscConfig+0x684>)
 80020e0:	4922      	ldr	r1, [pc, #136]	; (800216c <HAL_RCC_OscConfig+0x688>)
 80020e2:	400a      	ands	r2, r1
 80020e4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e6:	f7fe fd3b 	bl	8000b60 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020f0:	f7fe fd36 	bl	8000b60 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e0a9      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002102:	4b13      	ldr	r3, [pc, #76]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	2202      	movs	r2, #2
 8002108:	4013      	ands	r3, r2
 800210a:	d1f1      	bne.n	80020f0 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	2b00      	cmp	r3, #0
 8002112:	d100      	bne.n	8002116 <HAL_RCC_OscConfig+0x632>
 8002114:	e09e      	b.n	8002254 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	2b0c      	cmp	r3, #12
 800211a:	d100      	bne.n	800211e <HAL_RCC_OscConfig+0x63a>
 800211c:	e077      	b.n	800220e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	2b02      	cmp	r3, #2
 8002124:	d158      	bne.n	80021d8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002126:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <HAL_RCC_OscConfig+0x66c>)
 800212c:	4910      	ldr	r1, [pc, #64]	; (8002170 <HAL_RCC_OscConfig+0x68c>)
 800212e:	400a      	ands	r2, r1
 8002130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002132:	f7fe fd15 	bl	8000b60 <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800213a:	e01b      	b.n	8002174 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800213c:	f7fe fd10 	bl	8000b60 <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d914      	bls.n	8002174 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e083      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	40021000 	.word	0x40021000
 8002154:	fffffeff 	.word	0xfffffeff
 8002158:	40007000 	.word	0x40007000
 800215c:	fffffbff 	.word	0xfffffbff
 8002160:	00001388 	.word	0x00001388
 8002164:	efffffff 	.word	0xefffffff
 8002168:	40010000 	.word	0x40010000
 800216c:	ffffdfff 	.word	0xffffdfff
 8002170:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002174:	4b3a      	ldr	r3, [pc, #232]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	2380      	movs	r3, #128	; 0x80
 800217a:	049b      	lsls	r3, r3, #18
 800217c:	4013      	ands	r3, r2
 800217e:	d1dd      	bne.n	800213c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002180:	4b37      	ldr	r3, [pc, #220]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	4a37      	ldr	r2, [pc, #220]	; (8002264 <HAL_RCC_OscConfig+0x780>)
 8002186:	4013      	ands	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002198:	431a      	orrs	r2, r3
 800219a:	4b31      	ldr	r3, [pc, #196]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 800219c:	430a      	orrs	r2, r1
 800219e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a0:	4b2f      	ldr	r3, [pc, #188]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4b2e      	ldr	r3, [pc, #184]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 80021a6:	2180      	movs	r1, #128	; 0x80
 80021a8:	0449      	lsls	r1, r1, #17
 80021aa:	430a      	orrs	r2, r1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7fe fcd7 	bl	8000b60 <HAL_GetTick>
 80021b2:	0003      	movs	r3, r0
 80021b4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b8:	f7fe fcd2 	bl	8000b60 <HAL_GetTick>
 80021bc:	0002      	movs	r2, r0
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e045      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80021ca:	4b25      	ldr	r3, [pc, #148]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	049b      	lsls	r3, r3, #18
 80021d2:	4013      	ands	r3, r2
 80021d4:	d0f0      	beq.n	80021b8 <HAL_RCC_OscConfig+0x6d4>
 80021d6:	e03d      	b.n	8002254 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d8:	4b21      	ldr	r3, [pc, #132]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4b20      	ldr	r3, [pc, #128]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 80021de:	4922      	ldr	r1, [pc, #136]	; (8002268 <HAL_RCC_OscConfig+0x784>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7fe fcbc 	bl	8000b60 <HAL_GetTick>
 80021e8:	0003      	movs	r3, r0
 80021ea:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ee:	f7fe fcb7 	bl	8000b60 <HAL_GetTick>
 80021f2:	0002      	movs	r2, r0
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e02a      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002200:	4b17      	ldr	r3, [pc, #92]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	049b      	lsls	r3, r3, #18
 8002208:	4013      	ands	r3, r2
 800220a:	d1f0      	bne.n	80021ee <HAL_RCC_OscConfig+0x70a>
 800220c:	e022      	b.n	8002254 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e01d      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <HAL_RCC_OscConfig+0x77c>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002220:	69fa      	ldr	r2, [r7, #28]
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	025b      	lsls	r3, r3, #9
 8002226:	401a      	ands	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222c:	429a      	cmp	r2, r3
 800222e:	d10f      	bne.n	8002250 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002230:	69fa      	ldr	r2, [r7, #28]
 8002232:	23f0      	movs	r3, #240	; 0xf0
 8002234:	039b      	lsls	r3, r3, #14
 8002236:	401a      	ands	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223c:	429a      	cmp	r2, r3
 800223e:	d107      	bne.n	8002250 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002240:	69fa      	ldr	r2, [r7, #28]
 8002242:	23c0      	movs	r3, #192	; 0xc0
 8002244:	041b      	lsls	r3, r3, #16
 8002246:	401a      	ands	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800224c:	429a      	cmp	r2, r3
 800224e:	d001      	beq.n	8002254 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	0018      	movs	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	b00a      	add	sp, #40	; 0x28
 800225c:	bdb0      	pop	{r4, r5, r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	40021000 	.word	0x40021000
 8002264:	ff02ffff 	.word	0xff02ffff
 8002268:	feffffff 	.word	0xfeffffff

0800226c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800226c:	b5b0      	push	{r4, r5, r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e128      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002280:	4b96      	ldr	r3, [pc, #600]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2201      	movs	r2, #1
 8002286:	4013      	ands	r3, r2
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d91e      	bls.n	80022cc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b93      	ldr	r3, [pc, #588]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2201      	movs	r2, #1
 8002294:	4393      	bics	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	4b90      	ldr	r3, [pc, #576]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022a0:	f7fe fc5e 	bl	8000b60 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022a8:	e009      	b.n	80022be <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022aa:	f7fe fc59 	bl	8000b60 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	4a8a      	ldr	r2, [pc, #552]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e109      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022be:	4b87      	ldr	r3, [pc, #540]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2201      	movs	r2, #1
 80022c4:	4013      	ands	r3, r2
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1ee      	bne.n	80022aa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2202      	movs	r2, #2
 80022d2:	4013      	ands	r3, r2
 80022d4:	d009      	beq.n	80022ea <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d6:	4b83      	ldr	r3, [pc, #524]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	22f0      	movs	r2, #240	; 0xf0
 80022dc:	4393      	bics	r3, r2
 80022de:	0019      	movs	r1, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	4b7f      	ldr	r3, [pc, #508]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 80022e6:	430a      	orrs	r2, r1
 80022e8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2201      	movs	r2, #1
 80022f0:	4013      	ands	r3, r2
 80022f2:	d100      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x8a>
 80022f4:	e089      	b.n	800240a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d107      	bne.n	800230e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022fe:	4b79      	ldr	r3, [pc, #484]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	029b      	lsls	r3, r3, #10
 8002306:	4013      	ands	r3, r2
 8002308:	d120      	bne.n	800234c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e0e1      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b03      	cmp	r3, #3
 8002314:	d107      	bne.n	8002326 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002316:	4b73      	ldr	r3, [pc, #460]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	2380      	movs	r3, #128	; 0x80
 800231c:	049b      	lsls	r3, r3, #18
 800231e:	4013      	ands	r3, r2
 8002320:	d114      	bne.n	800234c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0d5      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d106      	bne.n	800233c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800232e:	4b6d      	ldr	r3, [pc, #436]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2204      	movs	r2, #4
 8002334:	4013      	ands	r3, r2
 8002336:	d109      	bne.n	800234c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0ca      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800233c:	4b69      	ldr	r3, [pc, #420]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4013      	ands	r3, r2
 8002346:	d101      	bne.n	800234c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0c2      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800234c:	4b65      	ldr	r3, [pc, #404]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	2203      	movs	r2, #3
 8002352:	4393      	bics	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	4b62      	ldr	r3, [pc, #392]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 800235c:	430a      	orrs	r2, r1
 800235e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002360:	f7fe fbfe 	bl	8000b60 <HAL_GetTick>
 8002364:	0003      	movs	r3, r0
 8002366:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b02      	cmp	r3, #2
 800236e:	d111      	bne.n	8002394 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002370:	e009      	b.n	8002386 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002372:	f7fe fbf5 	bl	8000b60 <HAL_GetTick>
 8002376:	0002      	movs	r2, r0
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	4a58      	ldr	r2, [pc, #352]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e0a5      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002386:	4b57      	ldr	r3, [pc, #348]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	220c      	movs	r2, #12
 800238c:	4013      	ands	r3, r2
 800238e:	2b08      	cmp	r3, #8
 8002390:	d1ef      	bne.n	8002372 <HAL_RCC_ClockConfig+0x106>
 8002392:	e03a      	b.n	800240a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b03      	cmp	r3, #3
 800239a:	d111      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800239c:	e009      	b.n	80023b2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800239e:	f7fe fbdf 	bl	8000b60 <HAL_GetTick>
 80023a2:	0002      	movs	r2, r0
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	4a4d      	ldr	r2, [pc, #308]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e08f      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b2:	4b4c      	ldr	r3, [pc, #304]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	220c      	movs	r2, #12
 80023b8:	4013      	ands	r3, r2
 80023ba:	2b0c      	cmp	r3, #12
 80023bc:	d1ef      	bne.n	800239e <HAL_RCC_ClockConfig+0x132>
 80023be:	e024      	b.n	800240a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d11b      	bne.n	8002400 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023c8:	e009      	b.n	80023de <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ca:	f7fe fbc9 	bl	8000b60 <HAL_GetTick>
 80023ce:	0002      	movs	r2, r0
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	4a42      	ldr	r2, [pc, #264]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e079      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023de:	4b41      	ldr	r3, [pc, #260]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	220c      	movs	r2, #12
 80023e4:	4013      	ands	r3, r2
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d1ef      	bne.n	80023ca <HAL_RCC_ClockConfig+0x15e>
 80023ea:	e00e      	b.n	800240a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ec:	f7fe fbb8 	bl	8000b60 <HAL_GetTick>
 80023f0:	0002      	movs	r2, r0
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	4a3a      	ldr	r2, [pc, #232]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e068      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002400:	4b38      	ldr	r3, [pc, #224]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	220c      	movs	r2, #12
 8002406:	4013      	ands	r3, r2
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800240a:	4b34      	ldr	r3, [pc, #208]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2201      	movs	r2, #1
 8002410:	4013      	ands	r3, r2
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d21e      	bcs.n	8002456 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002418:	4b30      	ldr	r3, [pc, #192]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	4393      	bics	r3, r2
 8002420:	0019      	movs	r1, r3
 8002422:	4b2e      	ldr	r3, [pc, #184]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800242a:	f7fe fb99 	bl	8000b60 <HAL_GetTick>
 800242e:	0003      	movs	r3, r0
 8002430:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	e009      	b.n	8002448 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002434:	f7fe fb94 	bl	8000b60 <HAL_GetTick>
 8002438:	0002      	movs	r2, r0
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	4a28      	ldr	r2, [pc, #160]	; (80024e0 <HAL_RCC_ClockConfig+0x274>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e044      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002448:	4b24      	ldr	r3, [pc, #144]	; (80024dc <HAL_RCC_ClockConfig+0x270>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2201      	movs	r2, #1
 800244e:	4013      	ands	r3, r2
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d1ee      	bne.n	8002434 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2204      	movs	r2, #4
 800245c:	4013      	ands	r3, r2
 800245e:	d009      	beq.n	8002474 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4a20      	ldr	r2, [pc, #128]	; (80024e8 <HAL_RCC_ClockConfig+0x27c>)
 8002466:	4013      	ands	r3, r2
 8002468:	0019      	movs	r1, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	4b1d      	ldr	r3, [pc, #116]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002470:	430a      	orrs	r2, r1
 8002472:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2208      	movs	r2, #8
 800247a:	4013      	ands	r3, r2
 800247c:	d00a      	beq.n	8002494 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800247e:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	4a1a      	ldr	r2, [pc, #104]	; (80024ec <HAL_RCC_ClockConfig+0x280>)
 8002484:	4013      	ands	r3, r2
 8002486:	0019      	movs	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	00da      	lsls	r2, r3, #3
 800248e:	4b15      	ldr	r3, [pc, #84]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 8002490:	430a      	orrs	r2, r1
 8002492:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002494:	f000 f832 	bl	80024fc <HAL_RCC_GetSysClockFreq>
 8002498:	0001      	movs	r1, r0
 800249a:	4b12      	ldr	r3, [pc, #72]	; (80024e4 <HAL_RCC_ClockConfig+0x278>)
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	091b      	lsrs	r3, r3, #4
 80024a0:	220f      	movs	r2, #15
 80024a2:	4013      	ands	r3, r2
 80024a4:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <HAL_RCC_ClockConfig+0x284>)
 80024a6:	5cd3      	ldrb	r3, [r2, r3]
 80024a8:	000a      	movs	r2, r1
 80024aa:	40da      	lsrs	r2, r3
 80024ac:	4b11      	ldr	r3, [pc, #68]	; (80024f4 <HAL_RCC_ClockConfig+0x288>)
 80024ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <HAL_RCC_ClockConfig+0x28c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	250b      	movs	r5, #11
 80024b6:	197c      	adds	r4, r7, r5
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7fe fb0b 	bl	8000ad4 <HAL_InitTick>
 80024be:	0003      	movs	r3, r0
 80024c0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80024c2:	197b      	adds	r3, r7, r5
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80024ca:	197b      	adds	r3, r7, r5
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	e000      	b.n	80024d2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b004      	add	sp, #16
 80024d8:	bdb0      	pop	{r4, r5, r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	40022000 	.word	0x40022000
 80024e0:	00001388 	.word	0x00001388
 80024e4:	40021000 	.word	0x40021000
 80024e8:	fffff8ff 	.word	0xfffff8ff
 80024ec:	ffffc7ff 	.word	0xffffc7ff
 80024f0:	0800447c 	.word	0x0800447c
 80024f4:	20000000 	.word	0x20000000
 80024f8:	20000004 	.word	0x20000004

080024fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024fc:	b5b0      	push	{r4, r5, r7, lr}
 80024fe:	b08e      	sub	sp, #56	; 0x38
 8002500:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002502:	4b4c      	ldr	r3, [pc, #304]	; (8002634 <HAL_RCC_GetSysClockFreq+0x138>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002508:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800250a:	230c      	movs	r3, #12
 800250c:	4013      	ands	r3, r2
 800250e:	2b0c      	cmp	r3, #12
 8002510:	d014      	beq.n	800253c <HAL_RCC_GetSysClockFreq+0x40>
 8002512:	d900      	bls.n	8002516 <HAL_RCC_GetSysClockFreq+0x1a>
 8002514:	e07b      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x112>
 8002516:	2b04      	cmp	r3, #4
 8002518:	d002      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x24>
 800251a:	2b08      	cmp	r3, #8
 800251c:	d00b      	beq.n	8002536 <HAL_RCC_GetSysClockFreq+0x3a>
 800251e:	e076      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002520:	4b44      	ldr	r3, [pc, #272]	; (8002634 <HAL_RCC_GetSysClockFreq+0x138>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2210      	movs	r2, #16
 8002526:	4013      	ands	r3, r2
 8002528:	d002      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800252a:	4b43      	ldr	r3, [pc, #268]	; (8002638 <HAL_RCC_GetSysClockFreq+0x13c>)
 800252c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800252e:	e07c      	b.n	800262a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002530:	4b42      	ldr	r3, [pc, #264]	; (800263c <HAL_RCC_GetSysClockFreq+0x140>)
 8002532:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002534:	e079      	b.n	800262a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002536:	4b42      	ldr	r3, [pc, #264]	; (8002640 <HAL_RCC_GetSysClockFreq+0x144>)
 8002538:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800253a:	e076      	b.n	800262a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800253c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253e:	0c9a      	lsrs	r2, r3, #18
 8002540:	230f      	movs	r3, #15
 8002542:	401a      	ands	r2, r3
 8002544:	4b3f      	ldr	r3, [pc, #252]	; (8002644 <HAL_RCC_GetSysClockFreq+0x148>)
 8002546:	5c9b      	ldrb	r3, [r3, r2]
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800254a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800254c:	0d9a      	lsrs	r2, r3, #22
 800254e:	2303      	movs	r3, #3
 8002550:	4013      	ands	r3, r2
 8002552:	3301      	adds	r3, #1
 8002554:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002556:	4b37      	ldr	r3, [pc, #220]	; (8002634 <HAL_RCC_GetSysClockFreq+0x138>)
 8002558:	68da      	ldr	r2, [r3, #12]
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	025b      	lsls	r3, r3, #9
 800255e:	4013      	ands	r3, r2
 8002560:	d01a      	beq.n	8002598 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
 800256a:	4a35      	ldr	r2, [pc, #212]	; (8002640 <HAL_RCC_GetSysClockFreq+0x144>)
 800256c:	2300      	movs	r3, #0
 800256e:	69b8      	ldr	r0, [r7, #24]
 8002570:	69f9      	ldr	r1, [r7, #28]
 8002572:	f7fd fe7f 	bl	8000274 <__aeabi_lmul>
 8002576:	0002      	movs	r2, r0
 8002578:	000b      	movs	r3, r1
 800257a:	0010      	movs	r0, r2
 800257c:	0019      	movs	r1, r3
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	613b      	str	r3, [r7, #16]
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f7fd fe53 	bl	8000234 <__aeabi_uldivmod>
 800258e:	0002      	movs	r2, r0
 8002590:	000b      	movs	r3, r1
 8002592:	0013      	movs	r3, r2
 8002594:	637b      	str	r3, [r7, #52]	; 0x34
 8002596:	e037      	b.n	8002608 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002598:	4b26      	ldr	r3, [pc, #152]	; (8002634 <HAL_RCC_GetSysClockFreq+0x138>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2210      	movs	r2, #16
 800259e:	4013      	ands	r3, r2
 80025a0:	d01a      	beq.n	80025d8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80025a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	4a23      	ldr	r2, [pc, #140]	; (8002638 <HAL_RCC_GetSysClockFreq+0x13c>)
 80025ac:	2300      	movs	r3, #0
 80025ae:	68b8      	ldr	r0, [r7, #8]
 80025b0:	68f9      	ldr	r1, [r7, #12]
 80025b2:	f7fd fe5f 	bl	8000274 <__aeabi_lmul>
 80025b6:	0002      	movs	r2, r0
 80025b8:	000b      	movs	r3, r1
 80025ba:	0010      	movs	r0, r2
 80025bc:	0019      	movs	r1, r3
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	603b      	str	r3, [r7, #0]
 80025c2:	2300      	movs	r3, #0
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f7fd fe33 	bl	8000234 <__aeabi_uldivmod>
 80025ce:	0002      	movs	r2, r0
 80025d0:	000b      	movs	r3, r1
 80025d2:	0013      	movs	r3, r2
 80025d4:	637b      	str	r3, [r7, #52]	; 0x34
 80025d6:	e017      	b.n	8002608 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80025d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025da:	0018      	movs	r0, r3
 80025dc:	2300      	movs	r3, #0
 80025de:	0019      	movs	r1, r3
 80025e0:	4a16      	ldr	r2, [pc, #88]	; (800263c <HAL_RCC_GetSysClockFreq+0x140>)
 80025e2:	2300      	movs	r3, #0
 80025e4:	f7fd fe46 	bl	8000274 <__aeabi_lmul>
 80025e8:	0002      	movs	r2, r0
 80025ea:	000b      	movs	r3, r1
 80025ec:	0010      	movs	r0, r2
 80025ee:	0019      	movs	r1, r3
 80025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f2:	001c      	movs	r4, r3
 80025f4:	2300      	movs	r3, #0
 80025f6:	001d      	movs	r5, r3
 80025f8:	0022      	movs	r2, r4
 80025fa:	002b      	movs	r3, r5
 80025fc:	f7fd fe1a 	bl	8000234 <__aeabi_uldivmod>
 8002600:	0002      	movs	r2, r0
 8002602:	000b      	movs	r3, r1
 8002604:	0013      	movs	r3, r2
 8002606:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800260c:	e00d      	b.n	800262a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_RCC_GetSysClockFreq+0x138>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	0b5b      	lsrs	r3, r3, #13
 8002614:	2207      	movs	r2, #7
 8002616:	4013      	ands	r3, r2
 8002618:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	3301      	adds	r3, #1
 800261e:	2280      	movs	r2, #128	; 0x80
 8002620:	0212      	lsls	r2, r2, #8
 8002622:	409a      	lsls	r2, r3
 8002624:	0013      	movs	r3, r2
 8002626:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002628:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800262a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b00e      	add	sp, #56	; 0x38
 8002632:	bdb0      	pop	{r4, r5, r7, pc}
 8002634:	40021000 	.word	0x40021000
 8002638:	003d0900 	.word	0x003d0900
 800263c:	00f42400 	.word	0x00f42400
 8002640:	007a1200 	.word	0x007a1200
 8002644:	08004494 	.word	0x08004494

08002648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800264c:	4b02      	ldr	r3, [pc, #8]	; (8002658 <HAL_RCC_GetHCLKFreq+0x10>)
 800264e:	681b      	ldr	r3, [r3, #0]
}
 8002650:	0018      	movs	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	20000000 	.word	0x20000000

0800265c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002660:	f7ff fff2 	bl	8002648 <HAL_RCC_GetHCLKFreq>
 8002664:	0001      	movs	r1, r0
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	2207      	movs	r2, #7
 800266e:	4013      	ands	r3, r2
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002672:	5cd3      	ldrb	r3, [r2, r3]
 8002674:	40d9      	lsrs	r1, r3
 8002676:	000b      	movs	r3, r1
}
 8002678:	0018      	movs	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	40021000 	.word	0x40021000
 8002684:	0800448c 	.word	0x0800448c

08002688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800268c:	f7ff ffdc 	bl	8002648 <HAL_RCC_GetHCLKFreq>
 8002690:	0001      	movs	r1, r0
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	0adb      	lsrs	r3, r3, #11
 8002698:	2207      	movs	r2, #7
 800269a:	4013      	ands	r3, r2
 800269c:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800269e:	5cd3      	ldrb	r3, [r2, r3]
 80026a0:	40d9      	lsrs	r1, r3
 80026a2:	000b      	movs	r3, r1
}
 80026a4:	0018      	movs	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	40021000 	.word	0x40021000
 80026b0:	0800448c 	.word	0x0800448c

080026b4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80026bc:	2317      	movs	r3, #23
 80026be:	18fb      	adds	r3, r7, r3
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2220      	movs	r2, #32
 80026ca:	4013      	ands	r3, r2
 80026cc:	d106      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	2380      	movs	r3, #128	; 0x80
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	4013      	ands	r3, r2
 80026d8:	d100      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x28>
 80026da:	e0d9      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026dc:	4b9c      	ldr	r3, [pc, #624]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80026de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	055b      	lsls	r3, r3, #21
 80026e4:	4013      	ands	r3, r2
 80026e6:	d10a      	bne.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026e8:	4b99      	ldr	r3, [pc, #612]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80026ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026ec:	4b98      	ldr	r3, [pc, #608]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80026ee:	2180      	movs	r1, #128	; 0x80
 80026f0:	0549      	lsls	r1, r1, #21
 80026f2:	430a      	orrs	r2, r1
 80026f4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80026f6:	2317      	movs	r3, #23
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	2201      	movs	r2, #1
 80026fc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fe:	4b95      	ldr	r3, [pc, #596]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2380      	movs	r3, #128	; 0x80
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4013      	ands	r3, r2
 8002708:	d11a      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800270a:	4b92      	ldr	r3, [pc, #584]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4b91      	ldr	r3, [pc, #580]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	0049      	lsls	r1, r1, #1
 8002714:	430a      	orrs	r2, r1
 8002716:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002718:	f7fe fa22 	bl	8000b60 <HAL_GetTick>
 800271c:	0003      	movs	r3, r0
 800271e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002720:	e008      	b.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002722:	f7fe fa1d 	bl	8000b60 <HAL_GetTick>
 8002726:	0002      	movs	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b64      	cmp	r3, #100	; 0x64
 800272e:	d901      	bls.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e108      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002734:	4b87      	ldr	r3, [pc, #540]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2380      	movs	r3, #128	; 0x80
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4013      	ands	r3, r2
 800273e:	d0f0      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002740:	4b83      	ldr	r3, [pc, #524]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	23c0      	movs	r3, #192	; 0xc0
 8002746:	039b      	lsls	r3, r3, #14
 8002748:	4013      	ands	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	23c0      	movs	r3, #192	; 0xc0
 8002752:	039b      	lsls	r3, r3, #14
 8002754:	4013      	ands	r3, r2
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	429a      	cmp	r2, r3
 800275a:	d107      	bne.n	800276c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	23c0      	movs	r3, #192	; 0xc0
 8002762:	039b      	lsls	r3, r3, #14
 8002764:	4013      	ands	r3, r2
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	429a      	cmp	r2, r3
 800276a:	d013      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	23c0      	movs	r3, #192	; 0xc0
 8002772:	029b      	lsls	r3, r3, #10
 8002774:	401a      	ands	r2, r3
 8002776:	23c0      	movs	r3, #192	; 0xc0
 8002778:	029b      	lsls	r3, r3, #10
 800277a:	429a      	cmp	r2, r3
 800277c:	d10a      	bne.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800277e:	4b74      	ldr	r3, [pc, #464]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	2380      	movs	r3, #128	; 0x80
 8002784:	029b      	lsls	r3, r3, #10
 8002786:	401a      	ands	r2, r3
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	029b      	lsls	r3, r3, #10
 800278c:	429a      	cmp	r2, r3
 800278e:	d101      	bne.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0d8      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002794:	4b6e      	ldr	r3, [pc, #440]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002796:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002798:	23c0      	movs	r3, #192	; 0xc0
 800279a:	029b      	lsls	r3, r3, #10
 800279c:	4013      	ands	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d049      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	23c0      	movs	r3, #192	; 0xc0
 80027ac:	029b      	lsls	r3, r3, #10
 80027ae:	4013      	ands	r3, r2
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d004      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2220      	movs	r2, #32
 80027bc:	4013      	ands	r3, r2
 80027be:	d10d      	bne.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	23c0      	movs	r3, #192	; 0xc0
 80027c6:	029b      	lsls	r3, r3, #10
 80027c8:	4013      	ands	r3, r2
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d034      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	4013      	ands	r3, r2
 80027da:	d02e      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80027dc:	4b5c      	ldr	r3, [pc, #368]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e0:	4a5d      	ldr	r2, [pc, #372]	; (8002958 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027e6:	4b5a      	ldr	r3, [pc, #360]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027ea:	4b59      	ldr	r3, [pc, #356]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ec:	2180      	movs	r1, #128	; 0x80
 80027ee:	0309      	lsls	r1, r1, #12
 80027f0:	430a      	orrs	r2, r1
 80027f2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027f4:	4b56      	ldr	r3, [pc, #344]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027f8:	4b55      	ldr	r3, [pc, #340]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027fa:	4958      	ldr	r1, [pc, #352]	; (800295c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80027fc:	400a      	ands	r2, r1
 80027fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002800:	4b53      	ldr	r3, [pc, #332]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	4013      	ands	r3, r2
 800280e:	d014      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7fe f9a6 	bl	8000b60 <HAL_GetTick>
 8002814:	0003      	movs	r3, r0
 8002816:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002818:	e009      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800281a:	f7fe f9a1 	bl	8000b60 <HAL_GetTick>
 800281e:	0002      	movs	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	4a4e      	ldr	r2, [pc, #312]	; (8002960 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e08b      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800282e:	4b48      	ldr	r3, [pc, #288]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002830:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4013      	ands	r3, r2
 8002838:	d0ef      	beq.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	23c0      	movs	r3, #192	; 0xc0
 8002840:	029b      	lsls	r3, r3, #10
 8002842:	401a      	ands	r2, r3
 8002844:	23c0      	movs	r3, #192	; 0xc0
 8002846:	029b      	lsls	r3, r3, #10
 8002848:	429a      	cmp	r2, r3
 800284a:	d10c      	bne.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800284c:	4b40      	ldr	r3, [pc, #256]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a44      	ldr	r2, [pc, #272]	; (8002964 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	23c0      	movs	r3, #192	; 0xc0
 800285c:	039b      	lsls	r3, r3, #14
 800285e:	401a      	ands	r2, r3
 8002860:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002862:	430a      	orrs	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	4b3a      	ldr	r3, [pc, #232]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002868:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	23c0      	movs	r3, #192	; 0xc0
 8002870:	029b      	lsls	r3, r3, #10
 8002872:	401a      	ands	r2, r3
 8002874:	4b36      	ldr	r3, [pc, #216]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002876:	430a      	orrs	r2, r1
 8002878:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800287a:	2317      	movs	r3, #23
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d105      	bne.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002884:	4b32      	ldr	r3, [pc, #200]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002886:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002888:	4b31      	ldr	r3, [pc, #196]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800288a:	4937      	ldr	r1, [pc, #220]	; (8002968 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800288c:	400a      	ands	r2, r1
 800288e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2201      	movs	r2, #1
 8002896:	4013      	ands	r3, r2
 8002898:	d009      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800289a:	4b2d      	ldr	r3, [pc, #180]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800289c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289e:	2203      	movs	r2, #3
 80028a0:	4393      	bics	r3, r2
 80028a2:	0019      	movs	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	4b29      	ldr	r3, [pc, #164]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028aa:	430a      	orrs	r2, r1
 80028ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2202      	movs	r2, #2
 80028b4:	4013      	ands	r3, r2
 80028b6:	d009      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028b8:	4b25      	ldr	r3, [pc, #148]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028bc:	220c      	movs	r2, #12
 80028be:	4393      	bics	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691a      	ldr	r2, [r3, #16]
 80028c6:	4b22      	ldr	r3, [pc, #136]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028c8:	430a      	orrs	r2, r1
 80028ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2204      	movs	r2, #4
 80028d2:	4013      	ands	r3, r2
 80028d4:	d009      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028d6:	4b1e      	ldr	r3, [pc, #120]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028da:	4a24      	ldr	r2, [pc, #144]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80028dc:	4013      	ands	r3, r2
 80028de:	0019      	movs	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	695a      	ldr	r2, [r3, #20]
 80028e4:	4b1a      	ldr	r3, [pc, #104]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028e6:	430a      	orrs	r2, r1
 80028e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2208      	movs	r2, #8
 80028f0:	4013      	ands	r3, r2
 80028f2:	d009      	beq.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028f4:	4b16      	ldr	r3, [pc, #88]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f8:	4a1d      	ldr	r2, [pc, #116]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	0019      	movs	r1, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699a      	ldr	r2, [r3, #24]
 8002902:	4b13      	ldr	r3, [pc, #76]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002904:	430a      	orrs	r2, r1
 8002906:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2240      	movs	r2, #64	; 0x40
 800290e:	4013      	ands	r3, r2
 8002910:	d009      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002912:	4b0f      	ldr	r3, [pc, #60]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002916:	4a17      	ldr	r2, [pc, #92]	; (8002974 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002918:	4013      	ands	r3, r2
 800291a:	0019      	movs	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a1a      	ldr	r2, [r3, #32]
 8002920:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002922:	430a      	orrs	r2, r1
 8002924:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2280      	movs	r2, #128	; 0x80
 800292c:	4013      	ands	r3, r2
 800292e:	d009      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002930:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002934:	4a10      	ldr	r2, [pc, #64]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002936:	4013      	ands	r3, r2
 8002938:	0019      	movs	r1, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69da      	ldr	r2, [r3, #28]
 800293e:	4b04      	ldr	r3, [pc, #16]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002940:	430a      	orrs	r2, r1
 8002942:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	0018      	movs	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	b006      	add	sp, #24
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	40021000 	.word	0x40021000
 8002954:	40007000 	.word	0x40007000
 8002958:	fffcffff 	.word	0xfffcffff
 800295c:	fff7ffff 	.word	0xfff7ffff
 8002960:	00001388 	.word	0x00001388
 8002964:	ffcfffff 	.word	0xffcfffff
 8002968:	efffffff 	.word	0xefffffff
 800296c:	fffff3ff 	.word	0xfffff3ff
 8002970:	ffffcfff 	.word	0xffffcfff
 8002974:	fbffffff 	.word	0xfbffffff
 8002978:	fff3ffff 	.word	0xfff3ffff

0800297c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e044      	b.n	8002a18 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002992:	2b00      	cmp	r3, #0
 8002994:	d107      	bne.n	80029a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2274      	movs	r2, #116	; 0x74
 800299a:	2100      	movs	r1, #0
 800299c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7fd ff51 	bl	8000848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2224      	movs	r2, #36	; 0x24
 80029aa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2101      	movs	r1, #1
 80029b8:	438a      	bics	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	0018      	movs	r0, r3
 80029c0:	f000 f8d8 	bl	8002b74 <UART_SetConfig>
 80029c4:	0003      	movs	r3, r0
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e024      	b.n	8002a18 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 fb4f 	bl	800307c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	490d      	ldr	r1, [pc, #52]	; (8002a20 <HAL_UART_Init+0xa4>)
 80029ea:	400a      	ands	r2, r1
 80029ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	212a      	movs	r1, #42	; 0x2a
 80029fa:	438a      	bics	r2, r1
 80029fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2101      	movs	r1, #1
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0018      	movs	r0, r3
 8002a12:	f000 fbe7 	bl	80031e4 <UART_CheckIdleState>
 8002a16:	0003      	movs	r3, r0
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b002      	add	sp, #8
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	ffffb7ff 	.word	0xffffb7ff

08002a24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08a      	sub	sp, #40	; 0x28
 8002a28:	af02      	add	r7, sp, #8
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	1dbb      	adds	r3, r7, #6
 8002a32:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d000      	beq.n	8002a3e <HAL_UART_Transmit+0x1a>
 8002a3c:	e095      	b.n	8002b6a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_UART_Transmit+0x28>
 8002a44:	1dbb      	adds	r3, r7, #6
 8002a46:	881b      	ldrh	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e08d      	b.n	8002b6c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	015b      	lsls	r3, r3, #5
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d109      	bne.n	8002a70 <HAL_UART_Transmit+0x4c>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d105      	bne.n	8002a70 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2201      	movs	r2, #1
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d001      	beq.n	8002a70 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e07d      	b.n	8002b6c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2274      	movs	r2, #116	; 0x74
 8002a74:	5c9b      	ldrb	r3, [r3, r2]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d101      	bne.n	8002a7e <HAL_UART_Transmit+0x5a>
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	e076      	b.n	8002b6c <HAL_UART_Transmit+0x148>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2274      	movs	r2, #116	; 0x74
 8002a82:	2101      	movs	r1, #1
 8002a84:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2280      	movs	r2, #128	; 0x80
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2221      	movs	r2, #33	; 0x21
 8002a92:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a94:	f7fe f864 	bl	8000b60 <HAL_GetTick>
 8002a98:	0003      	movs	r3, r0
 8002a9a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	1dba      	adds	r2, r7, #6
 8002aa0:	2150      	movs	r1, #80	; 0x50
 8002aa2:	8812      	ldrh	r2, [r2, #0]
 8002aa4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	1dba      	adds	r2, r7, #6
 8002aaa:	2152      	movs	r1, #82	; 0x52
 8002aac:	8812      	ldrh	r2, [r2, #0]
 8002aae:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	2380      	movs	r3, #128	; 0x80
 8002ab6:	015b      	lsls	r3, r3, #5
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d108      	bne.n	8002ace <HAL_UART_Transmit+0xaa>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d104      	bne.n	8002ace <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	e003      	b.n	8002ad6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2274      	movs	r2, #116	; 0x74
 8002ada:	2100      	movs	r1, #0
 8002adc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002ade:	e02c      	b.n	8002b3a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	0013      	movs	r3, r2
 8002aea:	2200      	movs	r2, #0
 8002aec:	2180      	movs	r1, #128	; 0x80
 8002aee:	f000 fbc1 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 8002af2:	1e03      	subs	r3, r0, #0
 8002af4:	d001      	beq.n	8002afa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e038      	b.n	8002b6c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10b      	bne.n	8002b18 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	881b      	ldrh	r3, [r3, #0]
 8002b04:	001a      	movs	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	05d2      	lsls	r2, r2, #23
 8002b0c:	0dd2      	lsrs	r2, r2, #23
 8002b0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	3302      	adds	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
 8002b16:	e007      	b.n	8002b28 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	781a      	ldrb	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3301      	adds	r3, #1
 8002b26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2252      	movs	r2, #82	; 0x52
 8002b2c:	5a9b      	ldrh	r3, [r3, r2]
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b299      	uxth	r1, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2252      	movs	r2, #82	; 0x52
 8002b38:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2252      	movs	r2, #82	; 0x52
 8002b3e:	5a9b      	ldrh	r3, [r3, r2]
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1cc      	bne.n	8002ae0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	0013      	movs	r3, r2
 8002b50:	2200      	movs	r2, #0
 8002b52:	2140      	movs	r1, #64	; 0x40
 8002b54:	f000 fb8e 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 8002b58:	1e03      	subs	r3, r0, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e005      	b.n	8002b6c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2220      	movs	r2, #32
 8002b64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	e000      	b.n	8002b6c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002b6a:	2302      	movs	r3, #2
  }
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b008      	add	sp, #32
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b08e      	sub	sp, #56	; 0x38
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b7c:	231a      	movs	r3, #26
 8002b7e:	2218      	movs	r2, #24
 8002b80:	189b      	adds	r3, r3, r2
 8002b82:	19db      	adds	r3, r3, r7
 8002b84:	2200      	movs	r2, #0
 8002b86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	431a      	orrs	r2, r3
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	431a      	orrs	r2, r3
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4ac6      	ldr	r2, [pc, #792]	; (8002ec0 <UART_SetConfig+0x34c>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	0019      	movs	r1, r3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	4ac1      	ldr	r2, [pc, #772]	; (8002ec4 <UART_SetConfig+0x350>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4abb      	ldr	r2, [pc, #748]	; (8002ec8 <UART_SetConfig+0x354>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d004      	beq.n	8002be8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002be4:	4313      	orrs	r3, r2
 8002be6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4ab7      	ldr	r2, [pc, #732]	; (8002ecc <UART_SetConfig+0x358>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	0019      	movs	r1, r3
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4ab3      	ldr	r2, [pc, #716]	; (8002ed0 <UART_SetConfig+0x35c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d131      	bne.n	8002c6c <UART_SetConfig+0xf8>
 8002c08:	4bb2      	ldr	r3, [pc, #712]	; (8002ed4 <UART_SetConfig+0x360>)
 8002c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d01d      	beq.n	8002c50 <UART_SetConfig+0xdc>
 8002c14:	d823      	bhi.n	8002c5e <UART_SetConfig+0xea>
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d00c      	beq.n	8002c34 <UART_SetConfig+0xc0>
 8002c1a:	d820      	bhi.n	8002c5e <UART_SetConfig+0xea>
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <UART_SetConfig+0xb2>
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d00e      	beq.n	8002c42 <UART_SetConfig+0xce>
 8002c24:	e01b      	b.n	8002c5e <UART_SetConfig+0xea>
 8002c26:	231b      	movs	r3, #27
 8002c28:	2218      	movs	r2, #24
 8002c2a:	189b      	adds	r3, r3, r2
 8002c2c:	19db      	adds	r3, r3, r7
 8002c2e:	2201      	movs	r2, #1
 8002c30:	701a      	strb	r2, [r3, #0]
 8002c32:	e09c      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002c34:	231b      	movs	r3, #27
 8002c36:	2218      	movs	r2, #24
 8002c38:	189b      	adds	r3, r3, r2
 8002c3a:	19db      	adds	r3, r3, r7
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e095      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002c42:	231b      	movs	r3, #27
 8002c44:	2218      	movs	r2, #24
 8002c46:	189b      	adds	r3, r3, r2
 8002c48:	19db      	adds	r3, r3, r7
 8002c4a:	2204      	movs	r2, #4
 8002c4c:	701a      	strb	r2, [r3, #0]
 8002c4e:	e08e      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002c50:	231b      	movs	r3, #27
 8002c52:	2218      	movs	r2, #24
 8002c54:	189b      	adds	r3, r3, r2
 8002c56:	19db      	adds	r3, r3, r7
 8002c58:	2208      	movs	r2, #8
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e087      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002c5e:	231b      	movs	r3, #27
 8002c60:	2218      	movs	r2, #24
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	19db      	adds	r3, r3, r7
 8002c66:	2210      	movs	r2, #16
 8002c68:	701a      	strb	r2, [r3, #0]
 8002c6a:	e080      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a99      	ldr	r2, [pc, #612]	; (8002ed8 <UART_SetConfig+0x364>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d131      	bne.n	8002cda <UART_SetConfig+0x166>
 8002c76:	4b97      	ldr	r3, [pc, #604]	; (8002ed4 <UART_SetConfig+0x360>)
 8002c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	2b0c      	cmp	r3, #12
 8002c80:	d01d      	beq.n	8002cbe <UART_SetConfig+0x14a>
 8002c82:	d823      	bhi.n	8002ccc <UART_SetConfig+0x158>
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d00c      	beq.n	8002ca2 <UART_SetConfig+0x12e>
 8002c88:	d820      	bhi.n	8002ccc <UART_SetConfig+0x158>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <UART_SetConfig+0x120>
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	d00e      	beq.n	8002cb0 <UART_SetConfig+0x13c>
 8002c92:	e01b      	b.n	8002ccc <UART_SetConfig+0x158>
 8002c94:	231b      	movs	r3, #27
 8002c96:	2218      	movs	r2, #24
 8002c98:	189b      	adds	r3, r3, r2
 8002c9a:	19db      	adds	r3, r3, r7
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e065      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002ca2:	231b      	movs	r3, #27
 8002ca4:	2218      	movs	r2, #24
 8002ca6:	189b      	adds	r3, r3, r2
 8002ca8:	19db      	adds	r3, r3, r7
 8002caa:	2202      	movs	r2, #2
 8002cac:	701a      	strb	r2, [r3, #0]
 8002cae:	e05e      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002cb0:	231b      	movs	r3, #27
 8002cb2:	2218      	movs	r2, #24
 8002cb4:	189b      	adds	r3, r3, r2
 8002cb6:	19db      	adds	r3, r3, r7
 8002cb8:	2204      	movs	r2, #4
 8002cba:	701a      	strb	r2, [r3, #0]
 8002cbc:	e057      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002cbe:	231b      	movs	r3, #27
 8002cc0:	2218      	movs	r2, #24
 8002cc2:	189b      	adds	r3, r3, r2
 8002cc4:	19db      	adds	r3, r3, r7
 8002cc6:	2208      	movs	r2, #8
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e050      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002ccc:	231b      	movs	r3, #27
 8002cce:	2218      	movs	r2, #24
 8002cd0:	189b      	adds	r3, r3, r2
 8002cd2:	19db      	adds	r3, r3, r7
 8002cd4:	2210      	movs	r2, #16
 8002cd6:	701a      	strb	r2, [r3, #0]
 8002cd8:	e049      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a7a      	ldr	r2, [pc, #488]	; (8002ec8 <UART_SetConfig+0x354>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d13e      	bne.n	8002d62 <UART_SetConfig+0x1ee>
 8002ce4:	4b7b      	ldr	r3, [pc, #492]	; (8002ed4 <UART_SetConfig+0x360>)
 8002ce6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ce8:	23c0      	movs	r3, #192	; 0xc0
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	4013      	ands	r3, r2
 8002cee:	22c0      	movs	r2, #192	; 0xc0
 8002cf0:	0112      	lsls	r2, r2, #4
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d027      	beq.n	8002d46 <UART_SetConfig+0x1d2>
 8002cf6:	22c0      	movs	r2, #192	; 0xc0
 8002cf8:	0112      	lsls	r2, r2, #4
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d82a      	bhi.n	8002d54 <UART_SetConfig+0x1e0>
 8002cfe:	2280      	movs	r2, #128	; 0x80
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d011      	beq.n	8002d2a <UART_SetConfig+0x1b6>
 8002d06:	2280      	movs	r2, #128	; 0x80
 8002d08:	0112      	lsls	r2, r2, #4
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d822      	bhi.n	8002d54 <UART_SetConfig+0x1e0>
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d004      	beq.n	8002d1c <UART_SetConfig+0x1a8>
 8002d12:	2280      	movs	r2, #128	; 0x80
 8002d14:	00d2      	lsls	r2, r2, #3
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00e      	beq.n	8002d38 <UART_SetConfig+0x1c4>
 8002d1a:	e01b      	b.n	8002d54 <UART_SetConfig+0x1e0>
 8002d1c:	231b      	movs	r3, #27
 8002d1e:	2218      	movs	r2, #24
 8002d20:	189b      	adds	r3, r3, r2
 8002d22:	19db      	adds	r3, r3, r7
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e021      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002d2a:	231b      	movs	r3, #27
 8002d2c:	2218      	movs	r2, #24
 8002d2e:	189b      	adds	r3, r3, r2
 8002d30:	19db      	adds	r3, r3, r7
 8002d32:	2202      	movs	r2, #2
 8002d34:	701a      	strb	r2, [r3, #0]
 8002d36:	e01a      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002d38:	231b      	movs	r3, #27
 8002d3a:	2218      	movs	r2, #24
 8002d3c:	189b      	adds	r3, r3, r2
 8002d3e:	19db      	adds	r3, r3, r7
 8002d40:	2204      	movs	r2, #4
 8002d42:	701a      	strb	r2, [r3, #0]
 8002d44:	e013      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002d46:	231b      	movs	r3, #27
 8002d48:	2218      	movs	r2, #24
 8002d4a:	189b      	adds	r3, r3, r2
 8002d4c:	19db      	adds	r3, r3, r7
 8002d4e:	2208      	movs	r2, #8
 8002d50:	701a      	strb	r2, [r3, #0]
 8002d52:	e00c      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002d54:	231b      	movs	r3, #27
 8002d56:	2218      	movs	r2, #24
 8002d58:	189b      	adds	r3, r3, r2
 8002d5a:	19db      	adds	r3, r3, r7
 8002d5c:	2210      	movs	r2, #16
 8002d5e:	701a      	strb	r2, [r3, #0]
 8002d60:	e005      	b.n	8002d6e <UART_SetConfig+0x1fa>
 8002d62:	231b      	movs	r3, #27
 8002d64:	2218      	movs	r2, #24
 8002d66:	189b      	adds	r3, r3, r2
 8002d68:	19db      	adds	r3, r3, r7
 8002d6a:	2210      	movs	r2, #16
 8002d6c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a55      	ldr	r2, [pc, #340]	; (8002ec8 <UART_SetConfig+0x354>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d000      	beq.n	8002d7a <UART_SetConfig+0x206>
 8002d78:	e084      	b.n	8002e84 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d7a:	231b      	movs	r3, #27
 8002d7c:	2218      	movs	r2, #24
 8002d7e:	189b      	adds	r3, r3, r2
 8002d80:	19db      	adds	r3, r3, r7
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d01d      	beq.n	8002dc4 <UART_SetConfig+0x250>
 8002d88:	dc20      	bgt.n	8002dcc <UART_SetConfig+0x258>
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d015      	beq.n	8002dba <UART_SetConfig+0x246>
 8002d8e:	dc1d      	bgt.n	8002dcc <UART_SetConfig+0x258>
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d002      	beq.n	8002d9a <UART_SetConfig+0x226>
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d005      	beq.n	8002da4 <UART_SetConfig+0x230>
 8002d98:	e018      	b.n	8002dcc <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d9a:	f7ff fc5f 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8002d9e:	0003      	movs	r3, r0
 8002da0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002da2:	e01c      	b.n	8002dde <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002da4:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <UART_SetConfig+0x360>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2210      	movs	r2, #16
 8002daa:	4013      	ands	r3, r2
 8002dac:	d002      	beq.n	8002db4 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002dae:	4b4b      	ldr	r3, [pc, #300]	; (8002edc <UART_SetConfig+0x368>)
 8002db0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002db2:	e014      	b.n	8002dde <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002db4:	4b4a      	ldr	r3, [pc, #296]	; (8002ee0 <UART_SetConfig+0x36c>)
 8002db6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002db8:	e011      	b.n	8002dde <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dba:	f7ff fb9f 	bl	80024fc <HAL_RCC_GetSysClockFreq>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dc2:	e00c      	b.n	8002dde <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dc4:	2380      	movs	r3, #128	; 0x80
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dca:	e008      	b.n	8002dde <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002dd0:	231a      	movs	r3, #26
 8002dd2:	2218      	movs	r2, #24
 8002dd4:	189b      	adds	r3, r3, r2
 8002dd6:	19db      	adds	r3, r3, r7
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]
        break;
 8002ddc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d100      	bne.n	8002de6 <UART_SetConfig+0x272>
 8002de4:	e133      	b.n	800304e <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	0013      	movs	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	189b      	adds	r3, r3, r2
 8002df0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d305      	bcc.n	8002e02 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002dfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d906      	bls.n	8002e10 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002e02:	231a      	movs	r3, #26
 8002e04:	2218      	movs	r2, #24
 8002e06:	189b      	adds	r3, r3, r2
 8002e08:	19db      	adds	r3, r3, r7
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	701a      	strb	r2, [r3, #0]
 8002e0e:	e11e      	b.n	800304e <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	2300      	movs	r3, #0
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	6939      	ldr	r1, [r7, #16]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	000b      	movs	r3, r1
 8002e1e:	0e1b      	lsrs	r3, r3, #24
 8002e20:	0010      	movs	r0, r2
 8002e22:	0205      	lsls	r5, r0, #8
 8002e24:	431d      	orrs	r5, r3
 8002e26:	000b      	movs	r3, r1
 8002e28:	021c      	lsls	r4, r3, #8
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	085b      	lsrs	r3, r3, #1
 8002e30:	60bb      	str	r3, [r7, #8]
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	68b8      	ldr	r0, [r7, #8]
 8002e38:	68f9      	ldr	r1, [r7, #12]
 8002e3a:	1900      	adds	r0, r0, r4
 8002e3c:	4169      	adcs	r1, r5
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	2300      	movs	r3, #0
 8002e46:	607b      	str	r3, [r7, #4]
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f7fd f9f2 	bl	8000234 <__aeabi_uldivmod>
 8002e50:	0002      	movs	r2, r0
 8002e52:	000b      	movs	r3, r1
 8002e54:	0013      	movs	r3, r2
 8002e56:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e5a:	23c0      	movs	r3, #192	; 0xc0
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d309      	bcc.n	8002e76 <UART_SetConfig+0x302>
 8002e62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	035b      	lsls	r3, r3, #13
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d204      	bcs.n	8002e76 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e72:	60da      	str	r2, [r3, #12]
 8002e74:	e0eb      	b.n	800304e <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 8002e76:	231a      	movs	r3, #26
 8002e78:	2218      	movs	r2, #24
 8002e7a:	189b      	adds	r3, r3, r2
 8002e7c:	19db      	adds	r3, r3, r7
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
 8002e82:	e0e4      	b.n	800304e <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	69da      	ldr	r2, [r3, #28]
 8002e88:	2380      	movs	r3, #128	; 0x80
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d000      	beq.n	8002e92 <UART_SetConfig+0x31e>
 8002e90:	e086      	b.n	8002fa0 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 8002e92:	231b      	movs	r3, #27
 8002e94:	2218      	movs	r2, #24
 8002e96:	189b      	adds	r3, r3, r2
 8002e98:	19db      	adds	r3, r3, r7
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d837      	bhi.n	8002f10 <UART_SetConfig+0x39c>
 8002ea0:	009a      	lsls	r2, r3, #2
 8002ea2:	4b10      	ldr	r3, [pc, #64]	; (8002ee4 <UART_SetConfig+0x370>)
 8002ea4:	18d3      	adds	r3, r2, r3
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eaa:	f7ff fbd7 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8002eae:	0003      	movs	r3, r0
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002eb2:	e036      	b.n	8002f22 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002eb4:	f7ff fbe8 	bl	8002688 <HAL_RCC_GetPCLK2Freq>
 8002eb8:	0003      	movs	r3, r0
 8002eba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ebc:	e031      	b.n	8002f22 <UART_SetConfig+0x3ae>
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	efff69f3 	.word	0xefff69f3
 8002ec4:	ffffcfff 	.word	0xffffcfff
 8002ec8:	40004800 	.word	0x40004800
 8002ecc:	fffff4ff 	.word	0xfffff4ff
 8002ed0:	40013800 	.word	0x40013800
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40004400 	.word	0x40004400
 8002edc:	003d0900 	.word	0x003d0900
 8002ee0:	00f42400 	.word	0x00f42400
 8002ee4:	080044a0 	.word	0x080044a0
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ee8:	4b60      	ldr	r3, [pc, #384]	; (800306c <UART_SetConfig+0x4f8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2210      	movs	r2, #16
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d002      	beq.n	8002ef8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ef2:	4b5f      	ldr	r3, [pc, #380]	; (8003070 <UART_SetConfig+0x4fc>)
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ef6:	e014      	b.n	8002f22 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002ef8:	4b5e      	ldr	r3, [pc, #376]	; (8003074 <UART_SetConfig+0x500>)
 8002efa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002efc:	e011      	b.n	8002f22 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002efe:	f7ff fafd 	bl	80024fc <HAL_RCC_GetSysClockFreq>
 8002f02:	0003      	movs	r3, r0
 8002f04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f06:	e00c      	b.n	8002f22 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f08:	2380      	movs	r3, #128	; 0x80
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f0e:	e008      	b.n	8002f22 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002f14:	231a      	movs	r3, #26
 8002f16:	2218      	movs	r2, #24
 8002f18:	189b      	adds	r3, r3, r2
 8002f1a:	19db      	adds	r3, r3, r7
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
        break;
 8002f20:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d100      	bne.n	8002f2a <UART_SetConfig+0x3b6>
 8002f28:	e091      	b.n	800304e <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2c:	005a      	lsls	r2, r3, #1
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	085b      	lsrs	r3, r3, #1
 8002f34:	18d2      	adds	r2, r2, r3
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	0010      	movs	r0, r2
 8002f3e:	f7fd f8ed 	bl	800011c <__udivsi3>
 8002f42:	0003      	movs	r3, r0
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4a:	2b0f      	cmp	r3, #15
 8002f4c:	d921      	bls.n	8002f92 <UART_SetConfig+0x41e>
 8002f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f50:	2380      	movs	r3, #128	; 0x80
 8002f52:	025b      	lsls	r3, r3, #9
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d21c      	bcs.n	8002f92 <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	200e      	movs	r0, #14
 8002f5e:	2418      	movs	r4, #24
 8002f60:	1903      	adds	r3, r0, r4
 8002f62:	19db      	adds	r3, r3, r7
 8002f64:	210f      	movs	r1, #15
 8002f66:	438a      	bics	r2, r1
 8002f68:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	2207      	movs	r2, #7
 8002f72:	4013      	ands	r3, r2
 8002f74:	b299      	uxth	r1, r3
 8002f76:	1903      	adds	r3, r0, r4
 8002f78:	19db      	adds	r3, r3, r7
 8002f7a:	1902      	adds	r2, r0, r4
 8002f7c:	19d2      	adds	r2, r2, r7
 8002f7e:	8812      	ldrh	r2, [r2, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	1902      	adds	r2, r0, r4
 8002f8a:	19d2      	adds	r2, r2, r7
 8002f8c:	8812      	ldrh	r2, [r2, #0]
 8002f8e:	60da      	str	r2, [r3, #12]
 8002f90:	e05d      	b.n	800304e <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 8002f92:	231a      	movs	r3, #26
 8002f94:	2218      	movs	r2, #24
 8002f96:	189b      	adds	r3, r3, r2
 8002f98:	19db      	adds	r3, r3, r7
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e056      	b.n	800304e <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002fa0:	231b      	movs	r3, #27
 8002fa2:	2218      	movs	r2, #24
 8002fa4:	189b      	adds	r3, r3, r2
 8002fa6:	19db      	adds	r3, r3, r7
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d822      	bhi.n	8002ff4 <UART_SetConfig+0x480>
 8002fae:	009a      	lsls	r2, r3, #2
 8002fb0:	4b31      	ldr	r3, [pc, #196]	; (8003078 <UART_SetConfig+0x504>)
 8002fb2:	18d3      	adds	r3, r2, r3
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fb8:	f7ff fb50 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fc0:	e021      	b.n	8003006 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fc2:	f7ff fb61 	bl	8002688 <HAL_RCC_GetPCLK2Freq>
 8002fc6:	0003      	movs	r3, r0
 8002fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fca:	e01c      	b.n	8003006 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fcc:	4b27      	ldr	r3, [pc, #156]	; (800306c <UART_SetConfig+0x4f8>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	d002      	beq.n	8002fdc <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002fd6:	4b26      	ldr	r3, [pc, #152]	; (8003070 <UART_SetConfig+0x4fc>)
 8002fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002fda:	e014      	b.n	8003006 <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 8002fdc:	4b25      	ldr	r3, [pc, #148]	; (8003074 <UART_SetConfig+0x500>)
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fe0:	e011      	b.n	8003006 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe2:	f7ff fa8b 	bl	80024fc <HAL_RCC_GetSysClockFreq>
 8002fe6:	0003      	movs	r3, r0
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fea:	e00c      	b.n	8003006 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fec:	2380      	movs	r3, #128	; 0x80
 8002fee:	021b      	lsls	r3, r3, #8
 8002ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ff2:	e008      	b.n	8003006 <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ff8:	231a      	movs	r3, #26
 8002ffa:	2218      	movs	r2, #24
 8002ffc:	189b      	adds	r3, r3, r2
 8002ffe:	19db      	adds	r3, r3, r7
 8003000:	2201      	movs	r2, #1
 8003002:	701a      	strb	r2, [r3, #0]
        break;
 8003004:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003008:	2b00      	cmp	r3, #0
 800300a:	d020      	beq.n	800304e <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	085a      	lsrs	r2, r3, #1
 8003012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003014:	18d2      	adds	r2, r2, r3
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	0019      	movs	r1, r3
 800301c:	0010      	movs	r0, r2
 800301e:	f7fd f87d 	bl	800011c <__udivsi3>
 8003022:	0003      	movs	r3, r0
 8003024:	b29b      	uxth	r3, r3
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302a:	2b0f      	cmp	r3, #15
 800302c:	d909      	bls.n	8003042 <UART_SetConfig+0x4ce>
 800302e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003030:	2380      	movs	r3, #128	; 0x80
 8003032:	025b      	lsls	r3, r3, #9
 8003034:	429a      	cmp	r2, r3
 8003036:	d204      	bcs.n	8003042 <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800303e:	60da      	str	r2, [r3, #12]
 8003040:	e005      	b.n	800304e <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 8003042:	231a      	movs	r3, #26
 8003044:	2218      	movs	r2, #24
 8003046:	189b      	adds	r3, r3, r2
 8003048:	19db      	adds	r3, r3, r7
 800304a:	2201      	movs	r2, #1
 800304c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	2200      	movs	r2, #0
 8003052:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2200      	movs	r2, #0
 8003058:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800305a:	231a      	movs	r3, #26
 800305c:	2218      	movs	r2, #24
 800305e:	189b      	adds	r3, r3, r2
 8003060:	19db      	adds	r3, r3, r7
 8003062:	781b      	ldrb	r3, [r3, #0]
}
 8003064:	0018      	movs	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	b00e      	add	sp, #56	; 0x38
 800306a:	bdb0      	pop	{r4, r5, r7, pc}
 800306c:	40021000 	.word	0x40021000
 8003070:	003d0900 	.word	0x003d0900
 8003074:	00f42400 	.word	0x00f42400
 8003078:	080044c4 	.word	0x080044c4

0800307c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	2201      	movs	r2, #1
 800308a:	4013      	ands	r3, r2
 800308c:	d00b      	beq.n	80030a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4a4a      	ldr	r2, [pc, #296]	; (80031c0 <UART_AdvFeatureConfig+0x144>)
 8003096:	4013      	ands	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	2202      	movs	r2, #2
 80030ac:	4013      	ands	r3, r2
 80030ae:	d00b      	beq.n	80030c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a43      	ldr	r2, [pc, #268]	; (80031c4 <UART_AdvFeatureConfig+0x148>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2204      	movs	r2, #4
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00b      	beq.n	80030ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4a3b      	ldr	r2, [pc, #236]	; (80031c8 <UART_AdvFeatureConfig+0x14c>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	2208      	movs	r2, #8
 80030f0:	4013      	ands	r3, r2
 80030f2:	d00b      	beq.n	800310c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	4a34      	ldr	r2, [pc, #208]	; (80031cc <UART_AdvFeatureConfig+0x150>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2210      	movs	r2, #16
 8003112:	4013      	ands	r3, r2
 8003114:	d00b      	beq.n	800312e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4a2c      	ldr	r2, [pc, #176]	; (80031d0 <UART_AdvFeatureConfig+0x154>)
 800311e:	4013      	ands	r3, r2
 8003120:	0019      	movs	r1, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	2220      	movs	r2, #32
 8003134:	4013      	ands	r3, r2
 8003136:	d00b      	beq.n	8003150 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4a25      	ldr	r2, [pc, #148]	; (80031d4 <UART_AdvFeatureConfig+0x158>)
 8003140:	4013      	ands	r3, r2
 8003142:	0019      	movs	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	2240      	movs	r2, #64	; 0x40
 8003156:	4013      	ands	r3, r2
 8003158:	d01d      	beq.n	8003196 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <UART_AdvFeatureConfig+0x15c>)
 8003162:	4013      	ands	r3, r2
 8003164:	0019      	movs	r1, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	035b      	lsls	r3, r3, #13
 800317a:	429a      	cmp	r2, r3
 800317c:	d10b      	bne.n	8003196 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	4a15      	ldr	r2, [pc, #84]	; (80031dc <UART_AdvFeatureConfig+0x160>)
 8003186:	4013      	ands	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	4013      	ands	r3, r2
 800319e:	d00b      	beq.n	80031b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <UART_AdvFeatureConfig+0x164>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	605a      	str	r2, [r3, #4]
  }
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	fffdffff 	.word	0xfffdffff
 80031c4:	fffeffff 	.word	0xfffeffff
 80031c8:	fffbffff 	.word	0xfffbffff
 80031cc:	ffff7fff 	.word	0xffff7fff
 80031d0:	ffffefff 	.word	0xffffefff
 80031d4:	ffffdfff 	.word	0xffffdfff
 80031d8:	ffefffff 	.word	0xffefffff
 80031dc:	ff9fffff 	.word	0xff9fffff
 80031e0:	fff7ffff 	.word	0xfff7ffff

080031e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2280      	movs	r2, #128	; 0x80
 80031f0:	2100      	movs	r1, #0
 80031f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031f4:	f7fd fcb4 	bl	8000b60 <HAL_GetTick>
 80031f8:	0003      	movs	r3, r0
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2208      	movs	r2, #8
 8003204:	4013      	ands	r3, r2
 8003206:	2b08      	cmp	r3, #8
 8003208:	d10c      	bne.n	8003224 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2280      	movs	r2, #128	; 0x80
 800320e:	0391      	lsls	r1, r2, #14
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4a17      	ldr	r2, [pc, #92]	; (8003270 <UART_CheckIdleState+0x8c>)
 8003214:	9200      	str	r2, [sp, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	f000 f82c 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 800321c:	1e03      	subs	r3, r0, #0
 800321e:	d001      	beq.n	8003224 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e021      	b.n	8003268 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2204      	movs	r2, #4
 800322c:	4013      	ands	r3, r2
 800322e:	2b04      	cmp	r3, #4
 8003230:	d10c      	bne.n	800324c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2280      	movs	r2, #128	; 0x80
 8003236:	03d1      	lsls	r1, r2, #15
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4a0d      	ldr	r2, [pc, #52]	; (8003270 <UART_CheckIdleState+0x8c>)
 800323c:	9200      	str	r2, [sp, #0]
 800323e:	2200      	movs	r2, #0
 8003240:	f000 f818 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d001      	beq.n	800324c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e00d      	b.n	8003268 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2220      	movs	r2, #32
 8003256:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2274      	movs	r2, #116	; 0x74
 8003262:	2100      	movs	r1, #0
 8003264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	0018      	movs	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	b004      	add	sp, #16
 800326e:	bd80      	pop	{r7, pc}
 8003270:	01ffffff 	.word	0x01ffffff

08003274 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b094      	sub	sp, #80	; 0x50
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	1dfb      	adds	r3, r7, #7
 8003282:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003284:	e0a3      	b.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003288:	3301      	adds	r3, #1
 800328a:	d100      	bne.n	800328e <UART_WaitOnFlagUntilTimeout+0x1a>
 800328c:	e09f      	b.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800328e:	f7fd fc67 	bl	8000b60 <HAL_GetTick>
 8003292:	0002      	movs	r2, r0
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800329a:	429a      	cmp	r2, r3
 800329c:	d302      	bcc.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800329e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d13d      	bne.n	8003320 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032a4:	f3ef 8310 	mrs	r3, PRIMASK
 80032a8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80032aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032ac:	647b      	str	r3, [r7, #68]	; 0x44
 80032ae:	2301      	movs	r3, #1
 80032b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	f383 8810 	msr	PRIMASK, r3
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	494c      	ldr	r1, [pc, #304]	; (80033f8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80032c6:	400a      	ands	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032cc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d0:	f383 8810 	msr	PRIMASK, r3
}
 80032d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d6:	f3ef 8310 	mrs	r3, PRIMASK
 80032da:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80032dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032de:	643b      	str	r3, [r7, #64]	; 0x40
 80032e0:	2301      	movs	r3, #1
 80032e2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e6:	f383 8810 	msr	PRIMASK, r3
}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2101      	movs	r1, #1
 80032f8:	438a      	bics	r2, r1
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003302:	f383 8810 	msr	PRIMASK, r3
}
 8003306:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2220      	movs	r2, #32
 800330c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2220      	movs	r2, #32
 8003312:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2274      	movs	r2, #116	; 0x74
 8003318:	2100      	movs	r1, #0
 800331a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e067      	b.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2204      	movs	r2, #4
 8003328:	4013      	ands	r3, r2
 800332a:	d050      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	69da      	ldr	r2, [r3, #28]
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	401a      	ands	r2, r3
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	429a      	cmp	r2, r3
 800333e:	d146      	bne.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	0112      	lsls	r2, r2, #4
 8003348:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800334a:	f3ef 8310 	mrs	r3, PRIMASK
 800334e:	613b      	str	r3, [r7, #16]
  return(result);
 8003350:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003354:	2301      	movs	r3, #1
 8003356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f383 8810 	msr	PRIMASK, r3
}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4923      	ldr	r1, [pc, #140]	; (80033f8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800336c:	400a      	ands	r2, r1
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003372:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	f383 8810 	msr	PRIMASK, r3
}
 800337a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800337c:	f3ef 8310 	mrs	r3, PRIMASK
 8003380:	61fb      	str	r3, [r7, #28]
  return(result);
 8003382:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003384:	64bb      	str	r3, [r7, #72]	; 0x48
 8003386:	2301      	movs	r3, #1
 8003388:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	f383 8810 	msr	PRIMASK, r3
}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2101      	movs	r1, #1
 800339e:	438a      	bics	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	f383 8810 	msr	PRIMASK, r3
}
 80033ac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2220      	movs	r2, #32
 80033b2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2280      	movs	r2, #128	; 0x80
 80033be:	2120      	movs	r1, #32
 80033c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2274      	movs	r2, #116	; 0x74
 80033c6:	2100      	movs	r1, #0
 80033c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e010      	b.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	4013      	ands	r3, r2
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	425a      	negs	r2, r3
 80033de:	4153      	adcs	r3, r2
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	001a      	movs	r2, r3
 80033e4:	1dfb      	adds	r3, r7, #7
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d100      	bne.n	80033ee <UART_WaitOnFlagUntilTimeout+0x17a>
 80033ec:	e74b      	b.n	8003286 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b014      	add	sp, #80	; 0x50
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	fffffe5f 	.word	0xfffffe5f

080033fc <__errno>:
 80033fc:	4b01      	ldr	r3, [pc, #4]	; (8003404 <__errno+0x8>)
 80033fe:	6818      	ldr	r0, [r3, #0]
 8003400:	4770      	bx	lr
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	2000000c 	.word	0x2000000c

08003408 <__libc_init_array>:
 8003408:	b570      	push	{r4, r5, r6, lr}
 800340a:	2600      	movs	r6, #0
 800340c:	4d0c      	ldr	r5, [pc, #48]	; (8003440 <__libc_init_array+0x38>)
 800340e:	4c0d      	ldr	r4, [pc, #52]	; (8003444 <__libc_init_array+0x3c>)
 8003410:	1b64      	subs	r4, r4, r5
 8003412:	10a4      	asrs	r4, r4, #2
 8003414:	42a6      	cmp	r6, r4
 8003416:	d109      	bne.n	800342c <__libc_init_array+0x24>
 8003418:	2600      	movs	r6, #0
 800341a:	f000 fff9 	bl	8004410 <_init>
 800341e:	4d0a      	ldr	r5, [pc, #40]	; (8003448 <__libc_init_array+0x40>)
 8003420:	4c0a      	ldr	r4, [pc, #40]	; (800344c <__libc_init_array+0x44>)
 8003422:	1b64      	subs	r4, r4, r5
 8003424:	10a4      	asrs	r4, r4, #2
 8003426:	42a6      	cmp	r6, r4
 8003428:	d105      	bne.n	8003436 <__libc_init_array+0x2e>
 800342a:	bd70      	pop	{r4, r5, r6, pc}
 800342c:	00b3      	lsls	r3, r6, #2
 800342e:	58eb      	ldr	r3, [r5, r3]
 8003430:	4798      	blx	r3
 8003432:	3601      	adds	r6, #1
 8003434:	e7ee      	b.n	8003414 <__libc_init_array+0xc>
 8003436:	00b3      	lsls	r3, r6, #2
 8003438:	58eb      	ldr	r3, [r5, r3]
 800343a:	4798      	blx	r3
 800343c:	3601      	adds	r6, #1
 800343e:	e7f2      	b.n	8003426 <__libc_init_array+0x1e>
 8003440:	08004588 	.word	0x08004588
 8003444:	08004588 	.word	0x08004588
 8003448:	08004588 	.word	0x08004588
 800344c:	0800458c 	.word	0x0800458c

08003450 <memset>:
 8003450:	0003      	movs	r3, r0
 8003452:	1882      	adds	r2, r0, r2
 8003454:	4293      	cmp	r3, r2
 8003456:	d100      	bne.n	800345a <memset+0xa>
 8003458:	4770      	bx	lr
 800345a:	7019      	strb	r1, [r3, #0]
 800345c:	3301      	adds	r3, #1
 800345e:	e7f9      	b.n	8003454 <memset+0x4>

08003460 <iprintf>:
 8003460:	b40f      	push	{r0, r1, r2, r3}
 8003462:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <iprintf+0x30>)
 8003464:	b513      	push	{r0, r1, r4, lr}
 8003466:	681c      	ldr	r4, [r3, #0]
 8003468:	2c00      	cmp	r4, #0
 800346a:	d005      	beq.n	8003478 <iprintf+0x18>
 800346c:	69a3      	ldr	r3, [r4, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <iprintf+0x18>
 8003472:	0020      	movs	r0, r4
 8003474:	f000 f870 	bl	8003558 <__sinit>
 8003478:	ab05      	add	r3, sp, #20
 800347a:	0020      	movs	r0, r4
 800347c:	9a04      	ldr	r2, [sp, #16]
 800347e:	68a1      	ldr	r1, [r4, #8]
 8003480:	9301      	str	r3, [sp, #4]
 8003482:	f000 f9cd 	bl	8003820 <_vfiprintf_r>
 8003486:	bc16      	pop	{r1, r2, r4}
 8003488:	bc08      	pop	{r3}
 800348a:	b004      	add	sp, #16
 800348c:	4718      	bx	r3
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	2000000c 	.word	0x2000000c

08003494 <std>:
 8003494:	2300      	movs	r3, #0
 8003496:	b510      	push	{r4, lr}
 8003498:	0004      	movs	r4, r0
 800349a:	6003      	str	r3, [r0, #0]
 800349c:	6043      	str	r3, [r0, #4]
 800349e:	6083      	str	r3, [r0, #8]
 80034a0:	8181      	strh	r1, [r0, #12]
 80034a2:	6643      	str	r3, [r0, #100]	; 0x64
 80034a4:	0019      	movs	r1, r3
 80034a6:	81c2      	strh	r2, [r0, #14]
 80034a8:	6103      	str	r3, [r0, #16]
 80034aa:	6143      	str	r3, [r0, #20]
 80034ac:	6183      	str	r3, [r0, #24]
 80034ae:	2208      	movs	r2, #8
 80034b0:	305c      	adds	r0, #92	; 0x5c
 80034b2:	f7ff ffcd 	bl	8003450 <memset>
 80034b6:	4b05      	ldr	r3, [pc, #20]	; (80034cc <std+0x38>)
 80034b8:	6224      	str	r4, [r4, #32]
 80034ba:	6263      	str	r3, [r4, #36]	; 0x24
 80034bc:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <std+0x3c>)
 80034be:	62a3      	str	r3, [r4, #40]	; 0x28
 80034c0:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <std+0x40>)
 80034c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034c4:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <std+0x44>)
 80034c6:	6323      	str	r3, [r4, #48]	; 0x30
 80034c8:	bd10      	pop	{r4, pc}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	08003dbd 	.word	0x08003dbd
 80034d0:	08003de5 	.word	0x08003de5
 80034d4:	08003e1d 	.word	0x08003e1d
 80034d8:	08003e49 	.word	0x08003e49

080034dc <_cleanup_r>:
 80034dc:	b510      	push	{r4, lr}
 80034de:	4902      	ldr	r1, [pc, #8]	; (80034e8 <_cleanup_r+0xc>)
 80034e0:	f000 f8ba 	bl	8003658 <_fwalk_reent>
 80034e4:	bd10      	pop	{r4, pc}
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	08004155 	.word	0x08004155

080034ec <__sfmoreglue>:
 80034ec:	b570      	push	{r4, r5, r6, lr}
 80034ee:	2568      	movs	r5, #104	; 0x68
 80034f0:	1e4a      	subs	r2, r1, #1
 80034f2:	4355      	muls	r5, r2
 80034f4:	000e      	movs	r6, r1
 80034f6:	0029      	movs	r1, r5
 80034f8:	3174      	adds	r1, #116	; 0x74
 80034fa:	f000 f8f3 	bl	80036e4 <_malloc_r>
 80034fe:	1e04      	subs	r4, r0, #0
 8003500:	d008      	beq.n	8003514 <__sfmoreglue+0x28>
 8003502:	2100      	movs	r1, #0
 8003504:	002a      	movs	r2, r5
 8003506:	6001      	str	r1, [r0, #0]
 8003508:	6046      	str	r6, [r0, #4]
 800350a:	300c      	adds	r0, #12
 800350c:	60a0      	str	r0, [r4, #8]
 800350e:	3268      	adds	r2, #104	; 0x68
 8003510:	f7ff ff9e 	bl	8003450 <memset>
 8003514:	0020      	movs	r0, r4
 8003516:	bd70      	pop	{r4, r5, r6, pc}

08003518 <__sfp_lock_acquire>:
 8003518:	b510      	push	{r4, lr}
 800351a:	4802      	ldr	r0, [pc, #8]	; (8003524 <__sfp_lock_acquire+0xc>)
 800351c:	f000 f8bd 	bl	800369a <__retarget_lock_acquire_recursive>
 8003520:	bd10      	pop	{r4, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	20000165 	.word	0x20000165

08003528 <__sfp_lock_release>:
 8003528:	b510      	push	{r4, lr}
 800352a:	4802      	ldr	r0, [pc, #8]	; (8003534 <__sfp_lock_release+0xc>)
 800352c:	f000 f8b6 	bl	800369c <__retarget_lock_release_recursive>
 8003530:	bd10      	pop	{r4, pc}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	20000165 	.word	0x20000165

08003538 <__sinit_lock_acquire>:
 8003538:	b510      	push	{r4, lr}
 800353a:	4802      	ldr	r0, [pc, #8]	; (8003544 <__sinit_lock_acquire+0xc>)
 800353c:	f000 f8ad 	bl	800369a <__retarget_lock_acquire_recursive>
 8003540:	bd10      	pop	{r4, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	20000166 	.word	0x20000166

08003548 <__sinit_lock_release>:
 8003548:	b510      	push	{r4, lr}
 800354a:	4802      	ldr	r0, [pc, #8]	; (8003554 <__sinit_lock_release+0xc>)
 800354c:	f000 f8a6 	bl	800369c <__retarget_lock_release_recursive>
 8003550:	bd10      	pop	{r4, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	20000166 	.word	0x20000166

08003558 <__sinit>:
 8003558:	b513      	push	{r0, r1, r4, lr}
 800355a:	0004      	movs	r4, r0
 800355c:	f7ff ffec 	bl	8003538 <__sinit_lock_acquire>
 8003560:	69a3      	ldr	r3, [r4, #24]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d002      	beq.n	800356c <__sinit+0x14>
 8003566:	f7ff ffef 	bl	8003548 <__sinit_lock_release>
 800356a:	bd13      	pop	{r0, r1, r4, pc}
 800356c:	64a3      	str	r3, [r4, #72]	; 0x48
 800356e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003570:	6523      	str	r3, [r4, #80]	; 0x50
 8003572:	4b13      	ldr	r3, [pc, #76]	; (80035c0 <__sinit+0x68>)
 8003574:	4a13      	ldr	r2, [pc, #76]	; (80035c4 <__sinit+0x6c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	62a2      	str	r2, [r4, #40]	; 0x28
 800357a:	9301      	str	r3, [sp, #4]
 800357c:	42a3      	cmp	r3, r4
 800357e:	d101      	bne.n	8003584 <__sinit+0x2c>
 8003580:	2301      	movs	r3, #1
 8003582:	61a3      	str	r3, [r4, #24]
 8003584:	0020      	movs	r0, r4
 8003586:	f000 f81f 	bl	80035c8 <__sfp>
 800358a:	6060      	str	r0, [r4, #4]
 800358c:	0020      	movs	r0, r4
 800358e:	f000 f81b 	bl	80035c8 <__sfp>
 8003592:	60a0      	str	r0, [r4, #8]
 8003594:	0020      	movs	r0, r4
 8003596:	f000 f817 	bl	80035c8 <__sfp>
 800359a:	2200      	movs	r2, #0
 800359c:	2104      	movs	r1, #4
 800359e:	60e0      	str	r0, [r4, #12]
 80035a0:	6860      	ldr	r0, [r4, #4]
 80035a2:	f7ff ff77 	bl	8003494 <std>
 80035a6:	2201      	movs	r2, #1
 80035a8:	2109      	movs	r1, #9
 80035aa:	68a0      	ldr	r0, [r4, #8]
 80035ac:	f7ff ff72 	bl	8003494 <std>
 80035b0:	2202      	movs	r2, #2
 80035b2:	2112      	movs	r1, #18
 80035b4:	68e0      	ldr	r0, [r4, #12]
 80035b6:	f7ff ff6d 	bl	8003494 <std>
 80035ba:	2301      	movs	r3, #1
 80035bc:	61a3      	str	r3, [r4, #24]
 80035be:	e7d2      	b.n	8003566 <__sinit+0xe>
 80035c0:	080044e8 	.word	0x080044e8
 80035c4:	080034dd 	.word	0x080034dd

080035c8 <__sfp>:
 80035c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ca:	0007      	movs	r7, r0
 80035cc:	f7ff ffa4 	bl	8003518 <__sfp_lock_acquire>
 80035d0:	4b1f      	ldr	r3, [pc, #124]	; (8003650 <__sfp+0x88>)
 80035d2:	681e      	ldr	r6, [r3, #0]
 80035d4:	69b3      	ldr	r3, [r6, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <__sfp+0x18>
 80035da:	0030      	movs	r0, r6
 80035dc:	f7ff ffbc 	bl	8003558 <__sinit>
 80035e0:	3648      	adds	r6, #72	; 0x48
 80035e2:	68b4      	ldr	r4, [r6, #8]
 80035e4:	6873      	ldr	r3, [r6, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	d504      	bpl.n	80035f4 <__sfp+0x2c>
 80035ea:	6833      	ldr	r3, [r6, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d022      	beq.n	8003636 <__sfp+0x6e>
 80035f0:	6836      	ldr	r6, [r6, #0]
 80035f2:	e7f6      	b.n	80035e2 <__sfp+0x1a>
 80035f4:	220c      	movs	r2, #12
 80035f6:	5ea5      	ldrsh	r5, [r4, r2]
 80035f8:	2d00      	cmp	r5, #0
 80035fa:	d11a      	bne.n	8003632 <__sfp+0x6a>
 80035fc:	0020      	movs	r0, r4
 80035fe:	4b15      	ldr	r3, [pc, #84]	; (8003654 <__sfp+0x8c>)
 8003600:	3058      	adds	r0, #88	; 0x58
 8003602:	60e3      	str	r3, [r4, #12]
 8003604:	6665      	str	r5, [r4, #100]	; 0x64
 8003606:	f000 f847 	bl	8003698 <__retarget_lock_init_recursive>
 800360a:	f7ff ff8d 	bl	8003528 <__sfp_lock_release>
 800360e:	0020      	movs	r0, r4
 8003610:	2208      	movs	r2, #8
 8003612:	0029      	movs	r1, r5
 8003614:	6025      	str	r5, [r4, #0]
 8003616:	60a5      	str	r5, [r4, #8]
 8003618:	6065      	str	r5, [r4, #4]
 800361a:	6125      	str	r5, [r4, #16]
 800361c:	6165      	str	r5, [r4, #20]
 800361e:	61a5      	str	r5, [r4, #24]
 8003620:	305c      	adds	r0, #92	; 0x5c
 8003622:	f7ff ff15 	bl	8003450 <memset>
 8003626:	6365      	str	r5, [r4, #52]	; 0x34
 8003628:	63a5      	str	r5, [r4, #56]	; 0x38
 800362a:	64a5      	str	r5, [r4, #72]	; 0x48
 800362c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800362e:	0020      	movs	r0, r4
 8003630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003632:	3468      	adds	r4, #104	; 0x68
 8003634:	e7d7      	b.n	80035e6 <__sfp+0x1e>
 8003636:	2104      	movs	r1, #4
 8003638:	0038      	movs	r0, r7
 800363a:	f7ff ff57 	bl	80034ec <__sfmoreglue>
 800363e:	1e04      	subs	r4, r0, #0
 8003640:	6030      	str	r0, [r6, #0]
 8003642:	d1d5      	bne.n	80035f0 <__sfp+0x28>
 8003644:	f7ff ff70 	bl	8003528 <__sfp_lock_release>
 8003648:	230c      	movs	r3, #12
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	e7ef      	b.n	800362e <__sfp+0x66>
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	080044e8 	.word	0x080044e8
 8003654:	ffff0001 	.word	0xffff0001

08003658 <_fwalk_reent>:
 8003658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800365a:	0004      	movs	r4, r0
 800365c:	0006      	movs	r6, r0
 800365e:	2700      	movs	r7, #0
 8003660:	9101      	str	r1, [sp, #4]
 8003662:	3448      	adds	r4, #72	; 0x48
 8003664:	6863      	ldr	r3, [r4, #4]
 8003666:	68a5      	ldr	r5, [r4, #8]
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	9b00      	ldr	r3, [sp, #0]
 800366c:	3b01      	subs	r3, #1
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	d504      	bpl.n	800367c <_fwalk_reent+0x24>
 8003672:	6824      	ldr	r4, [r4, #0]
 8003674:	2c00      	cmp	r4, #0
 8003676:	d1f5      	bne.n	8003664 <_fwalk_reent+0xc>
 8003678:	0038      	movs	r0, r7
 800367a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800367c:	89ab      	ldrh	r3, [r5, #12]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d908      	bls.n	8003694 <_fwalk_reent+0x3c>
 8003682:	220e      	movs	r2, #14
 8003684:	5eab      	ldrsh	r3, [r5, r2]
 8003686:	3301      	adds	r3, #1
 8003688:	d004      	beq.n	8003694 <_fwalk_reent+0x3c>
 800368a:	0029      	movs	r1, r5
 800368c:	0030      	movs	r0, r6
 800368e:	9b01      	ldr	r3, [sp, #4]
 8003690:	4798      	blx	r3
 8003692:	4307      	orrs	r7, r0
 8003694:	3568      	adds	r5, #104	; 0x68
 8003696:	e7e8      	b.n	800366a <_fwalk_reent+0x12>

08003698 <__retarget_lock_init_recursive>:
 8003698:	4770      	bx	lr

0800369a <__retarget_lock_acquire_recursive>:
 800369a:	4770      	bx	lr

0800369c <__retarget_lock_release_recursive>:
 800369c:	4770      	bx	lr
	...

080036a0 <sbrk_aligned>:
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	4e0f      	ldr	r6, [pc, #60]	; (80036e0 <sbrk_aligned+0x40>)
 80036a4:	000d      	movs	r5, r1
 80036a6:	6831      	ldr	r1, [r6, #0]
 80036a8:	0004      	movs	r4, r0
 80036aa:	2900      	cmp	r1, #0
 80036ac:	d102      	bne.n	80036b4 <sbrk_aligned+0x14>
 80036ae:	f000 fb73 	bl	8003d98 <_sbrk_r>
 80036b2:	6030      	str	r0, [r6, #0]
 80036b4:	0029      	movs	r1, r5
 80036b6:	0020      	movs	r0, r4
 80036b8:	f000 fb6e 	bl	8003d98 <_sbrk_r>
 80036bc:	1c43      	adds	r3, r0, #1
 80036be:	d00a      	beq.n	80036d6 <sbrk_aligned+0x36>
 80036c0:	2303      	movs	r3, #3
 80036c2:	1cc5      	adds	r5, r0, #3
 80036c4:	439d      	bics	r5, r3
 80036c6:	42a8      	cmp	r0, r5
 80036c8:	d007      	beq.n	80036da <sbrk_aligned+0x3a>
 80036ca:	1a29      	subs	r1, r5, r0
 80036cc:	0020      	movs	r0, r4
 80036ce:	f000 fb63 	bl	8003d98 <_sbrk_r>
 80036d2:	1c43      	adds	r3, r0, #1
 80036d4:	d101      	bne.n	80036da <sbrk_aligned+0x3a>
 80036d6:	2501      	movs	r5, #1
 80036d8:	426d      	negs	r5, r5
 80036da:	0028      	movs	r0, r5
 80036dc:	bd70      	pop	{r4, r5, r6, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	2000016c 	.word	0x2000016c

080036e4 <_malloc_r>:
 80036e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036e6:	2203      	movs	r2, #3
 80036e8:	1ccb      	adds	r3, r1, #3
 80036ea:	4393      	bics	r3, r2
 80036ec:	3308      	adds	r3, #8
 80036ee:	0006      	movs	r6, r0
 80036f0:	001f      	movs	r7, r3
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d232      	bcs.n	800375c <_malloc_r+0x78>
 80036f6:	270c      	movs	r7, #12
 80036f8:	42b9      	cmp	r1, r7
 80036fa:	d831      	bhi.n	8003760 <_malloc_r+0x7c>
 80036fc:	0030      	movs	r0, r6
 80036fe:	f000 fdf5 	bl	80042ec <__malloc_lock>
 8003702:	4d32      	ldr	r5, [pc, #200]	; (80037cc <_malloc_r+0xe8>)
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	001c      	movs	r4, r3
 8003708:	2c00      	cmp	r4, #0
 800370a:	d12e      	bne.n	800376a <_malloc_r+0x86>
 800370c:	0039      	movs	r1, r7
 800370e:	0030      	movs	r0, r6
 8003710:	f7ff ffc6 	bl	80036a0 <sbrk_aligned>
 8003714:	0004      	movs	r4, r0
 8003716:	1c43      	adds	r3, r0, #1
 8003718:	d11e      	bne.n	8003758 <_malloc_r+0x74>
 800371a:	682c      	ldr	r4, [r5, #0]
 800371c:	0025      	movs	r5, r4
 800371e:	2d00      	cmp	r5, #0
 8003720:	d14a      	bne.n	80037b8 <_malloc_r+0xd4>
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	0029      	movs	r1, r5
 8003726:	18e3      	adds	r3, r4, r3
 8003728:	0030      	movs	r0, r6
 800372a:	9301      	str	r3, [sp, #4]
 800372c:	f000 fb34 	bl	8003d98 <_sbrk_r>
 8003730:	9b01      	ldr	r3, [sp, #4]
 8003732:	4283      	cmp	r3, r0
 8003734:	d143      	bne.n	80037be <_malloc_r+0xda>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	3703      	adds	r7, #3
 800373a:	1aff      	subs	r7, r7, r3
 800373c:	2303      	movs	r3, #3
 800373e:	439f      	bics	r7, r3
 8003740:	3708      	adds	r7, #8
 8003742:	2f0c      	cmp	r7, #12
 8003744:	d200      	bcs.n	8003748 <_malloc_r+0x64>
 8003746:	270c      	movs	r7, #12
 8003748:	0039      	movs	r1, r7
 800374a:	0030      	movs	r0, r6
 800374c:	f7ff ffa8 	bl	80036a0 <sbrk_aligned>
 8003750:	1c43      	adds	r3, r0, #1
 8003752:	d034      	beq.n	80037be <_malloc_r+0xda>
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	19df      	adds	r7, r3, r7
 8003758:	6027      	str	r7, [r4, #0]
 800375a:	e013      	b.n	8003784 <_malloc_r+0xa0>
 800375c:	2b00      	cmp	r3, #0
 800375e:	dacb      	bge.n	80036f8 <_malloc_r+0x14>
 8003760:	230c      	movs	r3, #12
 8003762:	2500      	movs	r5, #0
 8003764:	6033      	str	r3, [r6, #0]
 8003766:	0028      	movs	r0, r5
 8003768:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800376a:	6822      	ldr	r2, [r4, #0]
 800376c:	1bd1      	subs	r1, r2, r7
 800376e:	d420      	bmi.n	80037b2 <_malloc_r+0xce>
 8003770:	290b      	cmp	r1, #11
 8003772:	d917      	bls.n	80037a4 <_malloc_r+0xc0>
 8003774:	19e2      	adds	r2, r4, r7
 8003776:	6027      	str	r7, [r4, #0]
 8003778:	42a3      	cmp	r3, r4
 800377a:	d111      	bne.n	80037a0 <_malloc_r+0xbc>
 800377c:	602a      	str	r2, [r5, #0]
 800377e:	6863      	ldr	r3, [r4, #4]
 8003780:	6011      	str	r1, [r2, #0]
 8003782:	6053      	str	r3, [r2, #4]
 8003784:	0030      	movs	r0, r6
 8003786:	0025      	movs	r5, r4
 8003788:	f000 fdb8 	bl	80042fc <__malloc_unlock>
 800378c:	2207      	movs	r2, #7
 800378e:	350b      	adds	r5, #11
 8003790:	1d23      	adds	r3, r4, #4
 8003792:	4395      	bics	r5, r2
 8003794:	1aea      	subs	r2, r5, r3
 8003796:	429d      	cmp	r5, r3
 8003798:	d0e5      	beq.n	8003766 <_malloc_r+0x82>
 800379a:	1b5b      	subs	r3, r3, r5
 800379c:	50a3      	str	r3, [r4, r2]
 800379e:	e7e2      	b.n	8003766 <_malloc_r+0x82>
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	e7ec      	b.n	800377e <_malloc_r+0x9a>
 80037a4:	6862      	ldr	r2, [r4, #4]
 80037a6:	42a3      	cmp	r3, r4
 80037a8:	d101      	bne.n	80037ae <_malloc_r+0xca>
 80037aa:	602a      	str	r2, [r5, #0]
 80037ac:	e7ea      	b.n	8003784 <_malloc_r+0xa0>
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	e7e8      	b.n	8003784 <_malloc_r+0xa0>
 80037b2:	0023      	movs	r3, r4
 80037b4:	6864      	ldr	r4, [r4, #4]
 80037b6:	e7a7      	b.n	8003708 <_malloc_r+0x24>
 80037b8:	002c      	movs	r4, r5
 80037ba:	686d      	ldr	r5, [r5, #4]
 80037bc:	e7af      	b.n	800371e <_malloc_r+0x3a>
 80037be:	230c      	movs	r3, #12
 80037c0:	0030      	movs	r0, r6
 80037c2:	6033      	str	r3, [r6, #0]
 80037c4:	f000 fd9a 	bl	80042fc <__malloc_unlock>
 80037c8:	e7cd      	b.n	8003766 <_malloc_r+0x82>
 80037ca:	46c0      	nop			; (mov r8, r8)
 80037cc:	20000168 	.word	0x20000168

080037d0 <__sfputc_r>:
 80037d0:	6893      	ldr	r3, [r2, #8]
 80037d2:	b510      	push	{r4, lr}
 80037d4:	3b01      	subs	r3, #1
 80037d6:	6093      	str	r3, [r2, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	da04      	bge.n	80037e6 <__sfputc_r+0x16>
 80037dc:	6994      	ldr	r4, [r2, #24]
 80037de:	42a3      	cmp	r3, r4
 80037e0:	db07      	blt.n	80037f2 <__sfputc_r+0x22>
 80037e2:	290a      	cmp	r1, #10
 80037e4:	d005      	beq.n	80037f2 <__sfputc_r+0x22>
 80037e6:	6813      	ldr	r3, [r2, #0]
 80037e8:	1c58      	adds	r0, r3, #1
 80037ea:	6010      	str	r0, [r2, #0]
 80037ec:	7019      	strb	r1, [r3, #0]
 80037ee:	0008      	movs	r0, r1
 80037f0:	bd10      	pop	{r4, pc}
 80037f2:	f000 fb2f 	bl	8003e54 <__swbuf_r>
 80037f6:	0001      	movs	r1, r0
 80037f8:	e7f9      	b.n	80037ee <__sfputc_r+0x1e>

080037fa <__sfputs_r>:
 80037fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fc:	0006      	movs	r6, r0
 80037fe:	000f      	movs	r7, r1
 8003800:	0014      	movs	r4, r2
 8003802:	18d5      	adds	r5, r2, r3
 8003804:	42ac      	cmp	r4, r5
 8003806:	d101      	bne.n	800380c <__sfputs_r+0x12>
 8003808:	2000      	movs	r0, #0
 800380a:	e007      	b.n	800381c <__sfputs_r+0x22>
 800380c:	7821      	ldrb	r1, [r4, #0]
 800380e:	003a      	movs	r2, r7
 8003810:	0030      	movs	r0, r6
 8003812:	f7ff ffdd 	bl	80037d0 <__sfputc_r>
 8003816:	3401      	adds	r4, #1
 8003818:	1c43      	adds	r3, r0, #1
 800381a:	d1f3      	bne.n	8003804 <__sfputs_r+0xa>
 800381c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003820 <_vfiprintf_r>:
 8003820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003822:	b0a1      	sub	sp, #132	; 0x84
 8003824:	0006      	movs	r6, r0
 8003826:	000c      	movs	r4, r1
 8003828:	001f      	movs	r7, r3
 800382a:	9203      	str	r2, [sp, #12]
 800382c:	2800      	cmp	r0, #0
 800382e:	d004      	beq.n	800383a <_vfiprintf_r+0x1a>
 8003830:	6983      	ldr	r3, [r0, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <_vfiprintf_r+0x1a>
 8003836:	f7ff fe8f 	bl	8003558 <__sinit>
 800383a:	4b8e      	ldr	r3, [pc, #568]	; (8003a74 <_vfiprintf_r+0x254>)
 800383c:	429c      	cmp	r4, r3
 800383e:	d11c      	bne.n	800387a <_vfiprintf_r+0x5a>
 8003840:	6874      	ldr	r4, [r6, #4]
 8003842:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003844:	07db      	lsls	r3, r3, #31
 8003846:	d405      	bmi.n	8003854 <_vfiprintf_r+0x34>
 8003848:	89a3      	ldrh	r3, [r4, #12]
 800384a:	059b      	lsls	r3, r3, #22
 800384c:	d402      	bmi.n	8003854 <_vfiprintf_r+0x34>
 800384e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003850:	f7ff ff23 	bl	800369a <__retarget_lock_acquire_recursive>
 8003854:	89a3      	ldrh	r3, [r4, #12]
 8003856:	071b      	lsls	r3, r3, #28
 8003858:	d502      	bpl.n	8003860 <_vfiprintf_r+0x40>
 800385a:	6923      	ldr	r3, [r4, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d11d      	bne.n	800389c <_vfiprintf_r+0x7c>
 8003860:	0021      	movs	r1, r4
 8003862:	0030      	movs	r0, r6
 8003864:	f000 fb60 	bl	8003f28 <__swsetup_r>
 8003868:	2800      	cmp	r0, #0
 800386a:	d017      	beq.n	800389c <_vfiprintf_r+0x7c>
 800386c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800386e:	07db      	lsls	r3, r3, #31
 8003870:	d50d      	bpl.n	800388e <_vfiprintf_r+0x6e>
 8003872:	2001      	movs	r0, #1
 8003874:	4240      	negs	r0, r0
 8003876:	b021      	add	sp, #132	; 0x84
 8003878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800387a:	4b7f      	ldr	r3, [pc, #508]	; (8003a78 <_vfiprintf_r+0x258>)
 800387c:	429c      	cmp	r4, r3
 800387e:	d101      	bne.n	8003884 <_vfiprintf_r+0x64>
 8003880:	68b4      	ldr	r4, [r6, #8]
 8003882:	e7de      	b.n	8003842 <_vfiprintf_r+0x22>
 8003884:	4b7d      	ldr	r3, [pc, #500]	; (8003a7c <_vfiprintf_r+0x25c>)
 8003886:	429c      	cmp	r4, r3
 8003888:	d1db      	bne.n	8003842 <_vfiprintf_r+0x22>
 800388a:	68f4      	ldr	r4, [r6, #12]
 800388c:	e7d9      	b.n	8003842 <_vfiprintf_r+0x22>
 800388e:	89a3      	ldrh	r3, [r4, #12]
 8003890:	059b      	lsls	r3, r3, #22
 8003892:	d4ee      	bmi.n	8003872 <_vfiprintf_r+0x52>
 8003894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003896:	f7ff ff01 	bl	800369c <__retarget_lock_release_recursive>
 800389a:	e7ea      	b.n	8003872 <_vfiprintf_r+0x52>
 800389c:	2300      	movs	r3, #0
 800389e:	ad08      	add	r5, sp, #32
 80038a0:	616b      	str	r3, [r5, #20]
 80038a2:	3320      	adds	r3, #32
 80038a4:	766b      	strb	r3, [r5, #25]
 80038a6:	3310      	adds	r3, #16
 80038a8:	76ab      	strb	r3, [r5, #26]
 80038aa:	9707      	str	r7, [sp, #28]
 80038ac:	9f03      	ldr	r7, [sp, #12]
 80038ae:	783b      	ldrb	r3, [r7, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <_vfiprintf_r+0x98>
 80038b4:	2b25      	cmp	r3, #37	; 0x25
 80038b6:	d14e      	bne.n	8003956 <_vfiprintf_r+0x136>
 80038b8:	9b03      	ldr	r3, [sp, #12]
 80038ba:	1afb      	subs	r3, r7, r3
 80038bc:	9305      	str	r3, [sp, #20]
 80038be:	9b03      	ldr	r3, [sp, #12]
 80038c0:	429f      	cmp	r7, r3
 80038c2:	d00d      	beq.n	80038e0 <_vfiprintf_r+0xc0>
 80038c4:	9b05      	ldr	r3, [sp, #20]
 80038c6:	0021      	movs	r1, r4
 80038c8:	0030      	movs	r0, r6
 80038ca:	9a03      	ldr	r2, [sp, #12]
 80038cc:	f7ff ff95 	bl	80037fa <__sfputs_r>
 80038d0:	1c43      	adds	r3, r0, #1
 80038d2:	d100      	bne.n	80038d6 <_vfiprintf_r+0xb6>
 80038d4:	e0b5      	b.n	8003a42 <_vfiprintf_r+0x222>
 80038d6:	696a      	ldr	r2, [r5, #20]
 80038d8:	9b05      	ldr	r3, [sp, #20]
 80038da:	4694      	mov	ip, r2
 80038dc:	4463      	add	r3, ip
 80038de:	616b      	str	r3, [r5, #20]
 80038e0:	783b      	ldrb	r3, [r7, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d100      	bne.n	80038e8 <_vfiprintf_r+0xc8>
 80038e6:	e0ac      	b.n	8003a42 <_vfiprintf_r+0x222>
 80038e8:	2201      	movs	r2, #1
 80038ea:	1c7b      	adds	r3, r7, #1
 80038ec:	9303      	str	r3, [sp, #12]
 80038ee:	2300      	movs	r3, #0
 80038f0:	4252      	negs	r2, r2
 80038f2:	606a      	str	r2, [r5, #4]
 80038f4:	a904      	add	r1, sp, #16
 80038f6:	3254      	adds	r2, #84	; 0x54
 80038f8:	1852      	adds	r2, r2, r1
 80038fa:	602b      	str	r3, [r5, #0]
 80038fc:	60eb      	str	r3, [r5, #12]
 80038fe:	60ab      	str	r3, [r5, #8]
 8003900:	7013      	strb	r3, [r2, #0]
 8003902:	65ab      	str	r3, [r5, #88]	; 0x58
 8003904:	9b03      	ldr	r3, [sp, #12]
 8003906:	2205      	movs	r2, #5
 8003908:	7819      	ldrb	r1, [r3, #0]
 800390a:	485d      	ldr	r0, [pc, #372]	; (8003a80 <_vfiprintf_r+0x260>)
 800390c:	f000 fce2 	bl	80042d4 <memchr>
 8003910:	9b03      	ldr	r3, [sp, #12]
 8003912:	1c5f      	adds	r7, r3, #1
 8003914:	2800      	cmp	r0, #0
 8003916:	d120      	bne.n	800395a <_vfiprintf_r+0x13a>
 8003918:	682a      	ldr	r2, [r5, #0]
 800391a:	06d3      	lsls	r3, r2, #27
 800391c:	d504      	bpl.n	8003928 <_vfiprintf_r+0x108>
 800391e:	2353      	movs	r3, #83	; 0x53
 8003920:	a904      	add	r1, sp, #16
 8003922:	185b      	adds	r3, r3, r1
 8003924:	2120      	movs	r1, #32
 8003926:	7019      	strb	r1, [r3, #0]
 8003928:	0713      	lsls	r3, r2, #28
 800392a:	d504      	bpl.n	8003936 <_vfiprintf_r+0x116>
 800392c:	2353      	movs	r3, #83	; 0x53
 800392e:	a904      	add	r1, sp, #16
 8003930:	185b      	adds	r3, r3, r1
 8003932:	212b      	movs	r1, #43	; 0x2b
 8003934:	7019      	strb	r1, [r3, #0]
 8003936:	9b03      	ldr	r3, [sp, #12]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b2a      	cmp	r3, #42	; 0x2a
 800393c:	d016      	beq.n	800396c <_vfiprintf_r+0x14c>
 800393e:	2100      	movs	r1, #0
 8003940:	68eb      	ldr	r3, [r5, #12]
 8003942:	9f03      	ldr	r7, [sp, #12]
 8003944:	783a      	ldrb	r2, [r7, #0]
 8003946:	1c78      	adds	r0, r7, #1
 8003948:	3a30      	subs	r2, #48	; 0x30
 800394a:	4684      	mov	ip, r0
 800394c:	2a09      	cmp	r2, #9
 800394e:	d94f      	bls.n	80039f0 <_vfiprintf_r+0x1d0>
 8003950:	2900      	cmp	r1, #0
 8003952:	d111      	bne.n	8003978 <_vfiprintf_r+0x158>
 8003954:	e017      	b.n	8003986 <_vfiprintf_r+0x166>
 8003956:	3701      	adds	r7, #1
 8003958:	e7a9      	b.n	80038ae <_vfiprintf_r+0x8e>
 800395a:	4b49      	ldr	r3, [pc, #292]	; (8003a80 <_vfiprintf_r+0x260>)
 800395c:	682a      	ldr	r2, [r5, #0]
 800395e:	1ac0      	subs	r0, r0, r3
 8003960:	2301      	movs	r3, #1
 8003962:	4083      	lsls	r3, r0
 8003964:	4313      	orrs	r3, r2
 8003966:	602b      	str	r3, [r5, #0]
 8003968:	9703      	str	r7, [sp, #12]
 800396a:	e7cb      	b.n	8003904 <_vfiprintf_r+0xe4>
 800396c:	9b07      	ldr	r3, [sp, #28]
 800396e:	1d19      	adds	r1, r3, #4
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	9107      	str	r1, [sp, #28]
 8003974:	2b00      	cmp	r3, #0
 8003976:	db01      	blt.n	800397c <_vfiprintf_r+0x15c>
 8003978:	930b      	str	r3, [sp, #44]	; 0x2c
 800397a:	e004      	b.n	8003986 <_vfiprintf_r+0x166>
 800397c:	425b      	negs	r3, r3
 800397e:	60eb      	str	r3, [r5, #12]
 8003980:	2302      	movs	r3, #2
 8003982:	4313      	orrs	r3, r2
 8003984:	602b      	str	r3, [r5, #0]
 8003986:	783b      	ldrb	r3, [r7, #0]
 8003988:	2b2e      	cmp	r3, #46	; 0x2e
 800398a:	d10a      	bne.n	80039a2 <_vfiprintf_r+0x182>
 800398c:	787b      	ldrb	r3, [r7, #1]
 800398e:	2b2a      	cmp	r3, #42	; 0x2a
 8003990:	d137      	bne.n	8003a02 <_vfiprintf_r+0x1e2>
 8003992:	9b07      	ldr	r3, [sp, #28]
 8003994:	3702      	adds	r7, #2
 8003996:	1d1a      	adds	r2, r3, #4
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	9207      	str	r2, [sp, #28]
 800399c:	2b00      	cmp	r3, #0
 800399e:	db2d      	blt.n	80039fc <_vfiprintf_r+0x1dc>
 80039a0:	9309      	str	r3, [sp, #36]	; 0x24
 80039a2:	2203      	movs	r2, #3
 80039a4:	7839      	ldrb	r1, [r7, #0]
 80039a6:	4837      	ldr	r0, [pc, #220]	; (8003a84 <_vfiprintf_r+0x264>)
 80039a8:	f000 fc94 	bl	80042d4 <memchr>
 80039ac:	2800      	cmp	r0, #0
 80039ae:	d007      	beq.n	80039c0 <_vfiprintf_r+0x1a0>
 80039b0:	4b34      	ldr	r3, [pc, #208]	; (8003a84 <_vfiprintf_r+0x264>)
 80039b2:	682a      	ldr	r2, [r5, #0]
 80039b4:	1ac0      	subs	r0, r0, r3
 80039b6:	2340      	movs	r3, #64	; 0x40
 80039b8:	4083      	lsls	r3, r0
 80039ba:	4313      	orrs	r3, r2
 80039bc:	3701      	adds	r7, #1
 80039be:	602b      	str	r3, [r5, #0]
 80039c0:	7839      	ldrb	r1, [r7, #0]
 80039c2:	1c7b      	adds	r3, r7, #1
 80039c4:	2206      	movs	r2, #6
 80039c6:	4830      	ldr	r0, [pc, #192]	; (8003a88 <_vfiprintf_r+0x268>)
 80039c8:	9303      	str	r3, [sp, #12]
 80039ca:	7629      	strb	r1, [r5, #24]
 80039cc:	f000 fc82 	bl	80042d4 <memchr>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	d045      	beq.n	8003a60 <_vfiprintf_r+0x240>
 80039d4:	4b2d      	ldr	r3, [pc, #180]	; (8003a8c <_vfiprintf_r+0x26c>)
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d127      	bne.n	8003a2a <_vfiprintf_r+0x20a>
 80039da:	2207      	movs	r2, #7
 80039dc:	9b07      	ldr	r3, [sp, #28]
 80039de:	3307      	adds	r3, #7
 80039e0:	4393      	bics	r3, r2
 80039e2:	3308      	adds	r3, #8
 80039e4:	9307      	str	r3, [sp, #28]
 80039e6:	696b      	ldr	r3, [r5, #20]
 80039e8:	9a04      	ldr	r2, [sp, #16]
 80039ea:	189b      	adds	r3, r3, r2
 80039ec:	616b      	str	r3, [r5, #20]
 80039ee:	e75d      	b.n	80038ac <_vfiprintf_r+0x8c>
 80039f0:	210a      	movs	r1, #10
 80039f2:	434b      	muls	r3, r1
 80039f4:	4667      	mov	r7, ip
 80039f6:	189b      	adds	r3, r3, r2
 80039f8:	3909      	subs	r1, #9
 80039fa:	e7a3      	b.n	8003944 <_vfiprintf_r+0x124>
 80039fc:	2301      	movs	r3, #1
 80039fe:	425b      	negs	r3, r3
 8003a00:	e7ce      	b.n	80039a0 <_vfiprintf_r+0x180>
 8003a02:	2300      	movs	r3, #0
 8003a04:	001a      	movs	r2, r3
 8003a06:	3701      	adds	r7, #1
 8003a08:	606b      	str	r3, [r5, #4]
 8003a0a:	7839      	ldrb	r1, [r7, #0]
 8003a0c:	1c78      	adds	r0, r7, #1
 8003a0e:	3930      	subs	r1, #48	; 0x30
 8003a10:	4684      	mov	ip, r0
 8003a12:	2909      	cmp	r1, #9
 8003a14:	d903      	bls.n	8003a1e <_vfiprintf_r+0x1fe>
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0c3      	beq.n	80039a2 <_vfiprintf_r+0x182>
 8003a1a:	9209      	str	r2, [sp, #36]	; 0x24
 8003a1c:	e7c1      	b.n	80039a2 <_vfiprintf_r+0x182>
 8003a1e:	230a      	movs	r3, #10
 8003a20:	435a      	muls	r2, r3
 8003a22:	4667      	mov	r7, ip
 8003a24:	1852      	adds	r2, r2, r1
 8003a26:	3b09      	subs	r3, #9
 8003a28:	e7ef      	b.n	8003a0a <_vfiprintf_r+0x1ea>
 8003a2a:	ab07      	add	r3, sp, #28
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	0022      	movs	r2, r4
 8003a30:	0029      	movs	r1, r5
 8003a32:	0030      	movs	r0, r6
 8003a34:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <_vfiprintf_r+0x270>)
 8003a36:	e000      	b.n	8003a3a <_vfiprintf_r+0x21a>
 8003a38:	bf00      	nop
 8003a3a:	9004      	str	r0, [sp, #16]
 8003a3c:	9b04      	ldr	r3, [sp, #16]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	d1d1      	bne.n	80039e6 <_vfiprintf_r+0x1c6>
 8003a42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a44:	07db      	lsls	r3, r3, #31
 8003a46:	d405      	bmi.n	8003a54 <_vfiprintf_r+0x234>
 8003a48:	89a3      	ldrh	r3, [r4, #12]
 8003a4a:	059b      	lsls	r3, r3, #22
 8003a4c:	d402      	bmi.n	8003a54 <_vfiprintf_r+0x234>
 8003a4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a50:	f7ff fe24 	bl	800369c <__retarget_lock_release_recursive>
 8003a54:	89a3      	ldrh	r3, [r4, #12]
 8003a56:	065b      	lsls	r3, r3, #25
 8003a58:	d500      	bpl.n	8003a5c <_vfiprintf_r+0x23c>
 8003a5a:	e70a      	b.n	8003872 <_vfiprintf_r+0x52>
 8003a5c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003a5e:	e70a      	b.n	8003876 <_vfiprintf_r+0x56>
 8003a60:	ab07      	add	r3, sp, #28
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	0022      	movs	r2, r4
 8003a66:	0029      	movs	r1, r5
 8003a68:	0030      	movs	r0, r6
 8003a6a:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <_vfiprintf_r+0x270>)
 8003a6c:	f000 f882 	bl	8003b74 <_printf_i>
 8003a70:	e7e3      	b.n	8003a3a <_vfiprintf_r+0x21a>
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	0800450c 	.word	0x0800450c
 8003a78:	0800452c 	.word	0x0800452c
 8003a7c:	080044ec 	.word	0x080044ec
 8003a80:	0800454c 	.word	0x0800454c
 8003a84:	08004552 	.word	0x08004552
 8003a88:	08004556 	.word	0x08004556
 8003a8c:	00000000 	.word	0x00000000
 8003a90:	080037fb 	.word	0x080037fb

08003a94 <_printf_common>:
 8003a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a96:	0015      	movs	r5, r2
 8003a98:	9301      	str	r3, [sp, #4]
 8003a9a:	688a      	ldr	r2, [r1, #8]
 8003a9c:	690b      	ldr	r3, [r1, #16]
 8003a9e:	000c      	movs	r4, r1
 8003aa0:	9000      	str	r0, [sp, #0]
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	da00      	bge.n	8003aa8 <_printf_common+0x14>
 8003aa6:	0013      	movs	r3, r2
 8003aa8:	0022      	movs	r2, r4
 8003aaa:	602b      	str	r3, [r5, #0]
 8003aac:	3243      	adds	r2, #67	; 0x43
 8003aae:	7812      	ldrb	r2, [r2, #0]
 8003ab0:	2a00      	cmp	r2, #0
 8003ab2:	d001      	beq.n	8003ab8 <_printf_common+0x24>
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	602b      	str	r3, [r5, #0]
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	069b      	lsls	r3, r3, #26
 8003abc:	d502      	bpl.n	8003ac4 <_printf_common+0x30>
 8003abe:	682b      	ldr	r3, [r5, #0]
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	602b      	str	r3, [r5, #0]
 8003ac4:	6822      	ldr	r2, [r4, #0]
 8003ac6:	2306      	movs	r3, #6
 8003ac8:	0017      	movs	r7, r2
 8003aca:	401f      	ands	r7, r3
 8003acc:	421a      	tst	r2, r3
 8003ace:	d027      	beq.n	8003b20 <_printf_common+0x8c>
 8003ad0:	0023      	movs	r3, r4
 8003ad2:	3343      	adds	r3, #67	; 0x43
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	1e5a      	subs	r2, r3, #1
 8003ad8:	4193      	sbcs	r3, r2
 8003ada:	6822      	ldr	r2, [r4, #0]
 8003adc:	0692      	lsls	r2, r2, #26
 8003ade:	d430      	bmi.n	8003b42 <_printf_common+0xae>
 8003ae0:	0022      	movs	r2, r4
 8003ae2:	9901      	ldr	r1, [sp, #4]
 8003ae4:	9800      	ldr	r0, [sp, #0]
 8003ae6:	9e08      	ldr	r6, [sp, #32]
 8003ae8:	3243      	adds	r2, #67	; 0x43
 8003aea:	47b0      	blx	r6
 8003aec:	1c43      	adds	r3, r0, #1
 8003aee:	d025      	beq.n	8003b3c <_printf_common+0xa8>
 8003af0:	2306      	movs	r3, #6
 8003af2:	6820      	ldr	r0, [r4, #0]
 8003af4:	682a      	ldr	r2, [r5, #0]
 8003af6:	68e1      	ldr	r1, [r4, #12]
 8003af8:	2500      	movs	r5, #0
 8003afa:	4003      	ands	r3, r0
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d103      	bne.n	8003b08 <_printf_common+0x74>
 8003b00:	1a8d      	subs	r5, r1, r2
 8003b02:	43eb      	mvns	r3, r5
 8003b04:	17db      	asrs	r3, r3, #31
 8003b06:	401d      	ands	r5, r3
 8003b08:	68a3      	ldr	r3, [r4, #8]
 8003b0a:	6922      	ldr	r2, [r4, #16]
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	dd01      	ble.n	8003b14 <_printf_common+0x80>
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	18ed      	adds	r5, r5, r3
 8003b14:	2700      	movs	r7, #0
 8003b16:	42bd      	cmp	r5, r7
 8003b18:	d120      	bne.n	8003b5c <_printf_common+0xc8>
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	e010      	b.n	8003b40 <_printf_common+0xac>
 8003b1e:	3701      	adds	r7, #1
 8003b20:	68e3      	ldr	r3, [r4, #12]
 8003b22:	682a      	ldr	r2, [r5, #0]
 8003b24:	1a9b      	subs	r3, r3, r2
 8003b26:	42bb      	cmp	r3, r7
 8003b28:	ddd2      	ble.n	8003ad0 <_printf_common+0x3c>
 8003b2a:	0022      	movs	r2, r4
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	9901      	ldr	r1, [sp, #4]
 8003b30:	9800      	ldr	r0, [sp, #0]
 8003b32:	9e08      	ldr	r6, [sp, #32]
 8003b34:	3219      	adds	r2, #25
 8003b36:	47b0      	blx	r6
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d1f0      	bne.n	8003b1e <_printf_common+0x8a>
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	4240      	negs	r0, r0
 8003b40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b42:	2030      	movs	r0, #48	; 0x30
 8003b44:	18e1      	adds	r1, r4, r3
 8003b46:	3143      	adds	r1, #67	; 0x43
 8003b48:	7008      	strb	r0, [r1, #0]
 8003b4a:	0021      	movs	r1, r4
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	3145      	adds	r1, #69	; 0x45
 8003b50:	7809      	ldrb	r1, [r1, #0]
 8003b52:	18a2      	adds	r2, r4, r2
 8003b54:	3243      	adds	r2, #67	; 0x43
 8003b56:	3302      	adds	r3, #2
 8003b58:	7011      	strb	r1, [r2, #0]
 8003b5a:	e7c1      	b.n	8003ae0 <_printf_common+0x4c>
 8003b5c:	0022      	movs	r2, r4
 8003b5e:	2301      	movs	r3, #1
 8003b60:	9901      	ldr	r1, [sp, #4]
 8003b62:	9800      	ldr	r0, [sp, #0]
 8003b64:	9e08      	ldr	r6, [sp, #32]
 8003b66:	321a      	adds	r2, #26
 8003b68:	47b0      	blx	r6
 8003b6a:	1c43      	adds	r3, r0, #1
 8003b6c:	d0e6      	beq.n	8003b3c <_printf_common+0xa8>
 8003b6e:	3701      	adds	r7, #1
 8003b70:	e7d1      	b.n	8003b16 <_printf_common+0x82>
	...

08003b74 <_printf_i>:
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b08b      	sub	sp, #44	; 0x2c
 8003b78:	9206      	str	r2, [sp, #24]
 8003b7a:	000a      	movs	r2, r1
 8003b7c:	3243      	adds	r2, #67	; 0x43
 8003b7e:	9307      	str	r3, [sp, #28]
 8003b80:	9005      	str	r0, [sp, #20]
 8003b82:	9204      	str	r2, [sp, #16]
 8003b84:	7e0a      	ldrb	r2, [r1, #24]
 8003b86:	000c      	movs	r4, r1
 8003b88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003b8a:	2a78      	cmp	r2, #120	; 0x78
 8003b8c:	d807      	bhi.n	8003b9e <_printf_i+0x2a>
 8003b8e:	2a62      	cmp	r2, #98	; 0x62
 8003b90:	d809      	bhi.n	8003ba6 <_printf_i+0x32>
 8003b92:	2a00      	cmp	r2, #0
 8003b94:	d100      	bne.n	8003b98 <_printf_i+0x24>
 8003b96:	e0c1      	b.n	8003d1c <_printf_i+0x1a8>
 8003b98:	2a58      	cmp	r2, #88	; 0x58
 8003b9a:	d100      	bne.n	8003b9e <_printf_i+0x2a>
 8003b9c:	e08c      	b.n	8003cb8 <_printf_i+0x144>
 8003b9e:	0026      	movs	r6, r4
 8003ba0:	3642      	adds	r6, #66	; 0x42
 8003ba2:	7032      	strb	r2, [r6, #0]
 8003ba4:	e022      	b.n	8003bec <_printf_i+0x78>
 8003ba6:	0010      	movs	r0, r2
 8003ba8:	3863      	subs	r0, #99	; 0x63
 8003baa:	2815      	cmp	r0, #21
 8003bac:	d8f7      	bhi.n	8003b9e <_printf_i+0x2a>
 8003bae:	f7fc faab 	bl	8000108 <__gnu_thumb1_case_shi>
 8003bb2:	0016      	.short	0x0016
 8003bb4:	fff6001f 	.word	0xfff6001f
 8003bb8:	fff6fff6 	.word	0xfff6fff6
 8003bbc:	001ffff6 	.word	0x001ffff6
 8003bc0:	fff6fff6 	.word	0xfff6fff6
 8003bc4:	fff6fff6 	.word	0xfff6fff6
 8003bc8:	003600a8 	.word	0x003600a8
 8003bcc:	fff6009a 	.word	0xfff6009a
 8003bd0:	00b9fff6 	.word	0x00b9fff6
 8003bd4:	0036fff6 	.word	0x0036fff6
 8003bd8:	fff6fff6 	.word	0xfff6fff6
 8003bdc:	009e      	.short	0x009e
 8003bde:	0026      	movs	r6, r4
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	3642      	adds	r6, #66	; 0x42
 8003be4:	1d11      	adds	r1, r2, #4
 8003be6:	6019      	str	r1, [r3, #0]
 8003be8:	6813      	ldr	r3, [r2, #0]
 8003bea:	7033      	strb	r3, [r6, #0]
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0a7      	b.n	8003d40 <_printf_i+0x1cc>
 8003bf0:	6808      	ldr	r0, [r1, #0]
 8003bf2:	6819      	ldr	r1, [r3, #0]
 8003bf4:	1d0a      	adds	r2, r1, #4
 8003bf6:	0605      	lsls	r5, r0, #24
 8003bf8:	d50b      	bpl.n	8003c12 <_printf_i+0x9e>
 8003bfa:	680d      	ldr	r5, [r1, #0]
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	2d00      	cmp	r5, #0
 8003c00:	da03      	bge.n	8003c0a <_printf_i+0x96>
 8003c02:	232d      	movs	r3, #45	; 0x2d
 8003c04:	9a04      	ldr	r2, [sp, #16]
 8003c06:	426d      	negs	r5, r5
 8003c08:	7013      	strb	r3, [r2, #0]
 8003c0a:	4b61      	ldr	r3, [pc, #388]	; (8003d90 <_printf_i+0x21c>)
 8003c0c:	270a      	movs	r7, #10
 8003c0e:	9303      	str	r3, [sp, #12]
 8003c10:	e01b      	b.n	8003c4a <_printf_i+0xd6>
 8003c12:	680d      	ldr	r5, [r1, #0]
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	0641      	lsls	r1, r0, #25
 8003c18:	d5f1      	bpl.n	8003bfe <_printf_i+0x8a>
 8003c1a:	b22d      	sxth	r5, r5
 8003c1c:	e7ef      	b.n	8003bfe <_printf_i+0x8a>
 8003c1e:	680d      	ldr	r5, [r1, #0]
 8003c20:	6819      	ldr	r1, [r3, #0]
 8003c22:	1d08      	adds	r0, r1, #4
 8003c24:	6018      	str	r0, [r3, #0]
 8003c26:	062e      	lsls	r6, r5, #24
 8003c28:	d501      	bpl.n	8003c2e <_printf_i+0xba>
 8003c2a:	680d      	ldr	r5, [r1, #0]
 8003c2c:	e003      	b.n	8003c36 <_printf_i+0xc2>
 8003c2e:	066d      	lsls	r5, r5, #25
 8003c30:	d5fb      	bpl.n	8003c2a <_printf_i+0xb6>
 8003c32:	680d      	ldr	r5, [r1, #0]
 8003c34:	b2ad      	uxth	r5, r5
 8003c36:	4b56      	ldr	r3, [pc, #344]	; (8003d90 <_printf_i+0x21c>)
 8003c38:	2708      	movs	r7, #8
 8003c3a:	9303      	str	r3, [sp, #12]
 8003c3c:	2a6f      	cmp	r2, #111	; 0x6f
 8003c3e:	d000      	beq.n	8003c42 <_printf_i+0xce>
 8003c40:	3702      	adds	r7, #2
 8003c42:	0023      	movs	r3, r4
 8003c44:	2200      	movs	r2, #0
 8003c46:	3343      	adds	r3, #67	; 0x43
 8003c48:	701a      	strb	r2, [r3, #0]
 8003c4a:	6863      	ldr	r3, [r4, #4]
 8003c4c:	60a3      	str	r3, [r4, #8]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	db03      	blt.n	8003c5a <_printf_i+0xe6>
 8003c52:	2204      	movs	r2, #4
 8003c54:	6821      	ldr	r1, [r4, #0]
 8003c56:	4391      	bics	r1, r2
 8003c58:	6021      	str	r1, [r4, #0]
 8003c5a:	2d00      	cmp	r5, #0
 8003c5c:	d102      	bne.n	8003c64 <_printf_i+0xf0>
 8003c5e:	9e04      	ldr	r6, [sp, #16]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00c      	beq.n	8003c7e <_printf_i+0x10a>
 8003c64:	9e04      	ldr	r6, [sp, #16]
 8003c66:	0028      	movs	r0, r5
 8003c68:	0039      	movs	r1, r7
 8003c6a:	f7fc fadd 	bl	8000228 <__aeabi_uidivmod>
 8003c6e:	9b03      	ldr	r3, [sp, #12]
 8003c70:	3e01      	subs	r6, #1
 8003c72:	5c5b      	ldrb	r3, [r3, r1]
 8003c74:	7033      	strb	r3, [r6, #0]
 8003c76:	002b      	movs	r3, r5
 8003c78:	0005      	movs	r5, r0
 8003c7a:	429f      	cmp	r7, r3
 8003c7c:	d9f3      	bls.n	8003c66 <_printf_i+0xf2>
 8003c7e:	2f08      	cmp	r7, #8
 8003c80:	d109      	bne.n	8003c96 <_printf_i+0x122>
 8003c82:	6823      	ldr	r3, [r4, #0]
 8003c84:	07db      	lsls	r3, r3, #31
 8003c86:	d506      	bpl.n	8003c96 <_printf_i+0x122>
 8003c88:	6863      	ldr	r3, [r4, #4]
 8003c8a:	6922      	ldr	r2, [r4, #16]
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	dc02      	bgt.n	8003c96 <_printf_i+0x122>
 8003c90:	2330      	movs	r3, #48	; 0x30
 8003c92:	3e01      	subs	r6, #1
 8003c94:	7033      	strb	r3, [r6, #0]
 8003c96:	9b04      	ldr	r3, [sp, #16]
 8003c98:	1b9b      	subs	r3, r3, r6
 8003c9a:	6123      	str	r3, [r4, #16]
 8003c9c:	9b07      	ldr	r3, [sp, #28]
 8003c9e:	0021      	movs	r1, r4
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	9805      	ldr	r0, [sp, #20]
 8003ca4:	9b06      	ldr	r3, [sp, #24]
 8003ca6:	aa09      	add	r2, sp, #36	; 0x24
 8003ca8:	f7ff fef4 	bl	8003a94 <_printf_common>
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d14c      	bne.n	8003d4a <_printf_i+0x1d6>
 8003cb0:	2001      	movs	r0, #1
 8003cb2:	4240      	negs	r0, r0
 8003cb4:	b00b      	add	sp, #44	; 0x2c
 8003cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cb8:	3145      	adds	r1, #69	; 0x45
 8003cba:	700a      	strb	r2, [r1, #0]
 8003cbc:	4a34      	ldr	r2, [pc, #208]	; (8003d90 <_printf_i+0x21c>)
 8003cbe:	9203      	str	r2, [sp, #12]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	6821      	ldr	r1, [r4, #0]
 8003cc4:	ca20      	ldmia	r2!, {r5}
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	0608      	lsls	r0, r1, #24
 8003cca:	d516      	bpl.n	8003cfa <_printf_i+0x186>
 8003ccc:	07cb      	lsls	r3, r1, #31
 8003cce:	d502      	bpl.n	8003cd6 <_printf_i+0x162>
 8003cd0:	2320      	movs	r3, #32
 8003cd2:	4319      	orrs	r1, r3
 8003cd4:	6021      	str	r1, [r4, #0]
 8003cd6:	2710      	movs	r7, #16
 8003cd8:	2d00      	cmp	r5, #0
 8003cda:	d1b2      	bne.n	8003c42 <_printf_i+0xce>
 8003cdc:	2320      	movs	r3, #32
 8003cde:	6822      	ldr	r2, [r4, #0]
 8003ce0:	439a      	bics	r2, r3
 8003ce2:	6022      	str	r2, [r4, #0]
 8003ce4:	e7ad      	b.n	8003c42 <_printf_i+0xce>
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	6809      	ldr	r1, [r1, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	6022      	str	r2, [r4, #0]
 8003cee:	0022      	movs	r2, r4
 8003cf0:	2178      	movs	r1, #120	; 0x78
 8003cf2:	3245      	adds	r2, #69	; 0x45
 8003cf4:	7011      	strb	r1, [r2, #0]
 8003cf6:	4a27      	ldr	r2, [pc, #156]	; (8003d94 <_printf_i+0x220>)
 8003cf8:	e7e1      	b.n	8003cbe <_printf_i+0x14a>
 8003cfa:	0648      	lsls	r0, r1, #25
 8003cfc:	d5e6      	bpl.n	8003ccc <_printf_i+0x158>
 8003cfe:	b2ad      	uxth	r5, r5
 8003d00:	e7e4      	b.n	8003ccc <_printf_i+0x158>
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	680d      	ldr	r5, [r1, #0]
 8003d06:	1d10      	adds	r0, r2, #4
 8003d08:	6949      	ldr	r1, [r1, #20]
 8003d0a:	6018      	str	r0, [r3, #0]
 8003d0c:	6813      	ldr	r3, [r2, #0]
 8003d0e:	062e      	lsls	r6, r5, #24
 8003d10:	d501      	bpl.n	8003d16 <_printf_i+0x1a2>
 8003d12:	6019      	str	r1, [r3, #0]
 8003d14:	e002      	b.n	8003d1c <_printf_i+0x1a8>
 8003d16:	066d      	lsls	r5, r5, #25
 8003d18:	d5fb      	bpl.n	8003d12 <_printf_i+0x19e>
 8003d1a:	8019      	strh	r1, [r3, #0]
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	9e04      	ldr	r6, [sp, #16]
 8003d20:	6123      	str	r3, [r4, #16]
 8003d22:	e7bb      	b.n	8003c9c <_printf_i+0x128>
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	1d11      	adds	r1, r2, #4
 8003d28:	6019      	str	r1, [r3, #0]
 8003d2a:	6816      	ldr	r6, [r2, #0]
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	0030      	movs	r0, r6
 8003d30:	6862      	ldr	r2, [r4, #4]
 8003d32:	f000 facf 	bl	80042d4 <memchr>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d001      	beq.n	8003d3e <_printf_i+0x1ca>
 8003d3a:	1b80      	subs	r0, r0, r6
 8003d3c:	6060      	str	r0, [r4, #4]
 8003d3e:	6863      	ldr	r3, [r4, #4]
 8003d40:	6123      	str	r3, [r4, #16]
 8003d42:	2300      	movs	r3, #0
 8003d44:	9a04      	ldr	r2, [sp, #16]
 8003d46:	7013      	strb	r3, [r2, #0]
 8003d48:	e7a8      	b.n	8003c9c <_printf_i+0x128>
 8003d4a:	6923      	ldr	r3, [r4, #16]
 8003d4c:	0032      	movs	r2, r6
 8003d4e:	9906      	ldr	r1, [sp, #24]
 8003d50:	9805      	ldr	r0, [sp, #20]
 8003d52:	9d07      	ldr	r5, [sp, #28]
 8003d54:	47a8      	blx	r5
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	d0aa      	beq.n	8003cb0 <_printf_i+0x13c>
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	079b      	lsls	r3, r3, #30
 8003d5e:	d415      	bmi.n	8003d8c <_printf_i+0x218>
 8003d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d62:	68e0      	ldr	r0, [r4, #12]
 8003d64:	4298      	cmp	r0, r3
 8003d66:	daa5      	bge.n	8003cb4 <_printf_i+0x140>
 8003d68:	0018      	movs	r0, r3
 8003d6a:	e7a3      	b.n	8003cb4 <_printf_i+0x140>
 8003d6c:	0022      	movs	r2, r4
 8003d6e:	2301      	movs	r3, #1
 8003d70:	9906      	ldr	r1, [sp, #24]
 8003d72:	9805      	ldr	r0, [sp, #20]
 8003d74:	9e07      	ldr	r6, [sp, #28]
 8003d76:	3219      	adds	r2, #25
 8003d78:	47b0      	blx	r6
 8003d7a:	1c43      	adds	r3, r0, #1
 8003d7c:	d098      	beq.n	8003cb0 <_printf_i+0x13c>
 8003d7e:	3501      	adds	r5, #1
 8003d80:	68e3      	ldr	r3, [r4, #12]
 8003d82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	42ab      	cmp	r3, r5
 8003d88:	dcf0      	bgt.n	8003d6c <_printf_i+0x1f8>
 8003d8a:	e7e9      	b.n	8003d60 <_printf_i+0x1ec>
 8003d8c:	2500      	movs	r5, #0
 8003d8e:	e7f7      	b.n	8003d80 <_printf_i+0x20c>
 8003d90:	0800455d 	.word	0x0800455d
 8003d94:	0800456e 	.word	0x0800456e

08003d98 <_sbrk_r>:
 8003d98:	2300      	movs	r3, #0
 8003d9a:	b570      	push	{r4, r5, r6, lr}
 8003d9c:	4d06      	ldr	r5, [pc, #24]	; (8003db8 <_sbrk_r+0x20>)
 8003d9e:	0004      	movs	r4, r0
 8003da0:	0008      	movs	r0, r1
 8003da2:	602b      	str	r3, [r5, #0]
 8003da4:	f7fc fe10 	bl	80009c8 <_sbrk>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d103      	bne.n	8003db4 <_sbrk_r+0x1c>
 8003dac:	682b      	ldr	r3, [r5, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d000      	beq.n	8003db4 <_sbrk_r+0x1c>
 8003db2:	6023      	str	r3, [r4, #0]
 8003db4:	bd70      	pop	{r4, r5, r6, pc}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	20000170 	.word	0x20000170

08003dbc <__sread>:
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	000c      	movs	r4, r1
 8003dc0:	250e      	movs	r5, #14
 8003dc2:	5f49      	ldrsh	r1, [r1, r5]
 8003dc4:	f000 faec 	bl	80043a0 <_read_r>
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	db03      	blt.n	8003dd4 <__sread+0x18>
 8003dcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003dce:	181b      	adds	r3, r3, r0
 8003dd0:	6563      	str	r3, [r4, #84]	; 0x54
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	4a02      	ldr	r2, [pc, #8]	; (8003de0 <__sread+0x24>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	81a3      	strh	r3, [r4, #12]
 8003ddc:	e7f9      	b.n	8003dd2 <__sread+0x16>
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	ffffefff 	.word	0xffffefff

08003de4 <__swrite>:
 8003de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003de6:	001f      	movs	r7, r3
 8003de8:	898b      	ldrh	r3, [r1, #12]
 8003dea:	0005      	movs	r5, r0
 8003dec:	000c      	movs	r4, r1
 8003dee:	0016      	movs	r6, r2
 8003df0:	05db      	lsls	r3, r3, #23
 8003df2:	d505      	bpl.n	8003e00 <__swrite+0x1c>
 8003df4:	230e      	movs	r3, #14
 8003df6:	5ec9      	ldrsh	r1, [r1, r3]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	f000 f9ea 	bl	80041d4 <_lseek_r>
 8003e00:	89a3      	ldrh	r3, [r4, #12]
 8003e02:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <__swrite+0x34>)
 8003e04:	0028      	movs	r0, r5
 8003e06:	4013      	ands	r3, r2
 8003e08:	81a3      	strh	r3, [r4, #12]
 8003e0a:	0032      	movs	r2, r6
 8003e0c:	230e      	movs	r3, #14
 8003e0e:	5ee1      	ldrsh	r1, [r4, r3]
 8003e10:	003b      	movs	r3, r7
 8003e12:	f000 f875 	bl	8003f00 <_write_r>
 8003e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e18:	ffffefff 	.word	0xffffefff

08003e1c <__sseek>:
 8003e1c:	b570      	push	{r4, r5, r6, lr}
 8003e1e:	000c      	movs	r4, r1
 8003e20:	250e      	movs	r5, #14
 8003e22:	5f49      	ldrsh	r1, [r1, r5]
 8003e24:	f000 f9d6 	bl	80041d4 <_lseek_r>
 8003e28:	89a3      	ldrh	r3, [r4, #12]
 8003e2a:	1c42      	adds	r2, r0, #1
 8003e2c:	d103      	bne.n	8003e36 <__sseek+0x1a>
 8003e2e:	4a05      	ldr	r2, [pc, #20]	; (8003e44 <__sseek+0x28>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	81a3      	strh	r3, [r4, #12]
 8003e34:	bd70      	pop	{r4, r5, r6, pc}
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	0152      	lsls	r2, r2, #5
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	81a3      	strh	r3, [r4, #12]
 8003e3e:	6560      	str	r0, [r4, #84]	; 0x54
 8003e40:	e7f8      	b.n	8003e34 <__sseek+0x18>
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	ffffefff 	.word	0xffffefff

08003e48 <__sclose>:
 8003e48:	b510      	push	{r4, lr}
 8003e4a:	230e      	movs	r3, #14
 8003e4c:	5ec9      	ldrsh	r1, [r1, r3]
 8003e4e:	f000 f8e3 	bl	8004018 <_close_r>
 8003e52:	bd10      	pop	{r4, pc}

08003e54 <__swbuf_r>:
 8003e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e56:	0005      	movs	r5, r0
 8003e58:	000e      	movs	r6, r1
 8003e5a:	0014      	movs	r4, r2
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	d004      	beq.n	8003e6a <__swbuf_r+0x16>
 8003e60:	6983      	ldr	r3, [r0, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <__swbuf_r+0x16>
 8003e66:	f7ff fb77 	bl	8003558 <__sinit>
 8003e6a:	4b22      	ldr	r3, [pc, #136]	; (8003ef4 <__swbuf_r+0xa0>)
 8003e6c:	429c      	cmp	r4, r3
 8003e6e:	d12e      	bne.n	8003ece <__swbuf_r+0x7a>
 8003e70:	686c      	ldr	r4, [r5, #4]
 8003e72:	69a3      	ldr	r3, [r4, #24]
 8003e74:	60a3      	str	r3, [r4, #8]
 8003e76:	89a3      	ldrh	r3, [r4, #12]
 8003e78:	071b      	lsls	r3, r3, #28
 8003e7a:	d532      	bpl.n	8003ee2 <__swbuf_r+0x8e>
 8003e7c:	6923      	ldr	r3, [r4, #16]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d02f      	beq.n	8003ee2 <__swbuf_r+0x8e>
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	6922      	ldr	r2, [r4, #16]
 8003e86:	b2f7      	uxtb	r7, r6
 8003e88:	1a98      	subs	r0, r3, r2
 8003e8a:	6963      	ldr	r3, [r4, #20]
 8003e8c:	b2f6      	uxtb	r6, r6
 8003e8e:	4283      	cmp	r3, r0
 8003e90:	dc05      	bgt.n	8003e9e <__swbuf_r+0x4a>
 8003e92:	0021      	movs	r1, r4
 8003e94:	0028      	movs	r0, r5
 8003e96:	f000 f95d 	bl	8004154 <_fflush_r>
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	d127      	bne.n	8003eee <__swbuf_r+0x9a>
 8003e9e:	68a3      	ldr	r3, [r4, #8]
 8003ea0:	3001      	adds	r0, #1
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	60a3      	str	r3, [r4, #8]
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	6022      	str	r2, [r4, #0]
 8003eac:	701f      	strb	r7, [r3, #0]
 8003eae:	6963      	ldr	r3, [r4, #20]
 8003eb0:	4283      	cmp	r3, r0
 8003eb2:	d004      	beq.n	8003ebe <__swbuf_r+0x6a>
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	07db      	lsls	r3, r3, #31
 8003eb8:	d507      	bpl.n	8003eca <__swbuf_r+0x76>
 8003eba:	2e0a      	cmp	r6, #10
 8003ebc:	d105      	bne.n	8003eca <__swbuf_r+0x76>
 8003ebe:	0021      	movs	r1, r4
 8003ec0:	0028      	movs	r0, r5
 8003ec2:	f000 f947 	bl	8004154 <_fflush_r>
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d111      	bne.n	8003eee <__swbuf_r+0x9a>
 8003eca:	0030      	movs	r0, r6
 8003ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ece:	4b0a      	ldr	r3, [pc, #40]	; (8003ef8 <__swbuf_r+0xa4>)
 8003ed0:	429c      	cmp	r4, r3
 8003ed2:	d101      	bne.n	8003ed8 <__swbuf_r+0x84>
 8003ed4:	68ac      	ldr	r4, [r5, #8]
 8003ed6:	e7cc      	b.n	8003e72 <__swbuf_r+0x1e>
 8003ed8:	4b08      	ldr	r3, [pc, #32]	; (8003efc <__swbuf_r+0xa8>)
 8003eda:	429c      	cmp	r4, r3
 8003edc:	d1c9      	bne.n	8003e72 <__swbuf_r+0x1e>
 8003ede:	68ec      	ldr	r4, [r5, #12]
 8003ee0:	e7c7      	b.n	8003e72 <__swbuf_r+0x1e>
 8003ee2:	0021      	movs	r1, r4
 8003ee4:	0028      	movs	r0, r5
 8003ee6:	f000 f81f 	bl	8003f28 <__swsetup_r>
 8003eea:	2800      	cmp	r0, #0
 8003eec:	d0c9      	beq.n	8003e82 <__swbuf_r+0x2e>
 8003eee:	2601      	movs	r6, #1
 8003ef0:	4276      	negs	r6, r6
 8003ef2:	e7ea      	b.n	8003eca <__swbuf_r+0x76>
 8003ef4:	0800450c 	.word	0x0800450c
 8003ef8:	0800452c 	.word	0x0800452c
 8003efc:	080044ec 	.word	0x080044ec

08003f00 <_write_r>:
 8003f00:	b570      	push	{r4, r5, r6, lr}
 8003f02:	0004      	movs	r4, r0
 8003f04:	0008      	movs	r0, r1
 8003f06:	0011      	movs	r1, r2
 8003f08:	001a      	movs	r2, r3
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	4d05      	ldr	r5, [pc, #20]	; (8003f24 <_write_r+0x24>)
 8003f0e:	602b      	str	r3, [r5, #0]
 8003f10:	f7fc fd12 	bl	8000938 <_write>
 8003f14:	1c43      	adds	r3, r0, #1
 8003f16:	d103      	bne.n	8003f20 <_write_r+0x20>
 8003f18:	682b      	ldr	r3, [r5, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d000      	beq.n	8003f20 <_write_r+0x20>
 8003f1e:	6023      	str	r3, [r4, #0]
 8003f20:	bd70      	pop	{r4, r5, r6, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	20000170 	.word	0x20000170

08003f28 <__swsetup_r>:
 8003f28:	4b37      	ldr	r3, [pc, #220]	; (8004008 <__swsetup_r+0xe0>)
 8003f2a:	b570      	push	{r4, r5, r6, lr}
 8003f2c:	681d      	ldr	r5, [r3, #0]
 8003f2e:	0006      	movs	r6, r0
 8003f30:	000c      	movs	r4, r1
 8003f32:	2d00      	cmp	r5, #0
 8003f34:	d005      	beq.n	8003f42 <__swsetup_r+0x1a>
 8003f36:	69ab      	ldr	r3, [r5, #24]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d102      	bne.n	8003f42 <__swsetup_r+0x1a>
 8003f3c:	0028      	movs	r0, r5
 8003f3e:	f7ff fb0b 	bl	8003558 <__sinit>
 8003f42:	4b32      	ldr	r3, [pc, #200]	; (800400c <__swsetup_r+0xe4>)
 8003f44:	429c      	cmp	r4, r3
 8003f46:	d10f      	bne.n	8003f68 <__swsetup_r+0x40>
 8003f48:	686c      	ldr	r4, [r5, #4]
 8003f4a:	230c      	movs	r3, #12
 8003f4c:	5ee2      	ldrsh	r2, [r4, r3]
 8003f4e:	b293      	uxth	r3, r2
 8003f50:	0711      	lsls	r1, r2, #28
 8003f52:	d42d      	bmi.n	8003fb0 <__swsetup_r+0x88>
 8003f54:	06d9      	lsls	r1, r3, #27
 8003f56:	d411      	bmi.n	8003f7c <__swsetup_r+0x54>
 8003f58:	2309      	movs	r3, #9
 8003f5a:	2001      	movs	r0, #1
 8003f5c:	6033      	str	r3, [r6, #0]
 8003f5e:	3337      	adds	r3, #55	; 0x37
 8003f60:	4313      	orrs	r3, r2
 8003f62:	81a3      	strh	r3, [r4, #12]
 8003f64:	4240      	negs	r0, r0
 8003f66:	bd70      	pop	{r4, r5, r6, pc}
 8003f68:	4b29      	ldr	r3, [pc, #164]	; (8004010 <__swsetup_r+0xe8>)
 8003f6a:	429c      	cmp	r4, r3
 8003f6c:	d101      	bne.n	8003f72 <__swsetup_r+0x4a>
 8003f6e:	68ac      	ldr	r4, [r5, #8]
 8003f70:	e7eb      	b.n	8003f4a <__swsetup_r+0x22>
 8003f72:	4b28      	ldr	r3, [pc, #160]	; (8004014 <__swsetup_r+0xec>)
 8003f74:	429c      	cmp	r4, r3
 8003f76:	d1e8      	bne.n	8003f4a <__swsetup_r+0x22>
 8003f78:	68ec      	ldr	r4, [r5, #12]
 8003f7a:	e7e6      	b.n	8003f4a <__swsetup_r+0x22>
 8003f7c:	075b      	lsls	r3, r3, #29
 8003f7e:	d513      	bpl.n	8003fa8 <__swsetup_r+0x80>
 8003f80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f82:	2900      	cmp	r1, #0
 8003f84:	d008      	beq.n	8003f98 <__swsetup_r+0x70>
 8003f86:	0023      	movs	r3, r4
 8003f88:	3344      	adds	r3, #68	; 0x44
 8003f8a:	4299      	cmp	r1, r3
 8003f8c:	d002      	beq.n	8003f94 <__swsetup_r+0x6c>
 8003f8e:	0030      	movs	r0, r6
 8003f90:	f000 f9bc 	bl	800430c <_free_r>
 8003f94:	2300      	movs	r3, #0
 8003f96:	6363      	str	r3, [r4, #52]	; 0x34
 8003f98:	2224      	movs	r2, #36	; 0x24
 8003f9a:	89a3      	ldrh	r3, [r4, #12]
 8003f9c:	4393      	bics	r3, r2
 8003f9e:	81a3      	strh	r3, [r4, #12]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	6063      	str	r3, [r4, #4]
 8003fa4:	6923      	ldr	r3, [r4, #16]
 8003fa6:	6023      	str	r3, [r4, #0]
 8003fa8:	2308      	movs	r3, #8
 8003faa:	89a2      	ldrh	r2, [r4, #12]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	81a3      	strh	r3, [r4, #12]
 8003fb0:	6923      	ldr	r3, [r4, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10b      	bne.n	8003fce <__swsetup_r+0xa6>
 8003fb6:	21a0      	movs	r1, #160	; 0xa0
 8003fb8:	2280      	movs	r2, #128	; 0x80
 8003fba:	89a3      	ldrh	r3, [r4, #12]
 8003fbc:	0089      	lsls	r1, r1, #2
 8003fbe:	0092      	lsls	r2, r2, #2
 8003fc0:	400b      	ands	r3, r1
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d003      	beq.n	8003fce <__swsetup_r+0xa6>
 8003fc6:	0021      	movs	r1, r4
 8003fc8:	0030      	movs	r0, r6
 8003fca:	f000 f93f 	bl	800424c <__smakebuf_r>
 8003fce:	220c      	movs	r2, #12
 8003fd0:	5ea3      	ldrsh	r3, [r4, r2]
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	001a      	movs	r2, r3
 8003fd6:	b299      	uxth	r1, r3
 8003fd8:	4002      	ands	r2, r0
 8003fda:	4203      	tst	r3, r0
 8003fdc:	d00f      	beq.n	8003ffe <__swsetup_r+0xd6>
 8003fde:	2200      	movs	r2, #0
 8003fe0:	60a2      	str	r2, [r4, #8]
 8003fe2:	6962      	ldr	r2, [r4, #20]
 8003fe4:	4252      	negs	r2, r2
 8003fe6:	61a2      	str	r2, [r4, #24]
 8003fe8:	2000      	movs	r0, #0
 8003fea:	6922      	ldr	r2, [r4, #16]
 8003fec:	4282      	cmp	r2, r0
 8003fee:	d1ba      	bne.n	8003f66 <__swsetup_r+0x3e>
 8003ff0:	060a      	lsls	r2, r1, #24
 8003ff2:	d5b8      	bpl.n	8003f66 <__swsetup_r+0x3e>
 8003ff4:	2240      	movs	r2, #64	; 0x40
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	81a3      	strh	r3, [r4, #12]
 8003ffa:	3801      	subs	r0, #1
 8003ffc:	e7b3      	b.n	8003f66 <__swsetup_r+0x3e>
 8003ffe:	0788      	lsls	r0, r1, #30
 8004000:	d400      	bmi.n	8004004 <__swsetup_r+0xdc>
 8004002:	6962      	ldr	r2, [r4, #20]
 8004004:	60a2      	str	r2, [r4, #8]
 8004006:	e7ef      	b.n	8003fe8 <__swsetup_r+0xc0>
 8004008:	2000000c 	.word	0x2000000c
 800400c:	0800450c 	.word	0x0800450c
 8004010:	0800452c 	.word	0x0800452c
 8004014:	080044ec 	.word	0x080044ec

08004018 <_close_r>:
 8004018:	2300      	movs	r3, #0
 800401a:	b570      	push	{r4, r5, r6, lr}
 800401c:	4d06      	ldr	r5, [pc, #24]	; (8004038 <_close_r+0x20>)
 800401e:	0004      	movs	r4, r0
 8004020:	0008      	movs	r0, r1
 8004022:	602b      	str	r3, [r5, #0]
 8004024:	f7fc fca4 	bl	8000970 <_close>
 8004028:	1c43      	adds	r3, r0, #1
 800402a:	d103      	bne.n	8004034 <_close_r+0x1c>
 800402c:	682b      	ldr	r3, [r5, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d000      	beq.n	8004034 <_close_r+0x1c>
 8004032:	6023      	str	r3, [r4, #0]
 8004034:	bd70      	pop	{r4, r5, r6, pc}
 8004036:	46c0      	nop			; (mov r8, r8)
 8004038:	20000170 	.word	0x20000170

0800403c <__sflush_r>:
 800403c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800403e:	898b      	ldrh	r3, [r1, #12]
 8004040:	0005      	movs	r5, r0
 8004042:	000c      	movs	r4, r1
 8004044:	071a      	lsls	r2, r3, #28
 8004046:	d45f      	bmi.n	8004108 <__sflush_r+0xcc>
 8004048:	684a      	ldr	r2, [r1, #4]
 800404a:	2a00      	cmp	r2, #0
 800404c:	dc04      	bgt.n	8004058 <__sflush_r+0x1c>
 800404e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004050:	2a00      	cmp	r2, #0
 8004052:	dc01      	bgt.n	8004058 <__sflush_r+0x1c>
 8004054:	2000      	movs	r0, #0
 8004056:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004058:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800405a:	2f00      	cmp	r7, #0
 800405c:	d0fa      	beq.n	8004054 <__sflush_r+0x18>
 800405e:	2200      	movs	r2, #0
 8004060:	2180      	movs	r1, #128	; 0x80
 8004062:	682e      	ldr	r6, [r5, #0]
 8004064:	602a      	str	r2, [r5, #0]
 8004066:	001a      	movs	r2, r3
 8004068:	0149      	lsls	r1, r1, #5
 800406a:	400a      	ands	r2, r1
 800406c:	420b      	tst	r3, r1
 800406e:	d034      	beq.n	80040da <__sflush_r+0x9e>
 8004070:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004072:	89a3      	ldrh	r3, [r4, #12]
 8004074:	075b      	lsls	r3, r3, #29
 8004076:	d506      	bpl.n	8004086 <__sflush_r+0x4a>
 8004078:	6863      	ldr	r3, [r4, #4]
 800407a:	1ac0      	subs	r0, r0, r3
 800407c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <__sflush_r+0x4a>
 8004082:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004084:	1ac0      	subs	r0, r0, r3
 8004086:	0002      	movs	r2, r0
 8004088:	6a21      	ldr	r1, [r4, #32]
 800408a:	2300      	movs	r3, #0
 800408c:	0028      	movs	r0, r5
 800408e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004090:	47b8      	blx	r7
 8004092:	89a1      	ldrh	r1, [r4, #12]
 8004094:	1c43      	adds	r3, r0, #1
 8004096:	d106      	bne.n	80040a6 <__sflush_r+0x6a>
 8004098:	682b      	ldr	r3, [r5, #0]
 800409a:	2b1d      	cmp	r3, #29
 800409c:	d831      	bhi.n	8004102 <__sflush_r+0xc6>
 800409e:	4a2c      	ldr	r2, [pc, #176]	; (8004150 <__sflush_r+0x114>)
 80040a0:	40da      	lsrs	r2, r3
 80040a2:	07d3      	lsls	r3, r2, #31
 80040a4:	d52d      	bpl.n	8004102 <__sflush_r+0xc6>
 80040a6:	2300      	movs	r3, #0
 80040a8:	6063      	str	r3, [r4, #4]
 80040aa:	6923      	ldr	r3, [r4, #16]
 80040ac:	6023      	str	r3, [r4, #0]
 80040ae:	04cb      	lsls	r3, r1, #19
 80040b0:	d505      	bpl.n	80040be <__sflush_r+0x82>
 80040b2:	1c43      	adds	r3, r0, #1
 80040b4:	d102      	bne.n	80040bc <__sflush_r+0x80>
 80040b6:	682b      	ldr	r3, [r5, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d100      	bne.n	80040be <__sflush_r+0x82>
 80040bc:	6560      	str	r0, [r4, #84]	; 0x54
 80040be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040c0:	602e      	str	r6, [r5, #0]
 80040c2:	2900      	cmp	r1, #0
 80040c4:	d0c6      	beq.n	8004054 <__sflush_r+0x18>
 80040c6:	0023      	movs	r3, r4
 80040c8:	3344      	adds	r3, #68	; 0x44
 80040ca:	4299      	cmp	r1, r3
 80040cc:	d002      	beq.n	80040d4 <__sflush_r+0x98>
 80040ce:	0028      	movs	r0, r5
 80040d0:	f000 f91c 	bl	800430c <_free_r>
 80040d4:	2000      	movs	r0, #0
 80040d6:	6360      	str	r0, [r4, #52]	; 0x34
 80040d8:	e7bd      	b.n	8004056 <__sflush_r+0x1a>
 80040da:	2301      	movs	r3, #1
 80040dc:	0028      	movs	r0, r5
 80040de:	6a21      	ldr	r1, [r4, #32]
 80040e0:	47b8      	blx	r7
 80040e2:	1c43      	adds	r3, r0, #1
 80040e4:	d1c5      	bne.n	8004072 <__sflush_r+0x36>
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d0c2      	beq.n	8004072 <__sflush_r+0x36>
 80040ec:	2b1d      	cmp	r3, #29
 80040ee:	d001      	beq.n	80040f4 <__sflush_r+0xb8>
 80040f0:	2b16      	cmp	r3, #22
 80040f2:	d101      	bne.n	80040f8 <__sflush_r+0xbc>
 80040f4:	602e      	str	r6, [r5, #0]
 80040f6:	e7ad      	b.n	8004054 <__sflush_r+0x18>
 80040f8:	2340      	movs	r3, #64	; 0x40
 80040fa:	89a2      	ldrh	r2, [r4, #12]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	81a3      	strh	r3, [r4, #12]
 8004100:	e7a9      	b.n	8004056 <__sflush_r+0x1a>
 8004102:	2340      	movs	r3, #64	; 0x40
 8004104:	430b      	orrs	r3, r1
 8004106:	e7fa      	b.n	80040fe <__sflush_r+0xc2>
 8004108:	690f      	ldr	r7, [r1, #16]
 800410a:	2f00      	cmp	r7, #0
 800410c:	d0a2      	beq.n	8004054 <__sflush_r+0x18>
 800410e:	680a      	ldr	r2, [r1, #0]
 8004110:	600f      	str	r7, [r1, #0]
 8004112:	1bd2      	subs	r2, r2, r7
 8004114:	9201      	str	r2, [sp, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	079b      	lsls	r3, r3, #30
 800411a:	d100      	bne.n	800411e <__sflush_r+0xe2>
 800411c:	694a      	ldr	r2, [r1, #20]
 800411e:	60a2      	str	r2, [r4, #8]
 8004120:	9b01      	ldr	r3, [sp, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	dc00      	bgt.n	8004128 <__sflush_r+0xec>
 8004126:	e795      	b.n	8004054 <__sflush_r+0x18>
 8004128:	003a      	movs	r2, r7
 800412a:	0028      	movs	r0, r5
 800412c:	9b01      	ldr	r3, [sp, #4]
 800412e:	6a21      	ldr	r1, [r4, #32]
 8004130:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004132:	47b0      	blx	r6
 8004134:	2800      	cmp	r0, #0
 8004136:	dc06      	bgt.n	8004146 <__sflush_r+0x10a>
 8004138:	2340      	movs	r3, #64	; 0x40
 800413a:	2001      	movs	r0, #1
 800413c:	89a2      	ldrh	r2, [r4, #12]
 800413e:	4240      	negs	r0, r0
 8004140:	4313      	orrs	r3, r2
 8004142:	81a3      	strh	r3, [r4, #12]
 8004144:	e787      	b.n	8004056 <__sflush_r+0x1a>
 8004146:	9b01      	ldr	r3, [sp, #4]
 8004148:	183f      	adds	r7, r7, r0
 800414a:	1a1b      	subs	r3, r3, r0
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	e7e7      	b.n	8004120 <__sflush_r+0xe4>
 8004150:	20400001 	.word	0x20400001

08004154 <_fflush_r>:
 8004154:	690b      	ldr	r3, [r1, #16]
 8004156:	b570      	push	{r4, r5, r6, lr}
 8004158:	0005      	movs	r5, r0
 800415a:	000c      	movs	r4, r1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d102      	bne.n	8004166 <_fflush_r+0x12>
 8004160:	2500      	movs	r5, #0
 8004162:	0028      	movs	r0, r5
 8004164:	bd70      	pop	{r4, r5, r6, pc}
 8004166:	2800      	cmp	r0, #0
 8004168:	d004      	beq.n	8004174 <_fflush_r+0x20>
 800416a:	6983      	ldr	r3, [r0, #24]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <_fflush_r+0x20>
 8004170:	f7ff f9f2 	bl	8003558 <__sinit>
 8004174:	4b14      	ldr	r3, [pc, #80]	; (80041c8 <_fflush_r+0x74>)
 8004176:	429c      	cmp	r4, r3
 8004178:	d11b      	bne.n	80041b2 <_fflush_r+0x5e>
 800417a:	686c      	ldr	r4, [r5, #4]
 800417c:	220c      	movs	r2, #12
 800417e:	5ea3      	ldrsh	r3, [r4, r2]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0ed      	beq.n	8004160 <_fflush_r+0xc>
 8004184:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004186:	07d2      	lsls	r2, r2, #31
 8004188:	d404      	bmi.n	8004194 <_fflush_r+0x40>
 800418a:	059b      	lsls	r3, r3, #22
 800418c:	d402      	bmi.n	8004194 <_fflush_r+0x40>
 800418e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004190:	f7ff fa83 	bl	800369a <__retarget_lock_acquire_recursive>
 8004194:	0028      	movs	r0, r5
 8004196:	0021      	movs	r1, r4
 8004198:	f7ff ff50 	bl	800403c <__sflush_r>
 800419c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800419e:	0005      	movs	r5, r0
 80041a0:	07db      	lsls	r3, r3, #31
 80041a2:	d4de      	bmi.n	8004162 <_fflush_r+0xe>
 80041a4:	89a3      	ldrh	r3, [r4, #12]
 80041a6:	059b      	lsls	r3, r3, #22
 80041a8:	d4db      	bmi.n	8004162 <_fflush_r+0xe>
 80041aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041ac:	f7ff fa76 	bl	800369c <__retarget_lock_release_recursive>
 80041b0:	e7d7      	b.n	8004162 <_fflush_r+0xe>
 80041b2:	4b06      	ldr	r3, [pc, #24]	; (80041cc <_fflush_r+0x78>)
 80041b4:	429c      	cmp	r4, r3
 80041b6:	d101      	bne.n	80041bc <_fflush_r+0x68>
 80041b8:	68ac      	ldr	r4, [r5, #8]
 80041ba:	e7df      	b.n	800417c <_fflush_r+0x28>
 80041bc:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <_fflush_r+0x7c>)
 80041be:	429c      	cmp	r4, r3
 80041c0:	d1dc      	bne.n	800417c <_fflush_r+0x28>
 80041c2:	68ec      	ldr	r4, [r5, #12]
 80041c4:	e7da      	b.n	800417c <_fflush_r+0x28>
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	0800450c 	.word	0x0800450c
 80041cc:	0800452c 	.word	0x0800452c
 80041d0:	080044ec 	.word	0x080044ec

080041d4 <_lseek_r>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	0004      	movs	r4, r0
 80041d8:	0008      	movs	r0, r1
 80041da:	0011      	movs	r1, r2
 80041dc:	001a      	movs	r2, r3
 80041de:	2300      	movs	r3, #0
 80041e0:	4d05      	ldr	r5, [pc, #20]	; (80041f8 <_lseek_r+0x24>)
 80041e2:	602b      	str	r3, [r5, #0]
 80041e4:	f7fc fbe5 	bl	80009b2 <_lseek>
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d103      	bne.n	80041f4 <_lseek_r+0x20>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d000      	beq.n	80041f4 <_lseek_r+0x20>
 80041f2:	6023      	str	r3, [r4, #0]
 80041f4:	bd70      	pop	{r4, r5, r6, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	20000170 	.word	0x20000170

080041fc <__swhatbuf_r>:
 80041fc:	b570      	push	{r4, r5, r6, lr}
 80041fe:	000e      	movs	r6, r1
 8004200:	001d      	movs	r5, r3
 8004202:	230e      	movs	r3, #14
 8004204:	5ec9      	ldrsh	r1, [r1, r3]
 8004206:	0014      	movs	r4, r2
 8004208:	b096      	sub	sp, #88	; 0x58
 800420a:	2900      	cmp	r1, #0
 800420c:	da08      	bge.n	8004220 <__swhatbuf_r+0x24>
 800420e:	220c      	movs	r2, #12
 8004210:	5eb3      	ldrsh	r3, [r6, r2]
 8004212:	2200      	movs	r2, #0
 8004214:	602a      	str	r2, [r5, #0]
 8004216:	061b      	lsls	r3, r3, #24
 8004218:	d411      	bmi.n	800423e <__swhatbuf_r+0x42>
 800421a:	2380      	movs	r3, #128	; 0x80
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	e00f      	b.n	8004240 <__swhatbuf_r+0x44>
 8004220:	466a      	mov	r2, sp
 8004222:	f000 f8d1 	bl	80043c8 <_fstat_r>
 8004226:	2800      	cmp	r0, #0
 8004228:	dbf1      	blt.n	800420e <__swhatbuf_r+0x12>
 800422a:	23f0      	movs	r3, #240	; 0xf0
 800422c:	9901      	ldr	r1, [sp, #4]
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	4019      	ands	r1, r3
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <__swhatbuf_r+0x4c>)
 8004234:	18c9      	adds	r1, r1, r3
 8004236:	424b      	negs	r3, r1
 8004238:	4159      	adcs	r1, r3
 800423a:	6029      	str	r1, [r5, #0]
 800423c:	e7ed      	b.n	800421a <__swhatbuf_r+0x1e>
 800423e:	2340      	movs	r3, #64	; 0x40
 8004240:	2000      	movs	r0, #0
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	b016      	add	sp, #88	; 0x58
 8004246:	bd70      	pop	{r4, r5, r6, pc}
 8004248:	ffffe000 	.word	0xffffe000

0800424c <__smakebuf_r>:
 800424c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800424e:	2602      	movs	r6, #2
 8004250:	898b      	ldrh	r3, [r1, #12]
 8004252:	0005      	movs	r5, r0
 8004254:	000c      	movs	r4, r1
 8004256:	4233      	tst	r3, r6
 8004258:	d006      	beq.n	8004268 <__smakebuf_r+0x1c>
 800425a:	0023      	movs	r3, r4
 800425c:	3347      	adds	r3, #71	; 0x47
 800425e:	6023      	str	r3, [r4, #0]
 8004260:	6123      	str	r3, [r4, #16]
 8004262:	2301      	movs	r3, #1
 8004264:	6163      	str	r3, [r4, #20]
 8004266:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004268:	466a      	mov	r2, sp
 800426a:	ab01      	add	r3, sp, #4
 800426c:	f7ff ffc6 	bl	80041fc <__swhatbuf_r>
 8004270:	9900      	ldr	r1, [sp, #0]
 8004272:	0007      	movs	r7, r0
 8004274:	0028      	movs	r0, r5
 8004276:	f7ff fa35 	bl	80036e4 <_malloc_r>
 800427a:	2800      	cmp	r0, #0
 800427c:	d108      	bne.n	8004290 <__smakebuf_r+0x44>
 800427e:	220c      	movs	r2, #12
 8004280:	5ea3      	ldrsh	r3, [r4, r2]
 8004282:	059a      	lsls	r2, r3, #22
 8004284:	d4ef      	bmi.n	8004266 <__smakebuf_r+0x1a>
 8004286:	2203      	movs	r2, #3
 8004288:	4393      	bics	r3, r2
 800428a:	431e      	orrs	r6, r3
 800428c:	81a6      	strh	r6, [r4, #12]
 800428e:	e7e4      	b.n	800425a <__smakebuf_r+0xe>
 8004290:	4b0f      	ldr	r3, [pc, #60]	; (80042d0 <__smakebuf_r+0x84>)
 8004292:	62ab      	str	r3, [r5, #40]	; 0x28
 8004294:	2380      	movs	r3, #128	; 0x80
 8004296:	89a2      	ldrh	r2, [r4, #12]
 8004298:	6020      	str	r0, [r4, #0]
 800429a:	4313      	orrs	r3, r2
 800429c:	81a3      	strh	r3, [r4, #12]
 800429e:	9b00      	ldr	r3, [sp, #0]
 80042a0:	6120      	str	r0, [r4, #16]
 80042a2:	6163      	str	r3, [r4, #20]
 80042a4:	9b01      	ldr	r3, [sp, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00d      	beq.n	80042c6 <__smakebuf_r+0x7a>
 80042aa:	0028      	movs	r0, r5
 80042ac:	230e      	movs	r3, #14
 80042ae:	5ee1      	ldrsh	r1, [r4, r3]
 80042b0:	f000 f89c 	bl	80043ec <_isatty_r>
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d006      	beq.n	80042c6 <__smakebuf_r+0x7a>
 80042b8:	2203      	movs	r2, #3
 80042ba:	89a3      	ldrh	r3, [r4, #12]
 80042bc:	4393      	bics	r3, r2
 80042be:	001a      	movs	r2, r3
 80042c0:	2301      	movs	r3, #1
 80042c2:	4313      	orrs	r3, r2
 80042c4:	81a3      	strh	r3, [r4, #12]
 80042c6:	89a0      	ldrh	r0, [r4, #12]
 80042c8:	4307      	orrs	r7, r0
 80042ca:	81a7      	strh	r7, [r4, #12]
 80042cc:	e7cb      	b.n	8004266 <__smakebuf_r+0x1a>
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	080034dd 	.word	0x080034dd

080042d4 <memchr>:
 80042d4:	b2c9      	uxtb	r1, r1
 80042d6:	1882      	adds	r2, r0, r2
 80042d8:	4290      	cmp	r0, r2
 80042da:	d101      	bne.n	80042e0 <memchr+0xc>
 80042dc:	2000      	movs	r0, #0
 80042de:	4770      	bx	lr
 80042e0:	7803      	ldrb	r3, [r0, #0]
 80042e2:	428b      	cmp	r3, r1
 80042e4:	d0fb      	beq.n	80042de <memchr+0xa>
 80042e6:	3001      	adds	r0, #1
 80042e8:	e7f6      	b.n	80042d8 <memchr+0x4>
	...

080042ec <__malloc_lock>:
 80042ec:	b510      	push	{r4, lr}
 80042ee:	4802      	ldr	r0, [pc, #8]	; (80042f8 <__malloc_lock+0xc>)
 80042f0:	f7ff f9d3 	bl	800369a <__retarget_lock_acquire_recursive>
 80042f4:	bd10      	pop	{r4, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	20000164 	.word	0x20000164

080042fc <__malloc_unlock>:
 80042fc:	b510      	push	{r4, lr}
 80042fe:	4802      	ldr	r0, [pc, #8]	; (8004308 <__malloc_unlock+0xc>)
 8004300:	f7ff f9cc 	bl	800369c <__retarget_lock_release_recursive>
 8004304:	bd10      	pop	{r4, pc}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	20000164 	.word	0x20000164

0800430c <_free_r>:
 800430c:	b570      	push	{r4, r5, r6, lr}
 800430e:	0005      	movs	r5, r0
 8004310:	2900      	cmp	r1, #0
 8004312:	d010      	beq.n	8004336 <_free_r+0x2a>
 8004314:	1f0c      	subs	r4, r1, #4
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	da00      	bge.n	800431e <_free_r+0x12>
 800431c:	18e4      	adds	r4, r4, r3
 800431e:	0028      	movs	r0, r5
 8004320:	f7ff ffe4 	bl	80042ec <__malloc_lock>
 8004324:	4a1d      	ldr	r2, [pc, #116]	; (800439c <_free_r+0x90>)
 8004326:	6813      	ldr	r3, [r2, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d105      	bne.n	8004338 <_free_r+0x2c>
 800432c:	6063      	str	r3, [r4, #4]
 800432e:	6014      	str	r4, [r2, #0]
 8004330:	0028      	movs	r0, r5
 8004332:	f7ff ffe3 	bl	80042fc <__malloc_unlock>
 8004336:	bd70      	pop	{r4, r5, r6, pc}
 8004338:	42a3      	cmp	r3, r4
 800433a:	d908      	bls.n	800434e <_free_r+0x42>
 800433c:	6821      	ldr	r1, [r4, #0]
 800433e:	1860      	adds	r0, r4, r1
 8004340:	4283      	cmp	r3, r0
 8004342:	d1f3      	bne.n	800432c <_free_r+0x20>
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	1841      	adds	r1, r0, r1
 800434a:	6021      	str	r1, [r4, #0]
 800434c:	e7ee      	b.n	800432c <_free_r+0x20>
 800434e:	001a      	movs	r2, r3
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <_free_r+0x4e>
 8004356:	42a3      	cmp	r3, r4
 8004358:	d9f9      	bls.n	800434e <_free_r+0x42>
 800435a:	6811      	ldr	r1, [r2, #0]
 800435c:	1850      	adds	r0, r2, r1
 800435e:	42a0      	cmp	r0, r4
 8004360:	d10b      	bne.n	800437a <_free_r+0x6e>
 8004362:	6820      	ldr	r0, [r4, #0]
 8004364:	1809      	adds	r1, r1, r0
 8004366:	1850      	adds	r0, r2, r1
 8004368:	6011      	str	r1, [r2, #0]
 800436a:	4283      	cmp	r3, r0
 800436c:	d1e0      	bne.n	8004330 <_free_r+0x24>
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	1841      	adds	r1, r0, r1
 8004374:	6011      	str	r1, [r2, #0]
 8004376:	6053      	str	r3, [r2, #4]
 8004378:	e7da      	b.n	8004330 <_free_r+0x24>
 800437a:	42a0      	cmp	r0, r4
 800437c:	d902      	bls.n	8004384 <_free_r+0x78>
 800437e:	230c      	movs	r3, #12
 8004380:	602b      	str	r3, [r5, #0]
 8004382:	e7d5      	b.n	8004330 <_free_r+0x24>
 8004384:	6821      	ldr	r1, [r4, #0]
 8004386:	1860      	adds	r0, r4, r1
 8004388:	4283      	cmp	r3, r0
 800438a:	d103      	bne.n	8004394 <_free_r+0x88>
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	1841      	adds	r1, r0, r1
 8004392:	6021      	str	r1, [r4, #0]
 8004394:	6063      	str	r3, [r4, #4]
 8004396:	6054      	str	r4, [r2, #4]
 8004398:	e7ca      	b.n	8004330 <_free_r+0x24>
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	20000168 	.word	0x20000168

080043a0 <_read_r>:
 80043a0:	b570      	push	{r4, r5, r6, lr}
 80043a2:	0004      	movs	r4, r0
 80043a4:	0008      	movs	r0, r1
 80043a6:	0011      	movs	r1, r2
 80043a8:	001a      	movs	r2, r3
 80043aa:	2300      	movs	r3, #0
 80043ac:	4d05      	ldr	r5, [pc, #20]	; (80043c4 <_read_r+0x24>)
 80043ae:	602b      	str	r3, [r5, #0]
 80043b0:	f7fc faa5 	bl	80008fe <_read>
 80043b4:	1c43      	adds	r3, r0, #1
 80043b6:	d103      	bne.n	80043c0 <_read_r+0x20>
 80043b8:	682b      	ldr	r3, [r5, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d000      	beq.n	80043c0 <_read_r+0x20>
 80043be:	6023      	str	r3, [r4, #0]
 80043c0:	bd70      	pop	{r4, r5, r6, pc}
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	20000170 	.word	0x20000170

080043c8 <_fstat_r>:
 80043c8:	2300      	movs	r3, #0
 80043ca:	b570      	push	{r4, r5, r6, lr}
 80043cc:	4d06      	ldr	r5, [pc, #24]	; (80043e8 <_fstat_r+0x20>)
 80043ce:	0004      	movs	r4, r0
 80043d0:	0008      	movs	r0, r1
 80043d2:	0011      	movs	r1, r2
 80043d4:	602b      	str	r3, [r5, #0]
 80043d6:	f7fc fad5 	bl	8000984 <_fstat>
 80043da:	1c43      	adds	r3, r0, #1
 80043dc:	d103      	bne.n	80043e6 <_fstat_r+0x1e>
 80043de:	682b      	ldr	r3, [r5, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d000      	beq.n	80043e6 <_fstat_r+0x1e>
 80043e4:	6023      	str	r3, [r4, #0]
 80043e6:	bd70      	pop	{r4, r5, r6, pc}
 80043e8:	20000170 	.word	0x20000170

080043ec <_isatty_r>:
 80043ec:	2300      	movs	r3, #0
 80043ee:	b570      	push	{r4, r5, r6, lr}
 80043f0:	4d06      	ldr	r5, [pc, #24]	; (800440c <_isatty_r+0x20>)
 80043f2:	0004      	movs	r4, r0
 80043f4:	0008      	movs	r0, r1
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	f7fc fad2 	bl	80009a0 <_isatty>
 80043fc:	1c43      	adds	r3, r0, #1
 80043fe:	d103      	bne.n	8004408 <_isatty_r+0x1c>
 8004400:	682b      	ldr	r3, [r5, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d000      	beq.n	8004408 <_isatty_r+0x1c>
 8004406:	6023      	str	r3, [r4, #0]
 8004408:	bd70      	pop	{r4, r5, r6, pc}
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	20000170 	.word	0x20000170

08004410 <_init>:
 8004410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004416:	bc08      	pop	{r3}
 8004418:	469e      	mov	lr, r3
 800441a:	4770      	bx	lr

0800441c <_fini>:
 800441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004422:	bc08      	pop	{r3}
 8004424:	469e      	mov	lr, r3
 8004426:	4770      	bx	lr
