Fitter report for MAX1000
Tue May  7 12:26:12 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ALTSYNCRAM
 27. |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ALTSYNCRAM
 28. |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue May  7 12:26:12 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M16SAU169C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,075 / 15,840 ( 26 % )                         ;
;     Total combinational functions  ; 3,503 / 15,840 ( 22 % )                         ;
;     Dedicated logic registers      ; 2,452 / 15,840 ( 15 % )                         ;
; Total registers                    ; 2452                                            ;
; Total pins                         ; 47 / 130 ( 36 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,896 / 562,176 ( 3 % )                        ;
; Embedded Multiplier 9-bit elements ; 6 / 90 ( 7 % )                                  ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M16SAU169C8G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                    ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; Node                                  ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                     ; Destination Port ; Destination Port Name ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; AC_MOTOR_SINE:inst3|SINE_VAL_1[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[16]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[17]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[18]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[19]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[20]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[21]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[22]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[23]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_2[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
; AC_MOTOR_SINE:inst3|signed_sine_3[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ; DATAA            ;                       ;
+---------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6145 ) ; 0.00 % ( 0 / 6145 )        ; 0.00 % ( 0 / 6145 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6145 ) ; 0.00 % ( 0 / 6145 )        ; 0.00 % ( 0 / 6145 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6126 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 4,075 / 15,840 ( 26 % )  ;
;     -- Combinational with no register       ; 1623                     ;
;     -- Register only                        ; 572                      ;
;     -- Combinational with a register        ; 1880                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1422                     ;
;     -- 3 input functions                    ; 1177                     ;
;     -- <=2 input functions                  ; 904                      ;
;     -- Register only                        ; 572                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1992                     ;
;     -- arithmetic mode                      ; 1511                     ;
;                                             ;                          ;
; Total registers*                            ; 2,452 / 16,445 ( 15 % )  ;
;     -- Dedicated logic registers            ; 2,452 / 15,840 ( 15 % )  ;
;     -- I/O registers                        ; 0 / 605 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 322 / 990 ( 33 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 47 / 130 ( 36 % )        ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )           ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )          ;
;                                             ;                          ;
; M9Ks                                        ; 3 / 61 ( 5 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )            ;
; Total block memory bits                     ; 16,896 / 562,176 ( 3 % ) ;
; Total block memory implementation bits      ; 27,648 / 562,176 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 90 ( 7 % )           ;
; PLLs                                        ; 1 / 1 ( 100 % )          ;
; Global signals                              ; 3                        ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Remote update blocks                        ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 6.2% / 5.8% / 6.7%       ;
; Peak interconnect usage (total/H/V)         ; 21.5% / 19.5% / 24.5%    ;
; Maximum fan-out                             ; 1303                     ;
; Highest non-global fan-out                  ; 160                      ;
; Total fan-out                               ; 18471                    ;
; Average fan-out                             ; 2.85                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4075 / 15840 ( 26 % ) ; 0 / 15840 ( 0 % )              ;
;     -- Combinational with no register       ; 1623                  ; 0                              ;
;     -- Register only                        ; 572                   ; 0                              ;
;     -- Combinational with a register        ; 1880                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1422                  ; 0                              ;
;     -- 3 input functions                    ; 1177                  ; 0                              ;
;     -- <=2 input functions                  ; 904                   ; 0                              ;
;     -- Register only                        ; 572                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1992                  ; 0                              ;
;     -- arithmetic mode                      ; 1511                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2452                  ; 0                              ;
;     -- Dedicated logic registers            ; 2452 / 15840 ( 15 % ) ; 0 / 15840 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 322 / 990 ( 33 % )    ; 0 / 990 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 47                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 90 ( 7 % )        ; 0 / 90 ( 0 % )                 ;
; Total memory bits                           ; 16896                 ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 3 / 61 ( 4 % )        ; 0 / 61 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 2 / 24 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 2455                  ; 1                              ;
;     -- Registered Input Connections         ; 2450                  ; 0                              ;
;     -- Output Connections                   ; 1                     ; 2455                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 18603                 ; 2467                           ;
;     -- Registered Connections               ; 9246                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 2456                           ;
;     -- hard_block:auto_generated_inst       ; 2456                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 18                    ; 1                              ;
;     -- Output Ports                         ; 29                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_1_SDI     ; L12   ; 5        ; 50           ; 2            ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ADC_2_SDI     ; J12   ; 5        ; 50           ; 8            ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ADC_3_SDI     ; J13   ; 5        ; 50           ; 10           ; 7            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ADC_4_SDI     ; K11   ; 5        ; 50           ; 2            ; 7            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ADC_5_SDI     ; K12   ; 5        ; 50           ; 8            ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; ADC_6_SDI     ; J10   ; 5        ; 50           ; 2            ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; BDBUS0        ; A4    ; 8        ; 12           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; BDBUS1        ; B4    ; 8        ; 10           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; BDBUS3        ; A6    ; 8        ; 14           ; 17           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; BDBUS4        ; B6    ; 8        ; 12           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; BDBUS5        ; A7    ; 8        ; 14           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SPI_CLK       ; N2    ; 2        ; 0            ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SPI_CS        ; N3    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SPI_MOSI      ; K2    ; 2        ; 0            ; 3            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SYS_CLK_12MHz ; H6    ; 2        ; 0            ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; U26_OUT       ; C2    ; 1A       ; 25           ; 25           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; U28_OUT       ; C1    ; 1A       ; 25           ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; USER_BTN      ; E6    ; 8        ; 12           ; 17           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK   ; H13   ; 5        ; 50           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_CONV  ; H10   ; 5        ; 50           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; BDBUS2    ; B5    ; 8        ; 12           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; D23       ; M3    ; 2        ; 0            ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; D24       ; L3    ; 2        ; 0            ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; D25       ; M2    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; D26       ; M1    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_1_SDO ; D1    ; 1A       ; 25           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_2_SDO ; E3    ; 1A       ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_3_SDO ; F1    ; 1A       ; 25           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CLK   ; B1    ; 1A       ; 25           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SYNC  ; E4    ; 1A       ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1      ; A8    ; 8        ; 19           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2      ; A9    ; 8        ; 19           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED3      ; A11   ; 8        ; 16           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED4      ; A10   ; 8        ; 16           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED5      ; B10   ; 8        ; 19           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED6      ; C9    ; 8        ; 19           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED7      ; C10   ; 8        ; 21           ; 17           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED8      ; D8    ; 8        ; 16           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_MISO  ; K1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U23_IN    ; G12   ; 5        ; 50           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U25_IN    ; E1    ; 1A       ; 25           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U4_IN     ; H8    ; 5        ; 50           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U5_IN     ; K10   ; 5        ; 50           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U6_IN     ; H5    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U7_IN     ; H4    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U8_IN     ; J1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; U9_IN     ; J2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D8       ; DIFFIO_RX_T30p, DIFFOUT_T30p, DEV_OE, Low_Speed    ; Use as regular IO              ; LED8                ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T36p, DIFFOUT_T36p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T36n, DIFFOUT_T36n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )  ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 30 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 22 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 19 / 28 ( 68 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 316        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A3       ; 307        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A4       ; 305        ; 8        ; BDBUS0                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 313        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A6       ; 303        ; 8        ; BDBUS3                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 301        ; 8        ; BDBUS5                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 289        ; 8        ; LED1                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 291        ; 8        ; LED2                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 8        ; LED4                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 295        ; 8        ; LED3                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 227        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; A13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; DAC_CLK                                        ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 318        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B3       ; 309        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B4       ; 311        ; 8        ; BDBUS1                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 306        ; 8        ; BDBUS2                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 304        ; 8        ; BDBUS4                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 299        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 294        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B10      ; 292        ; 8        ; LED5                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 223        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B12      ; 221        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B13      ; 225        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1A       ; U28_OUT                                        ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 2          ; 1A       ; U26_OUT                                        ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 312        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 314        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 290        ; 8        ; LED6                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 288        ; 8        ; LED7                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 226        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C12      ; 224        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C13      ; 219        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 0          ; 1A       ; DAC_1_SDO                                      ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 310        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 300        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 296        ; 8        ; LED8                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 230        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D10      ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 217        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; E1       ; 14         ; 1A       ; U25_IN                                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; DAC_2_SDO                                      ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; DAC_SYNC                                       ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 308        ; 8        ; USER_BTN                                       ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 302        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 298        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 222        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E10      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 202        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E13      ; 198        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 12         ; 1A       ; DAC_3_SDO                                      ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; F6       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 220        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 216        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 218        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 200        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F13      ; 196        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 192        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 194        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 187        ; 5        ; U23_IN                                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 46         ; 2        ; U7_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 44         ; 2        ; U6_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 42         ; 2        ; SYS_CLK_12MHz                                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 186        ; 5        ; U4_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 182        ; 5        ; ADC_CONV                                       ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 183        ; 5        ; ADC_CLK                                        ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 41         ; 2        ; U8_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 43         ; 2        ; U9_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J7       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J9       ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 158        ; 5        ; ADC_6_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 178        ; 5        ; ADC_2_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 181        ; 5        ; ADC_3_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 65         ; 2        ; SPI_MISO                                       ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 67         ; 2        ; SPI_MOSI                                       ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K6       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K7       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K8       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 156        ; 5        ; U5_IN                                          ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 157        ; 5        ; ADC_4_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 176        ; 5        ; ADC_5_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 66         ; 2        ; D24                                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L5       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L11      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L12      ; 159        ; 5        ; ADC_1_SDI                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 177        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; D26                                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 47         ; 2        ; D25                                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 64         ; 2        ; D23                                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M6       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M11      ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M12      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M13      ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 48         ; 2        ; SPI_CLK                                        ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 50         ; 2        ; SPI_CS                                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N5       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N6       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N9       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N10      ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                     ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                        ;
; PLL mode                      ; Normal                                                          ;
; Compensate clock              ; clock0                                                          ;
; Compensated input/output pins ; --                                                              ;
; Switchover type               ; --                                                              ;
; Input frequency 0             ; 12.0 MHz                                                        ;
; Input frequency 1             ; --                                                              ;
; Nominal PFD frequency         ; 12.0 MHz                                                        ;
; Nominal VCO frequency         ; 300.0 MHz                                                       ;
; VCO post scale K counter      ; 2                                                               ;
; VCO frequency control         ; Auto                                                            ;
; VCO phase shift step          ; 416 ps                                                          ;
; VCO multiply                  ; --                                                              ;
; VCO divide                    ; --                                                              ;
; Freq min lock                 ; 12.0 MHz                                                        ;
; Freq max lock                 ; 26.01 MHz                                                       ;
; M VCO Tap                     ; 0                                                               ;
; M Initial                     ; 1                                                               ;
; M value                       ; 25                                                              ;
; N value                       ; 1                                                               ;
; Charge pump current           ; setting 1                                                       ;
; Loop filter resistance        ; setting 24                                                      ;
; Loop filter capacitance       ; setting 0                                                       ;
; Bandwidth                     ; 450 kHz to 980 kHz                                              ;
; Bandwidth type                ; Medium                                                          ;
; Real time reconfigurable      ; Off                                                             ;
; Scan chain MIF file           ; --                                                              ;
; Preserve PLL counter order    ; Off                                                             ;
; PLL location                  ; PLL_1                                                           ;
; Inclk0 signal                 ; SYS_CLK_12MHz                                                   ;
; Inclk1 signal                 ; --                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                   ;
; Inclk1 signal type            ; --                                                              ;
+-------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ; clock0       ; 25   ; 6   ; 50.0 MHz         ; 0 (0 ps)    ; 7.50 (416 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[1] ; clock1       ; 25   ; 3   ; 100.0 MHz        ; 0 (0 ps)    ; 15.00 (416 ps)   ; 50/50      ; C1      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; LED3      ; Missing drive strength ;
; LED4      ; Missing drive strength ;
; LED5      ; Missing drive strength ;
; LED6      ; Missing drive strength ;
; LED7      ; Missing drive strength ;
; LED8      ; Missing drive strength ;
; LED1      ; Missing drive strength ;
; LED2      ; Missing drive strength ;
; BDBUS2    ; Missing drive strength ;
; SPI_MISO  ; Missing drive strength ;
; ADC_CLK   ; Missing drive strength ;
; ADC_CONV  ; Missing drive strength ;
; DAC_SYNC  ; Missing drive strength ;
; DAC_CLK   ; Missing drive strength ;
; DAC_1_SDO ; Missing drive strength ;
; DAC_2_SDO ; Missing drive strength ;
; DAC_3_SDO ; Missing drive strength ;
; U23_IN    ; Missing drive strength ;
; U25_IN    ; Missing drive strength ;
; D26       ; Missing drive strength ;
; U4_IN     ; Missing drive strength ;
; U5_IN     ; Missing drive strength ;
; U9_IN     ; Missing drive strength ;
; U8_IN     ; Missing drive strength ;
; U7_IN     ; Missing drive strength ;
; D23       ; Missing drive strength ;
; D24       ; Missing drive strength ;
; D25       ; Missing drive strength ;
; U6_IN     ; Missing drive strength ;
+-----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                        ; Entity Name            ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
; |MAX1000                                        ; 4075 (3)    ; 2452 (0)                  ; 0 (0)         ; 16896       ; 3    ; 1          ; 6            ; 0       ; 3         ; 47   ; 0            ; 1623 (3)     ; 572 (0)           ; 1880 (0)         ; 0          ; |MAX1000                                                                                   ; MAX1000                ; work         ;
;    |AC_MOTOR_COMPARATOR:inst5|                  ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 18 (18)          ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst5                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_COMPARATOR:inst6|                  ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 18 (18)          ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst6                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_COMPARATOR:inst7|                  ; 34 (34)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 12 (12)           ; 19 (19)          ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst7                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_SINE:inst3|                        ; 250 (187)   ; 124 (124)                 ; 0 (0)         ; 16896       ; 3    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 126 (63)     ; 2 (2)             ; 122 (122)        ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3                                                               ; AC_MOTOR_SINE          ; work         ;
;       |altsyncram:Mux11_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_3hu:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated          ; altsyncram_3hu         ; work         ;
;       |altsyncram:Mux23_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_2hu:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated          ; altsyncram_2hu         ; work         ;
;       |altsyncram:Mux35_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_1hu:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5632        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated          ; altsyncram_1hu         ; work         ;
;       |lpm_mult:Mult0|                          ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult1|                          ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult2|                          ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult3                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;       |lpm_mult:Mult4|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult4                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;       |lpm_mult:Mult5|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult5                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;    |AC_MOTOR_TRIANGLE:inst2|                    ; 73 (73)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 11 (11)           ; 37 (37)          ; 0          ; |MAX1000|AC_MOTOR_TRIANGLE:inst2                                                           ; AC_MOTOR_TRIANGLE      ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc1|                ; 416 (290)   ; 232 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (118)    ; 40 (30)           ; 192 (143)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 128 (128)   ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 10 (10)           ; 52 (52)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc2|                ; 245 (224)   ; 165 (141)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 38 (29)           ; 127 (115)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 15 (15)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc3|                ; 248 (224)   ; 165 (141)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 41 (29)           ; 124 (112)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 12 (12)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc4|                ; 248 (225)   ; 165 (141)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 41 (30)           ; 124 (112)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 13 (13)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc5|                ; 250 (226)   ; 166 (142)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 43 (31)           ; 123 (111)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 12 (12)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc6|                ; 289 (250)   ; 166 (142)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (108)    ; 43 (31)           ; 124 (111)        ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 39 (39)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 12 (12)           ; 13 (13)          ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |CLOCK_GENERATOR:clock_generator|            ; 159 (159)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 99 (99)          ; 0          ; |MAX1000|CLOCK_GENERATOR:clock_generator                                                   ; CLOCK_GENERATOR        ; work         ;
;    |DAC_AD5061:dac1|                            ; 108 (108)   ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 1 (1)             ; 51 (51)          ; 0          ; |MAX1000|DAC_AD5061:dac1                                                                   ; DAC_AD5061             ; work         ;
;    |DAC_AD5061:dac2|                            ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 17 (17)          ; 0          ; |MAX1000|DAC_AD5061:dac2                                                                   ; DAC_AD5061             ; work         ;
;    |DAC_AD5061:dac3|                            ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 17 (17)          ; 0          ; |MAX1000|DAC_AD5061:dac3                                                                   ; DAC_AD5061             ; work         ;
;    |DC_MOTOR_LUEFTER:dc_motor_luefter|          ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 24 (24)          ; 0          ; |MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter                                                 ; DC_MOTOR_LUEFTER       ; work         ;
;    |DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|      ; 91 (91)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 1 (1)             ; 43 (43)          ; 0          ; |MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb                                             ; DC_MOTOR_RAMPE         ; work         ;
;    |DIG_INP_FILTER:spi_cs_filter|               ; 26 (26)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 11 (11)          ; 0          ; |MAX1000|DIG_INP_FILTER:spi_cs_filter                                                      ; DIG_INP_FILTER         ; work         ;
;    |DREHZAHLMESSUNG:drehzahlmessung|            ; 799 (745)   ; 399 (374)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (371)    ; 218 (218)         ; 181 (156)        ; 0          ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung                                                   ; DREHZAHLMESSUNG        ; work         ;
;       |INP_FILTER:inp_filter|                   ; 54 (54)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 25 (25)          ; 0          ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter                             ; INP_FILTER             ; work         ;
;    |PLL:pll|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|PLL:pll                                                                           ; PLL                    ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component                                                   ; altpll                 ; work         ;
;          |PLL_altpll2:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated                        ; PLL_altpll2            ; work         ;
;    |SEL_SPI_INPUT:sel_spi_input|                ; 46 (46)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 20 (20)          ; 0          ; |MAX1000|SEL_SPI_INPUT:sel_spi_input                                                       ; SEL_SPI_INPUT          ; work         ;
;    |SPI_HOST:spi_host|                          ; 635 (563)   ; 443 (410)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (151)    ; 73 (73)           ; 372 (339)        ; 0          ; |MAX1000|SPI_HOST:spi_host                                                                 ; SPI_HOST               ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_clk|  ; 24 (24)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk                          ; SPI_INP_FILTER_HOST    ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_cs|   ; 24 (24)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs                           ; SPI_INP_FILTER_HOST    ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_mosi| ; 24 (24)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi                         ; SPI_INP_FILTER_HOST    ; work         ;
;    |WDT:wdt|                                    ; 33 (33)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 20 (20)          ; 0          ; |MAX1000|WDT:wdt                                                                           ; WDT                    ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; LED3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED5          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED6          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED7          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED8          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS2        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_MISO      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CONV      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SYNC      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_1_SDO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_2_SDO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_3_SDO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U23_IN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U25_IN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D26           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U4_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U5_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U9_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U8_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U7_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D23           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D24           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D25           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U6_IN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; U28_OUT       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_BTN      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SYS_CLK_12MHz ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS4        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; BDBUS3        ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; BDBUS5        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SPI_CS        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; BDBUS1        ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SPI_MOSI      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; BDBUS0        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SPI_CLK       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; ADC_5_SDI     ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; ADC_3_SDI     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; U26_OUT       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; ADC_6_SDI     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; ADC_4_SDI     ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; ADC_2_SDI     ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; ADC_1_SDI     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                               ;
+--------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------+-------------------+---------+
; U28_OUT                                                                        ;                   ;         ;
; USER_BTN                                                                       ;                   ;         ;
;      - LED8~output                                                             ; 1                 ; 6       ;
; SYS_CLK_12MHz                                                                  ;                   ;         ;
; BDBUS4                                                                         ;                   ;         ;
;      - inst15~0                                                                ; 0                 ; 6       ;
; BDBUS3                                                                         ;                   ;         ;
;      - inst15~0                                                                ; 1                 ; 6       ;
;      - SEL_SPI_INPUT:sel_spi_input|CS_OUT~0                                    ; 1                 ; 6       ;
; BDBUS5                                                                         ;                   ;         ;
;      - inst15~0                                                                ; 0                 ; 6       ;
; SPI_CS                                                                         ;                   ;         ;
;      - SEL_SPI_INPUT:sel_spi_input|CS_OUT~0                                    ; 0                 ; 6       ;
; BDBUS1                                                                         ;                   ;         ;
;      - SEL_SPI_INPUT:sel_spi_input|MOSI_OUT~0                                  ; 1                 ; 6       ;
; SPI_MOSI                                                                       ;                   ;         ;
;      - SEL_SPI_INPUT:sel_spi_input|MOSI_OUT~0                                  ; 1                 ; 6       ;
; BDBUS0                                                                         ;                   ;         ;
;      - SEL_SPI_INPUT:sel_spi_input|CLK_OUT~0                                   ; 0                 ; 6       ;
; SPI_CLK                                                                        ;                   ;         ;
;      - SEL_SPI_INPUT:sel_spi_input|CLK_OUT~0                                   ; 0                 ; 6       ;
; ADC_5_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~0  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~2  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~4  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~6  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~8  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~10 ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11 ; 1                 ; 6       ;
; ADC_3_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~0  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~2  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~4  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~6  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~8  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~10 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11 ; 0                 ; 6       ;
; U26_OUT                                                                        ;                   ;         ;
;      - DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[11]~0        ; 1                 ; 6       ;
;      - DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[11]~1        ; 1                 ; 6       ;
;      - DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr1[11]~14       ; 1                 ; 6       ;
;      - DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[11]~2        ; 1                 ; 6       ;
;      - DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[11]~3        ; 1                 ; 6       ;
; ADC_6_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~0  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~2  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~4  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~6  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~8  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9  ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~10 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11 ; 0                 ; 6       ;
; ADC_4_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~0  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~2  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~4  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~6  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~8  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~10 ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11 ; 1                 ; 6       ;
; ADC_2_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~0  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~2  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~4  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~6  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~8  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9  ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~10 ; 1                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11 ; 1                 ; 6       ;
; ADC_1_SDI                                                                      ;                   ;         ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~20 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~21 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~22 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~23 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~24 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~25 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~26 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~27 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~28 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~29 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~30 ; 0                 ; 6       ;
;      - ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~31 ; 0                 ; 6       ;
+--------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                        ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; AC_MOTOR_COMPARATOR:inst5|out_count[3]~7                                    ; LCCOMB_X49_Y10_N16 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_COMPARATOR:inst6|out_count[3]~8                                    ; LCCOMB_X7_Y9_N28   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_COMPARATOR:inst7|out_count[3]~7                                    ; LCCOMB_X6_Y12_N28  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_SINE:inst3|LessThan0~4                                             ; LCCOMB_X19_Y9_N24  ; 61      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1~0                                            ; LCCOMB_X17_Y10_N14 ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_SINE:inst3|mem_index_1[0]~11                                       ; LCCOMB_X10_Y8_N26  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_SINE:inst3|mem_index_2[0]~11                                       ; LCCOMB_X22_Y11_N18 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_SINE:inst3|mem_index_3[0]~11                                       ; LCCOMB_X24_Y9_N18  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AC_MOTOR_TRIANGLE:inst2|LOCK                                                ; FF_X1_Y16_N19      ; 3       ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11]~4 ; LCCOMB_X46_Y9_N28  ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]~1        ; LCCOMB_X47_Y6_N30  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011       ; FF_X44_Y6_N13      ; 76      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~1      ; LCCOMB_X46_Y8_N24  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~11     ; LCCOMB_X42_Y11_N22 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~13     ; LCCOMB_X46_Y8_N28  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~14     ; LCCOMB_X42_Y12_N6  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~15     ; LCCOMB_X47_Y10_N18 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~16     ; LCCOMB_X43_Y7_N18  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~17     ; LCCOMB_X42_Y11_N6  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~19     ; LCCOMB_X46_Y8_N4   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~3      ; LCCOMB_X46_Y8_N8   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~5      ; LCCOMB_X42_Y12_N30 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~7      ; LCCOMB_X47_Y10_N22 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|value_temp~9      ; LCCOMB_X43_Y7_N22  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|latch_conv_re                                   ; LCCOMB_X38_Y11_N12 ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc1|state~25                                        ; LCCOMB_X38_Y14_N22 ; 90      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|Equal18~0                                       ; LCCOMB_X38_Y14_N4  ; 91      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|Equal19~0                                       ; LCCOMB_X33_Y14_N2  ; 91      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_1[4]~0                                ; LCCOMB_X38_Y11_N14 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_2[4]~1                                ; LCCOMB_X38_Y11_N24 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_3[4]~0                                ; LCCOMB_X38_Y11_N26 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_4[4]~2                                ; LCCOMB_X38_Y11_N20 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_5[4]~0                                ; LCCOMB_X38_Y11_N10 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_6[4]~0                                ; LCCOMB_X38_Y11_N4  ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_7[4]~3                                ; LCCOMB_X38_Y11_N16 ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_8[4]~2                                ; LCCOMB_X38_Y11_N2  ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DAC_AD5061:dac1|SDO_DAC~2                                                   ; LCCOMB_X28_Y21_N4  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DAC_AD5061:dac1|state.00000                                                 ; FF_X30_Y17_N3      ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|CCW~1                                 ; LCCOMB_X16_Y10_N8  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|Equal0~4                              ; LCCOMB_X11_Y14_N30 ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|VALUE_OUT[10]~6                       ; LCCOMB_X16_Y10_N30 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DIG_INP_FILTER:spi_cs_filter|ctr0[4]~3                                      ; LCCOMB_X15_Y15_N28 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DIG_INP_FILTER:spi_cs_filter|ctr1[2]~11                                     ; LCCOMB_X15_Y15_N22 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|Equal0~1                                    ; LCCOMB_X16_Y5_N22  ; 57      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|Equal19~12                                  ; LCCOMB_X14_Y6_N16  ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[11]~2            ; LCCOMB_X19_Y11_N4  ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr1[11]~14           ; LCCOMB_X19_Y11_N2  ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp[15]~77                           ; LCCOMB_X16_Y6_N20  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_1[31]~0                          ; LCCOMB_X15_Y5_N16  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_2[31]~0                          ; LCCOMB_X15_Y5_N0   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_3[31]~0                          ; LCCOMB_X15_Y5_N28  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_4[31]~2                          ; LCCOMB_X15_Y5_N4   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_5[31]~0                          ; LCCOMB_X15_Y5_N18  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_6[31]~0                          ; LCCOMB_X15_Y5_N10  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_7[31]~1                          ; LCCOMB_X15_Y5_N26  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|speed_temp_8[31]~2                          ; LCCOMB_X16_Y5_N8   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; DREHZAHLMESSUNG:drehzahlmessung|summe_mov_avg[16]~170                       ; LCCOMB_X14_Y6_N2   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 1152    ; Clock                     ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1303    ; Clock                     ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; SEL_SPI_INPUT:sel_spi_input|counter[1]~1                                    ; LCCOMB_X14_Y15_N26 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|DATA_OUT[138]~2                                           ; LCCOMB_X26_Y15_N24 ; 93      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|DATA_OUT[16]                                              ; FF_X27_Y13_N25     ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr0[1]~3          ; LCCOMB_X22_Y15_N24 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr1[2]~9          ; LCCOMB_X22_Y15_N30 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr0[4]~3           ; LCCOMB_X28_Y12_N18 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr1[0]~9           ; LCCOMB_X28_Y12_N28 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr0[0]~3         ; LCCOMB_X21_Y14_N22 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr1[4]~9         ; LCCOMB_X21_Y14_N24 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|SPI_MISO_TRI~0                                            ; LCCOMB_X29_Y13_N20 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|always0~1                                                 ; LCCOMB_X30_Y15_N12 ; 13      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|cmd[5]~8                                                  ; LCCOMB_X30_Y16_N26 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|data_in_temp[255]~0                                       ; LCCOMB_X30_Y16_N22 ; 160     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|i_cmd[2]~15                                               ; LCCOMB_X31_Y16_N2  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|i_cmd~14                                                  ; LCCOMB_X31_Y15_N0  ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|i_data_miso[3]~41                                         ; LCCOMB_X30_Y15_N18 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|i_data_miso~16                                            ; LCCOMB_X30_Y15_N28 ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|i_data_mosi[11]~38                                        ; LCCOMB_X30_Y15_N20 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|spi_clk_ctr[8]~4                                          ; LCCOMB_X31_Y15_N6  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI_HOST:spi_host|spi_cmd_write~3                                           ; LCCOMB_X30_Y15_N22 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SYS_CLK_12MHz                                                               ; PIN_H6             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; WDT:wdt|counter[3]~35                                                       ; LCCOMB_X26_Y16_N2  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; WDT:wdt|impIn                                                               ; LCCOMB_X26_Y16_N8  ; 18      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                        ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AC_MOTOR_TRIANGLE:inst2|LOCK                                                ; FF_X1_Y16_N19 ; 3       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 1152    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[1] ; PLL_1         ; 1303    ; 27                                   ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                      ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 512          ; 11           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5632 ; 512                         ; 11                          ; --                          ; --                          ; 5632                ; 1    ; MAX1000.MAX10002.rtl.mif ; M9K_X5_Y5_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 512          ; 11           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5632 ; 512                         ; 11                          ; --                          ; --                          ; 5632                ; 1    ; MAX1000.MAX10001.rtl.mif ; M9K_X23_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 512          ; 11           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5632 ; 512                         ; 11                          ; --                          ; --                          ; 5632                ; 1    ; MAX1000.MAX10000.rtl.mif ; M9K_X23_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000) (0) (0) (00)    ;(00000000110) (6) (6) (06)   ;(00000001100) (14) (12) (0C)   ;(00000010010) (22) (18) (12)   ;(00000011001) (31) (25) (19)   ;(00000011111) (37) (31) (1F)   ;(00000100101) (45) (37) (25)   ;(00000101100) (54) (44) (2C)   ;
;8;(00000110010) (62) (50) (32)    ;(00000111000) (70) (56) (38)   ;(00000111110) (76) (62) (3E)   ;(00001000101) (105) (69) (45)   ;(00001001011) (113) (75) (4B)   ;(00001010001) (121) (81) (51)   ;(00001011000) (130) (88) (58)   ;(00001011110) (136) (94) (5E)   ;
;16;(00001100100) (144) (100) (64)    ;(00001101010) (152) (106) (6A)   ;(00001110001) (161) (113) (71)   ;(00001110111) (167) (119) (77)   ;(00001111101) (175) (125) (7D)   ;(00010000100) (204) (132) (84)   ;(00010001010) (212) (138) (8A)   ;(00010010000) (220) (144) (90)   ;
;24;(00010010110) (226) (150) (96)    ;(00010011101) (235) (157) (9D)   ;(00010100011) (243) (163) (A3)   ;(00010101001) (251) (169) (A9)   ;(00010110000) (260) (176) (B0)   ;(00010110110) (266) (182) (B6)   ;(00010111100) (274) (188) (BC)   ;(00011000010) (302) (194) (C2)   ;
;32;(00011001001) (311) (201) (C9)    ;(00011001111) (317) (207) (CF)   ;(00011010101) (325) (213) (D5)   ;(00011011011) (333) (219) (DB)   ;(00011100010) (342) (226) (E2)   ;(00011101000) (350) (232) (E8)   ;(00011101110) (356) (238) (EE)   ;(00011110100) (364) (244) (F4)   ;
;40;(00011111011) (373) (251) (FB)    ;(00100000001) (401) (257) (101)   ;(00100000111) (407) (263) (107)   ;(00100001101) (415) (269) (10D)   ;(00100010100) (424) (276) (114)   ;(00100011010) (432) (282) (11A)   ;(00100100000) (440) (288) (120)   ;(00100100110) (446) (294) (126)   ;
;48;(00100101101) (455) (301) (12D)    ;(00100110011) (463) (307) (133)   ;(00100111001) (471) (313) (139)   ;(00100111111) (477) (319) (13F)   ;(00101000101) (505) (325) (145)   ;(00101001100) (514) (332) (14C)   ;(00101010010) (522) (338) (152)   ;(00101011000) (530) (344) (158)   ;
;56;(00101011110) (536) (350) (15E)    ;(00101100101) (545) (357) (165)   ;(00101101011) (553) (363) (16B)   ;(00101110001) (561) (369) (171)   ;(00101110111) (567) (375) (177)   ;(00101111101) (575) (381) (17D)   ;(00110000011) (603) (387) (183)   ;(00110001010) (612) (394) (18A)   ;
;64;(00110010000) (620) (400) (190)    ;(00110010110) (626) (406) (196)   ;(00110011100) (634) (412) (19C)   ;(00110100010) (642) (418) (1A2)   ;(00110101000) (650) (424) (1A8)   ;(00110101111) (657) (431) (1AF)   ;(00110110101) (665) (437) (1B5)   ;(00110111011) (673) (443) (1BB)   ;
;72;(00111000001) (701) (449) (1C1)    ;(00111000111) (707) (455) (1C7)   ;(00111001101) (715) (461) (1CD)   ;(00111010011) (723) (467) (1D3)   ;(00111011010) (732) (474) (1DA)   ;(00111100000) (740) (480) (1E0)   ;(00111100110) (746) (486) (1E6)   ;(00111101100) (754) (492) (1EC)   ;
;80;(00111110010) (762) (498) (1F2)    ;(00111111000) (770) (504) (1F8)   ;(00111111110) (776) (510) (1FE)   ;(01000000100) (1004) (516) (204)   ;(01000001010) (1012) (522) (20A)   ;(01000010001) (1021) (529) (211)   ;(01000010111) (1027) (535) (217)   ;(01000011101) (1035) (541) (21D)   ;
;88;(01000100011) (1043) (547) (223)    ;(01000101001) (1051) (553) (229)   ;(01000101111) (1057) (559) (22F)   ;(01000110101) (1065) (565) (235)   ;(01000111011) (1073) (571) (23B)   ;(01001000001) (1101) (577) (241)   ;(01001000111) (1107) (583) (247)   ;(01001001101) (1115) (589) (24D)   ;
;96;(01001010011) (1123) (595) (253)    ;(01001011001) (1131) (601) (259)   ;(01001011111) (1137) (607) (25F)   ;(01001100101) (1145) (613) (265)   ;(01001101011) (1153) (619) (26B)   ;(01001110001) (1161) (625) (271)   ;(01001110111) (1167) (631) (277)   ;(01001111101) (1175) (637) (27D)   ;
;104;(01010000011) (1203) (643) (283)    ;(01010001001) (1211) (649) (289)   ;(01010001111) (1217) (655) (28F)   ;(01010010101) (1225) (661) (295)   ;(01010011011) (1233) (667) (29B)   ;(01010100001) (1241) (673) (2A1)   ;(01010100111) (1247) (679) (2A7)   ;(01010101101) (1255) (685) (2AD)   ;
;112;(01010110011) (1263) (691) (2B3)    ;(01010111001) (1271) (697) (2B9)   ;(01010111111) (1277) (703) (2BF)   ;(01011000100) (1304) (708) (2C4)   ;(01011001010) (1312) (714) (2CA)   ;(01011010000) (1320) (720) (2D0)   ;(01011010110) (1326) (726) (2D6)   ;(01011011100) (1334) (732) (2DC)   ;
;120;(01011100010) (1342) (738) (2E2)    ;(01011101000) (1350) (744) (2E8)   ;(01011101110) (1356) (750) (2EE)   ;(01011110100) (1364) (756) (2F4)   ;(01011111001) (1371) (761) (2F9)   ;(01011111111) (1377) (767) (2FF)   ;(01100000101) (1405) (773) (305)   ;(01100001011) (1413) (779) (30B)   ;
;128;(01100010001) (1421) (785) (311)    ;(01100010111) (1427) (791) (317)   ;(01100011100) (1434) (796) (31C)   ;(01100100010) (1442) (802) (322)   ;(01100101000) (1450) (808) (328)   ;(01100101110) (1456) (814) (32E)   ;(01100110011) (1463) (819) (333)   ;(01100111001) (1471) (825) (339)   ;
;136;(01100111111) (1477) (831) (33F)    ;(01101000101) (1505) (837) (345)   ;(01101001010) (1512) (842) (34A)   ;(01101010000) (1520) (848) (350)   ;(01101010110) (1526) (854) (356)   ;(01101011100) (1534) (860) (35C)   ;(01101100001) (1541) (865) (361)   ;(01101100111) (1547) (871) (367)   ;
;144;(01101101101) (1555) (877) (36D)    ;(01101110010) (1562) (882) (372)   ;(01101111000) (1570) (888) (378)   ;(01101111110) (1576) (894) (37E)   ;(01110000011) (1603) (899) (383)   ;(01110001001) (1611) (905) (389)   ;(01110001111) (1617) (911) (38F)   ;(01110010100) (1624) (916) (394)   ;
;152;(01110011010) (1632) (922) (39A)    ;(01110100000) (1640) (928) (3A0)   ;(01110100101) (1645) (933) (3A5)   ;(01110101011) (1653) (939) (3AB)   ;(01110110000) (1660) (944) (3B0)   ;(01110110110) (1666) (950) (3B6)   ;(01110111100) (1674) (956) (3BC)   ;(01111000001) (1701) (961) (3C1)   ;
;160;(01111000111) (1707) (967) (3C7)    ;(01111001100) (1714) (972) (3CC)   ;(01111010010) (1722) (978) (3D2)   ;(01111010111) (1727) (983) (3D7)   ;(01111011101) (1735) (989) (3DD)   ;(01111100010) (1742) (994) (3E2)   ;(01111101000) (1750) (1000) (3E8)   ;(01111101101) (1755) (1005) (3ED)   ;
;168;(01111110011) (1763) (1011) (3F3)    ;(01111111000) (1770) (1016) (3F8)   ;(01111111110) (1776) (1022) (3FE)   ;(10000000011) (2003) (1027) (403)   ;(10000001001) (2011) (1033) (409)   ;(10000001110) (2016) (1038) (40E)   ;(10000010011) (2023) (1043) (413)   ;(10000011001) (2031) (1049) (419)   ;
;176;(10000011110) (2036) (1054) (41E)    ;(10000100100) (2044) (1060) (424)   ;(10000101001) (2051) (1065) (429)   ;(10000101110) (2056) (1070) (42E)   ;(10000110100) (2064) (1076) (434)   ;(10000111001) (2071) (1081) (439)   ;(10000111110) (2076) (1086) (43E)   ;(10001000100) (2104) (1092) (444)   ;
;184;(10001001001) (2111) (1097) (449)    ;(10001001110) (2116) (1102) (44E)   ;(10001010100) (2124) (1108) (454)   ;(10001011001) (2131) (1113) (459)   ;(10001011110) (2136) (1118) (45E)   ;(10001100100) (2144) (1124) (464)   ;(10001101001) (2151) (1129) (469)   ;(10001101110) (2156) (1134) (46E)   ;
;192;(10001110011) (2163) (1139) (473)    ;(10001111000) (2170) (1144) (478)   ;(10001111110) (2176) (1150) (47E)   ;(10010000011) (2203) (1155) (483)   ;(10010001000) (2210) (1160) (488)   ;(10010001101) (2215) (1165) (48D)   ;(10010010010) (2222) (1170) (492)   ;(10010011000) (2230) (1176) (498)   ;
;200;(10010011101) (2235) (1181) (49D)    ;(10010100010) (2242) (1186) (4A2)   ;(10010100111) (2247) (1191) (4A7)   ;(10010101100) (2254) (1196) (4AC)   ;(10010110001) (2261) (1201) (4B1)   ;(10010110110) (2266) (1206) (4B6)   ;(10010111011) (2273) (1211) (4BB)   ;(10011000000) (2300) (1216) (4C0)   ;
;208;(10011000110) (2306) (1222) (4C6)    ;(10011001011) (2313) (1227) (4CB)   ;(10011010000) (2320) (1232) (4D0)   ;(10011010101) (2325) (1237) (4D5)   ;(10011011010) (2332) (1242) (4DA)   ;(10011011111) (2337) (1247) (4DF)   ;(10011100100) (2344) (1252) (4E4)   ;(10011101001) (2351) (1257) (4E9)   ;
;216;(10011101110) (2356) (1262) (4EE)    ;(10011110011) (2363) (1267) (4F3)   ;(10011110111) (2367) (1271) (4F7)   ;(10011111100) (2374) (1276) (4FC)   ;(10100000001) (2401) (1281) (501)   ;(10100000110) (2406) (1286) (506)   ;(10100001011) (2413) (1291) (50B)   ;(10100010000) (2420) (1296) (510)   ;
;224;(10100010101) (2425) (1301) (515)    ;(10100011010) (2432) (1306) (51A)   ;(10100011111) (2437) (1311) (51F)   ;(10100100011) (2443) (1315) (523)   ;(10100101000) (2450) (1320) (528)   ;(10100101101) (2455) (1325) (52D)   ;(10100110010) (2462) (1330) (532)   ;(10100110111) (2467) (1335) (537)   ;
;232;(10100111011) (2473) (1339) (53B)    ;(10101000000) (2500) (1344) (540)   ;(10101000101) (2505) (1349) (545)   ;(10101001010) (2512) (1354) (54A)   ;(10101001110) (2516) (1358) (54E)   ;(10101010011) (2523) (1363) (553)   ;(10101011000) (2530) (1368) (558)   ;(10101011100) (2534) (1372) (55C)   ;
;240;(10101100001) (2541) (1377) (561)    ;(10101100110) (2546) (1382) (566)   ;(10101101010) (2552) (1386) (56A)   ;(10101101111) (2557) (1391) (56F)   ;(10101110100) (2564) (1396) (574)   ;(10101111000) (2570) (1400) (578)   ;(10101111101) (2575) (1405) (57D)   ;(10110000001) (2601) (1409) (581)   ;
;248;(10110000110) (2606) (1414) (586)    ;(10110001010) (2612) (1418) (58A)   ;(10110001111) (2617) (1423) (58F)   ;(10110010011) (2623) (1427) (593)   ;(10110011000) (2630) (1432) (598)   ;(10110011100) (2634) (1436) (59C)   ;(10110100001) (2641) (1441) (5A1)   ;(10110100101) (2645) (1445) (5A5)   ;
;256;(10110101010) (2652) (1450) (5AA)    ;(10110101110) (2656) (1454) (5AE)   ;(10110110011) (2663) (1459) (5B3)   ;(10110110111) (2667) (1463) (5B7)   ;(10110111100) (2674) (1468) (5BC)   ;(10111000000) (2700) (1472) (5C0)   ;(10111000100) (2704) (1476) (5C4)   ;(10111001001) (2711) (1481) (5C9)   ;
;264;(10111001101) (2715) (1485) (5CD)    ;(10111010001) (2721) (1489) (5D1)   ;(10111010110) (2726) (1494) (5D6)   ;(10111011010) (2732) (1498) (5DA)   ;(10111011110) (2736) (1502) (5DE)   ;(10111100010) (2742) (1506) (5E2)   ;(10111100111) (2747) (1511) (5E7)   ;(10111101011) (2753) (1515) (5EB)   ;
;272;(10111101111) (2757) (1519) (5EF)    ;(10111110011) (2763) (1523) (5F3)   ;(10111111000) (2770) (1528) (5F8)   ;(10111111100) (2774) (1532) (5FC)   ;(11000000000) (3000) (1536) (600)   ;(11000000100) (3004) (1540) (604)   ;(11000001000) (3010) (1544) (608)   ;(11000001100) (3014) (1548) (60C)   ;
;280;(11000010001) (3021) (1553) (611)    ;(11000010101) (3025) (1557) (615)   ;(11000011001) (3031) (1561) (619)   ;(11000011101) (3035) (1565) (61D)   ;(11000100001) (3041) (1569) (621)   ;(11000100101) (3045) (1573) (625)   ;(11000101001) (3051) (1577) (629)   ;(11000101101) (3055) (1581) (62D)   ;
;288;(11000110001) (3061) (1585) (631)    ;(11000110101) (3065) (1589) (635)   ;(11000111001) (3071) (1593) (639)   ;(11000111101) (3075) (1597) (63D)   ;(11001000001) (3101) (1601) (641)   ;(11001000101) (3105) (1605) (645)   ;(11001001001) (3111) (1609) (649)   ;(11001001100) (3114) (1612) (64C)   ;
;296;(11001010000) (3120) (1616) (650)    ;(11001010100) (3124) (1620) (654)   ;(11001011000) (3130) (1624) (658)   ;(11001011100) (3134) (1628) (65C)   ;(11001100000) (3140) (1632) (660)   ;(11001100011) (3143) (1635) (663)   ;(11001100111) (3147) (1639) (667)   ;(11001101011) (3153) (1643) (66B)   ;
;304;(11001101111) (3157) (1647) (66F)    ;(11001110010) (3162) (1650) (672)   ;(11001110110) (3166) (1654) (676)   ;(11001111010) (3172) (1658) (67A)   ;(11001111110) (3176) (1662) (67E)   ;(11010000001) (3201) (1665) (681)   ;(11010000101) (3205) (1669) (685)   ;(11010001000) (3210) (1672) (688)   ;
;312;(11010001100) (3214) (1676) (68C)    ;(11010010000) (3220) (1680) (690)   ;(11010010011) (3223) (1683) (693)   ;(11010010111) (3227) (1687) (697)   ;(11010011010) (3232) (1690) (69A)   ;(11010011110) (3236) (1694) (69E)   ;(11010100010) (3242) (1698) (6A2)   ;(11010100101) (3245) (1701) (6A5)   ;
;320;(11010101001) (3251) (1705) (6A9)    ;(11010101100) (3254) (1708) (6AC)   ;(11010101111) (3257) (1711) (6AF)   ;(11010110011) (3263) (1715) (6B3)   ;(11010110110) (3266) (1718) (6B6)   ;(11010111010) (3272) (1722) (6BA)   ;(11010111101) (3275) (1725) (6BD)   ;(11011000001) (3301) (1729) (6C1)   ;
;328;(11011000100) (3304) (1732) (6C4)    ;(11011000111) (3307) (1735) (6C7)   ;(11011001011) (3313) (1739) (6CB)   ;(11011001110) (3316) (1742) (6CE)   ;(11011010001) (3321) (1745) (6D1)   ;(11011010100) (3324) (1748) (6D4)   ;(11011011000) (3330) (1752) (6D8)   ;(11011011011) (3333) (1755) (6DB)   ;
;336;(11011011110) (3336) (1758) (6DE)    ;(11011100001) (3341) (1761) (6E1)   ;(11011100101) (3345) (1765) (6E5)   ;(11011101000) (3350) (1768) (6E8)   ;(11011101011) (3353) (1771) (6EB)   ;(11011101110) (3356) (1774) (6EE)   ;(11011110001) (3361) (1777) (6F1)   ;(11011110100) (3364) (1780) (6F4)   ;
;344;(11011111000) (3370) (1784) (6F8)    ;(11011111011) (3373) (1787) (6FB)   ;(11011111110) (3376) (1790) (6FE)   ;(11100000001) (3401) (1793) (701)   ;(11100000100) (3404) (1796) (704)   ;(11100000111) (3407) (1799) (707)   ;(11100001010) (3412) (1802) (70A)   ;(11100001101) (3415) (1805) (70D)   ;
;352;(11100010000) (3420) (1808) (710)    ;(11100010011) (3423) (1811) (713)   ;(11100010110) (3426) (1814) (716)   ;(11100011001) (3431) (1817) (719)   ;(11100011011) (3433) (1819) (71B)   ;(11100011110) (3436) (1822) (71E)   ;(11100100001) (3441) (1825) (721)   ;(11100100100) (3444) (1828) (724)   ;
;360;(11100100111) (3447) (1831) (727)    ;(11100101010) (3452) (1834) (72A)   ;(11100101100) (3454) (1836) (72C)   ;(11100101111) (3457) (1839) (72F)   ;(11100110010) (3462) (1842) (732)   ;(11100110101) (3465) (1845) (735)   ;(11100110111) (3467) (1847) (737)   ;(11100111010) (3472) (1850) (73A)   ;
;368;(11100111101) (3475) (1853) (73D)    ;(11100111111) (3477) (1855) (73F)   ;(11101000010) (3502) (1858) (742)   ;(11101000101) (3505) (1861) (745)   ;(11101000111) (3507) (1863) (747)   ;(11101001010) (3512) (1866) (74A)   ;(11101001101) (3515) (1869) (74D)   ;(11101001111) (3517) (1871) (74F)   ;
;376;(11101010010) (3522) (1874) (752)    ;(11101010100) (3524) (1876) (754)   ;(11101010111) (3527) (1879) (757)   ;(11101011001) (3531) (1881) (759)   ;(11101011100) (3534) (1884) (75C)   ;(11101011110) (3536) (1886) (75E)   ;(11101100001) (3541) (1889) (761)   ;(11101100011) (3543) (1891) (763)   ;
;384;(11101100101) (3545) (1893) (765)    ;(11101101000) (3550) (1896) (768)   ;(11101101010) (3552) (1898) (76A)   ;(11101101101) (3555) (1901) (76D)   ;(11101101111) (3557) (1903) (76F)   ;(11101110001) (3561) (1905) (771)   ;(11101110011) (3563) (1907) (773)   ;(11101110110) (3566) (1910) (776)   ;
;392;(11101111000) (3570) (1912) (778)    ;(11101111010) (3572) (1914) (77A)   ;(11101111100) (3574) (1916) (77C)   ;(11101111111) (3577) (1919) (77F)   ;(11110000001) (3601) (1921) (781)   ;(11110000011) (3603) (1923) (783)   ;(11110000101) (3605) (1925) (785)   ;(11110000111) (3607) (1927) (787)   ;
;400;(11110001001) (3611) (1929) (789)    ;(11110001100) (3614) (1932) (78C)   ;(11110001110) (3616) (1934) (78E)   ;(11110010000) (3620) (1936) (790)   ;(11110010010) (3622) (1938) (792)   ;(11110010100) (3624) (1940) (794)   ;(11110010110) (3626) (1942) (796)   ;(11110011000) (3630) (1944) (798)   ;
;408;(11110011010) (3632) (1946) (79A)    ;(11110011100) (3634) (1948) (79C)   ;(11110011110) (3636) (1950) (79E)   ;(11110011111) (3637) (1951) (79F)   ;(11110100001) (3641) (1953) (7A1)   ;(11110100011) (3643) (1955) (7A3)   ;(11110100101) (3645) (1957) (7A5)   ;(11110100111) (3647) (1959) (7A7)   ;
;416;(11110101001) (3651) (1961) (7A9)    ;(11110101011) (3653) (1963) (7AB)   ;(11110101100) (3654) (1964) (7AC)   ;(11110101110) (3656) (1966) (7AE)   ;(11110110000) (3660) (1968) (7B0)   ;(11110110010) (3662) (1970) (7B2)   ;(11110110011) (3663) (1971) (7B3)   ;(11110110101) (3665) (1973) (7B5)   ;
;424;(11110110111) (3667) (1975) (7B7)    ;(11110111000) (3670) (1976) (7B8)   ;(11110111010) (3672) (1978) (7BA)   ;(11110111100) (3674) (1980) (7BC)   ;(11110111101) (3675) (1981) (7BD)   ;(11110111111) (3677) (1983) (7BF)   ;(11111000000) (3700) (1984) (7C0)   ;(11111000010) (3702) (1986) (7C2)   ;
;432;(11111000011) (3703) (1987) (7C3)    ;(11111000101) (3705) (1989) (7C5)   ;(11111000110) (3706) (1990) (7C6)   ;(11111001000) (3710) (1992) (7C8)   ;(11111001001) (3711) (1993) (7C9)   ;(11111001011) (3713) (1995) (7CB)   ;(11111001100) (3714) (1996) (7CC)   ;(11111001110) (3716) (1998) (7CE)   ;
;440;(11111001111) (3717) (1999) (7CF)    ;(11111010000) (3720) (2000) (7D0)   ;(11111010010) (3722) (2002) (7D2)   ;(11111010011) (3723) (2003) (7D3)   ;(11111010100) (3724) (2004) (7D4)   ;(11111010101) (3725) (2005) (7D5)   ;(11111010111) (3727) (2007) (7D7)   ;(11111011000) (3730) (2008) (7D8)   ;
;448;(11111011001) (3731) (2009) (7D9)    ;(11111011010) (3732) (2010) (7DA)   ;(11111011100) (3734) (2012) (7DC)   ;(11111011101) (3735) (2013) (7DD)   ;(11111011110) (3736) (2014) (7DE)   ;(11111011111) (3737) (2015) (7DF)   ;(11111100000) (3740) (2016) (7E0)   ;(11111100001) (3741) (2017) (7E1)   ;
;456;(11111100010) (3742) (2018) (7E2)    ;(11111100011) (3743) (2019) (7E3)   ;(11111100100) (3744) (2020) (7E4)   ;(11111100101) (3745) (2021) (7E5)   ;(11111100110) (3746) (2022) (7E6)   ;(11111100111) (3747) (2023) (7E7)   ;(11111101000) (3750) (2024) (7E8)   ;(11111101001) (3751) (2025) (7E9)   ;
;464;(11111101010) (3752) (2026) (7EA)    ;(11111101011) (3753) (2027) (7EB)   ;(11111101100) (3754) (2028) (7EC)   ;(11111101101) (3755) (2029) (7ED)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101111) (3757) (2031) (7EF)   ;(11111110000) (3760) (2032) (7F0)   ;
;472;(11111110001) (3761) (2033) (7F1)    ;(11111110010) (3762) (2034) (7F2)   ;(11111110010) (3762) (2034) (7F2)   ;(11111110011) (3763) (2035) (7F3)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110101) (3765) (2037) (7F5)   ;(11111110110) (3766) (2038) (7F6)   ;
;480;(11111110110) (3766) (2038) (7F6)    ;(11111110111) (3767) (2039) (7F7)   ;(11111110111) (3767) (2039) (7F7)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111010) (3772) (2042) (7FA)   ;
;488;(11111111010) (3772) (2042) (7FA)    ;(11111111011) (3773) (2043) (7FB)   ;(11111111011) (3773) (2043) (7FB)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111101) (3775) (2045) (7FD)   ;(11111111101) (3775) (2045) (7FD)   ;
;496;(11111111101) (3775) (2045) (7FD)    ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;
;504;(11111111111) (3777) (2047) (7FF)    ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000) (0) (0) (00)    ;(00000000110) (6) (6) (06)   ;(00000001100) (14) (12) (0C)   ;(00000010010) (22) (18) (12)   ;(00000011001) (31) (25) (19)   ;(00000011111) (37) (31) (1F)   ;(00000100101) (45) (37) (25)   ;(00000101100) (54) (44) (2C)   ;
;8;(00000110010) (62) (50) (32)    ;(00000111000) (70) (56) (38)   ;(00000111110) (76) (62) (3E)   ;(00001000101) (105) (69) (45)   ;(00001001011) (113) (75) (4B)   ;(00001010001) (121) (81) (51)   ;(00001011000) (130) (88) (58)   ;(00001011110) (136) (94) (5E)   ;
;16;(00001100100) (144) (100) (64)    ;(00001101010) (152) (106) (6A)   ;(00001110001) (161) (113) (71)   ;(00001110111) (167) (119) (77)   ;(00001111101) (175) (125) (7D)   ;(00010000100) (204) (132) (84)   ;(00010001010) (212) (138) (8A)   ;(00010010000) (220) (144) (90)   ;
;24;(00010010110) (226) (150) (96)    ;(00010011101) (235) (157) (9D)   ;(00010100011) (243) (163) (A3)   ;(00010101001) (251) (169) (A9)   ;(00010110000) (260) (176) (B0)   ;(00010110110) (266) (182) (B6)   ;(00010111100) (274) (188) (BC)   ;(00011000010) (302) (194) (C2)   ;
;32;(00011001001) (311) (201) (C9)    ;(00011001111) (317) (207) (CF)   ;(00011010101) (325) (213) (D5)   ;(00011011011) (333) (219) (DB)   ;(00011100010) (342) (226) (E2)   ;(00011101000) (350) (232) (E8)   ;(00011101110) (356) (238) (EE)   ;(00011110100) (364) (244) (F4)   ;
;40;(00011111011) (373) (251) (FB)    ;(00100000001) (401) (257) (101)   ;(00100000111) (407) (263) (107)   ;(00100001101) (415) (269) (10D)   ;(00100010100) (424) (276) (114)   ;(00100011010) (432) (282) (11A)   ;(00100100000) (440) (288) (120)   ;(00100100110) (446) (294) (126)   ;
;48;(00100101101) (455) (301) (12D)    ;(00100110011) (463) (307) (133)   ;(00100111001) (471) (313) (139)   ;(00100111111) (477) (319) (13F)   ;(00101000101) (505) (325) (145)   ;(00101001100) (514) (332) (14C)   ;(00101010010) (522) (338) (152)   ;(00101011000) (530) (344) (158)   ;
;56;(00101011110) (536) (350) (15E)    ;(00101100101) (545) (357) (165)   ;(00101101011) (553) (363) (16B)   ;(00101110001) (561) (369) (171)   ;(00101110111) (567) (375) (177)   ;(00101111101) (575) (381) (17D)   ;(00110000011) (603) (387) (183)   ;(00110001010) (612) (394) (18A)   ;
;64;(00110010000) (620) (400) (190)    ;(00110010110) (626) (406) (196)   ;(00110011100) (634) (412) (19C)   ;(00110100010) (642) (418) (1A2)   ;(00110101000) (650) (424) (1A8)   ;(00110101111) (657) (431) (1AF)   ;(00110110101) (665) (437) (1B5)   ;(00110111011) (673) (443) (1BB)   ;
;72;(00111000001) (701) (449) (1C1)    ;(00111000111) (707) (455) (1C7)   ;(00111001101) (715) (461) (1CD)   ;(00111010011) (723) (467) (1D3)   ;(00111011010) (732) (474) (1DA)   ;(00111100000) (740) (480) (1E0)   ;(00111100110) (746) (486) (1E6)   ;(00111101100) (754) (492) (1EC)   ;
;80;(00111110010) (762) (498) (1F2)    ;(00111111000) (770) (504) (1F8)   ;(00111111110) (776) (510) (1FE)   ;(01000000100) (1004) (516) (204)   ;(01000001010) (1012) (522) (20A)   ;(01000010001) (1021) (529) (211)   ;(01000010111) (1027) (535) (217)   ;(01000011101) (1035) (541) (21D)   ;
;88;(01000100011) (1043) (547) (223)    ;(01000101001) (1051) (553) (229)   ;(01000101111) (1057) (559) (22F)   ;(01000110101) (1065) (565) (235)   ;(01000111011) (1073) (571) (23B)   ;(01001000001) (1101) (577) (241)   ;(01001000111) (1107) (583) (247)   ;(01001001101) (1115) (589) (24D)   ;
;96;(01001010011) (1123) (595) (253)    ;(01001011001) (1131) (601) (259)   ;(01001011111) (1137) (607) (25F)   ;(01001100101) (1145) (613) (265)   ;(01001101011) (1153) (619) (26B)   ;(01001110001) (1161) (625) (271)   ;(01001110111) (1167) (631) (277)   ;(01001111101) (1175) (637) (27D)   ;
;104;(01010000011) (1203) (643) (283)    ;(01010001001) (1211) (649) (289)   ;(01010001111) (1217) (655) (28F)   ;(01010010101) (1225) (661) (295)   ;(01010011011) (1233) (667) (29B)   ;(01010100001) (1241) (673) (2A1)   ;(01010100111) (1247) (679) (2A7)   ;(01010101101) (1255) (685) (2AD)   ;
;112;(01010110011) (1263) (691) (2B3)    ;(01010111001) (1271) (697) (2B9)   ;(01010111111) (1277) (703) (2BF)   ;(01011000100) (1304) (708) (2C4)   ;(01011001010) (1312) (714) (2CA)   ;(01011010000) (1320) (720) (2D0)   ;(01011010110) (1326) (726) (2D6)   ;(01011011100) (1334) (732) (2DC)   ;
;120;(01011100010) (1342) (738) (2E2)    ;(01011101000) (1350) (744) (2E8)   ;(01011101110) (1356) (750) (2EE)   ;(01011110100) (1364) (756) (2F4)   ;(01011111001) (1371) (761) (2F9)   ;(01011111111) (1377) (767) (2FF)   ;(01100000101) (1405) (773) (305)   ;(01100001011) (1413) (779) (30B)   ;
;128;(01100010001) (1421) (785) (311)    ;(01100010111) (1427) (791) (317)   ;(01100011100) (1434) (796) (31C)   ;(01100100010) (1442) (802) (322)   ;(01100101000) (1450) (808) (328)   ;(01100101110) (1456) (814) (32E)   ;(01100110011) (1463) (819) (333)   ;(01100111001) (1471) (825) (339)   ;
;136;(01100111111) (1477) (831) (33F)    ;(01101000101) (1505) (837) (345)   ;(01101001010) (1512) (842) (34A)   ;(01101010000) (1520) (848) (350)   ;(01101010110) (1526) (854) (356)   ;(01101011100) (1534) (860) (35C)   ;(01101100001) (1541) (865) (361)   ;(01101100111) (1547) (871) (367)   ;
;144;(01101101101) (1555) (877) (36D)    ;(01101110010) (1562) (882) (372)   ;(01101111000) (1570) (888) (378)   ;(01101111110) (1576) (894) (37E)   ;(01110000011) (1603) (899) (383)   ;(01110001001) (1611) (905) (389)   ;(01110001111) (1617) (911) (38F)   ;(01110010100) (1624) (916) (394)   ;
;152;(01110011010) (1632) (922) (39A)    ;(01110100000) (1640) (928) (3A0)   ;(01110100101) (1645) (933) (3A5)   ;(01110101011) (1653) (939) (3AB)   ;(01110110000) (1660) (944) (3B0)   ;(01110110110) (1666) (950) (3B6)   ;(01110111100) (1674) (956) (3BC)   ;(01111000001) (1701) (961) (3C1)   ;
;160;(01111000111) (1707) (967) (3C7)    ;(01111001100) (1714) (972) (3CC)   ;(01111010010) (1722) (978) (3D2)   ;(01111010111) (1727) (983) (3D7)   ;(01111011101) (1735) (989) (3DD)   ;(01111100010) (1742) (994) (3E2)   ;(01111101000) (1750) (1000) (3E8)   ;(01111101101) (1755) (1005) (3ED)   ;
;168;(01111110011) (1763) (1011) (3F3)    ;(01111111000) (1770) (1016) (3F8)   ;(01111111110) (1776) (1022) (3FE)   ;(10000000011) (2003) (1027) (403)   ;(10000001001) (2011) (1033) (409)   ;(10000001110) (2016) (1038) (40E)   ;(10000010011) (2023) (1043) (413)   ;(10000011001) (2031) (1049) (419)   ;
;176;(10000011110) (2036) (1054) (41E)    ;(10000100100) (2044) (1060) (424)   ;(10000101001) (2051) (1065) (429)   ;(10000101110) (2056) (1070) (42E)   ;(10000110100) (2064) (1076) (434)   ;(10000111001) (2071) (1081) (439)   ;(10000111110) (2076) (1086) (43E)   ;(10001000100) (2104) (1092) (444)   ;
;184;(10001001001) (2111) (1097) (449)    ;(10001001110) (2116) (1102) (44E)   ;(10001010100) (2124) (1108) (454)   ;(10001011001) (2131) (1113) (459)   ;(10001011110) (2136) (1118) (45E)   ;(10001100100) (2144) (1124) (464)   ;(10001101001) (2151) (1129) (469)   ;(10001101110) (2156) (1134) (46E)   ;
;192;(10001110011) (2163) (1139) (473)    ;(10001111000) (2170) (1144) (478)   ;(10001111110) (2176) (1150) (47E)   ;(10010000011) (2203) (1155) (483)   ;(10010001000) (2210) (1160) (488)   ;(10010001101) (2215) (1165) (48D)   ;(10010010010) (2222) (1170) (492)   ;(10010011000) (2230) (1176) (498)   ;
;200;(10010011101) (2235) (1181) (49D)    ;(10010100010) (2242) (1186) (4A2)   ;(10010100111) (2247) (1191) (4A7)   ;(10010101100) (2254) (1196) (4AC)   ;(10010110001) (2261) (1201) (4B1)   ;(10010110110) (2266) (1206) (4B6)   ;(10010111011) (2273) (1211) (4BB)   ;(10011000000) (2300) (1216) (4C0)   ;
;208;(10011000110) (2306) (1222) (4C6)    ;(10011001011) (2313) (1227) (4CB)   ;(10011010000) (2320) (1232) (4D0)   ;(10011010101) (2325) (1237) (4D5)   ;(10011011010) (2332) (1242) (4DA)   ;(10011011111) (2337) (1247) (4DF)   ;(10011100100) (2344) (1252) (4E4)   ;(10011101001) (2351) (1257) (4E9)   ;
;216;(10011101110) (2356) (1262) (4EE)    ;(10011110011) (2363) (1267) (4F3)   ;(10011110111) (2367) (1271) (4F7)   ;(10011111100) (2374) (1276) (4FC)   ;(10100000001) (2401) (1281) (501)   ;(10100000110) (2406) (1286) (506)   ;(10100001011) (2413) (1291) (50B)   ;(10100010000) (2420) (1296) (510)   ;
;224;(10100010101) (2425) (1301) (515)    ;(10100011010) (2432) (1306) (51A)   ;(10100011111) (2437) (1311) (51F)   ;(10100100011) (2443) (1315) (523)   ;(10100101000) (2450) (1320) (528)   ;(10100101101) (2455) (1325) (52D)   ;(10100110010) (2462) (1330) (532)   ;(10100110111) (2467) (1335) (537)   ;
;232;(10100111011) (2473) (1339) (53B)    ;(10101000000) (2500) (1344) (540)   ;(10101000101) (2505) (1349) (545)   ;(10101001010) (2512) (1354) (54A)   ;(10101001110) (2516) (1358) (54E)   ;(10101010011) (2523) (1363) (553)   ;(10101011000) (2530) (1368) (558)   ;(10101011100) (2534) (1372) (55C)   ;
;240;(10101100001) (2541) (1377) (561)    ;(10101100110) (2546) (1382) (566)   ;(10101101010) (2552) (1386) (56A)   ;(10101101111) (2557) (1391) (56F)   ;(10101110100) (2564) (1396) (574)   ;(10101111000) (2570) (1400) (578)   ;(10101111101) (2575) (1405) (57D)   ;(10110000001) (2601) (1409) (581)   ;
;248;(10110000110) (2606) (1414) (586)    ;(10110001010) (2612) (1418) (58A)   ;(10110001111) (2617) (1423) (58F)   ;(10110010011) (2623) (1427) (593)   ;(10110011000) (2630) (1432) (598)   ;(10110011100) (2634) (1436) (59C)   ;(10110100001) (2641) (1441) (5A1)   ;(10110100101) (2645) (1445) (5A5)   ;
;256;(10110101010) (2652) (1450) (5AA)    ;(10110101110) (2656) (1454) (5AE)   ;(10110110011) (2663) (1459) (5B3)   ;(10110110111) (2667) (1463) (5B7)   ;(10110111100) (2674) (1468) (5BC)   ;(10111000000) (2700) (1472) (5C0)   ;(10111000100) (2704) (1476) (5C4)   ;(10111001001) (2711) (1481) (5C9)   ;
;264;(10111001101) (2715) (1485) (5CD)    ;(10111010001) (2721) (1489) (5D1)   ;(10111010110) (2726) (1494) (5D6)   ;(10111011010) (2732) (1498) (5DA)   ;(10111011110) (2736) (1502) (5DE)   ;(10111100010) (2742) (1506) (5E2)   ;(10111100111) (2747) (1511) (5E7)   ;(10111101011) (2753) (1515) (5EB)   ;
;272;(10111101111) (2757) (1519) (5EF)    ;(10111110011) (2763) (1523) (5F3)   ;(10111111000) (2770) (1528) (5F8)   ;(10111111100) (2774) (1532) (5FC)   ;(11000000000) (3000) (1536) (600)   ;(11000000100) (3004) (1540) (604)   ;(11000001000) (3010) (1544) (608)   ;(11000001100) (3014) (1548) (60C)   ;
;280;(11000010001) (3021) (1553) (611)    ;(11000010101) (3025) (1557) (615)   ;(11000011001) (3031) (1561) (619)   ;(11000011101) (3035) (1565) (61D)   ;(11000100001) (3041) (1569) (621)   ;(11000100101) (3045) (1573) (625)   ;(11000101001) (3051) (1577) (629)   ;(11000101101) (3055) (1581) (62D)   ;
;288;(11000110001) (3061) (1585) (631)    ;(11000110101) (3065) (1589) (635)   ;(11000111001) (3071) (1593) (639)   ;(11000111101) (3075) (1597) (63D)   ;(11001000001) (3101) (1601) (641)   ;(11001000101) (3105) (1605) (645)   ;(11001001001) (3111) (1609) (649)   ;(11001001100) (3114) (1612) (64C)   ;
;296;(11001010000) (3120) (1616) (650)    ;(11001010100) (3124) (1620) (654)   ;(11001011000) (3130) (1624) (658)   ;(11001011100) (3134) (1628) (65C)   ;(11001100000) (3140) (1632) (660)   ;(11001100011) (3143) (1635) (663)   ;(11001100111) (3147) (1639) (667)   ;(11001101011) (3153) (1643) (66B)   ;
;304;(11001101111) (3157) (1647) (66F)    ;(11001110010) (3162) (1650) (672)   ;(11001110110) (3166) (1654) (676)   ;(11001111010) (3172) (1658) (67A)   ;(11001111110) (3176) (1662) (67E)   ;(11010000001) (3201) (1665) (681)   ;(11010000101) (3205) (1669) (685)   ;(11010001000) (3210) (1672) (688)   ;
;312;(11010001100) (3214) (1676) (68C)    ;(11010010000) (3220) (1680) (690)   ;(11010010011) (3223) (1683) (693)   ;(11010010111) (3227) (1687) (697)   ;(11010011010) (3232) (1690) (69A)   ;(11010011110) (3236) (1694) (69E)   ;(11010100010) (3242) (1698) (6A2)   ;(11010100101) (3245) (1701) (6A5)   ;
;320;(11010101001) (3251) (1705) (6A9)    ;(11010101100) (3254) (1708) (6AC)   ;(11010101111) (3257) (1711) (6AF)   ;(11010110011) (3263) (1715) (6B3)   ;(11010110110) (3266) (1718) (6B6)   ;(11010111010) (3272) (1722) (6BA)   ;(11010111101) (3275) (1725) (6BD)   ;(11011000001) (3301) (1729) (6C1)   ;
;328;(11011000100) (3304) (1732) (6C4)    ;(11011000111) (3307) (1735) (6C7)   ;(11011001011) (3313) (1739) (6CB)   ;(11011001110) (3316) (1742) (6CE)   ;(11011010001) (3321) (1745) (6D1)   ;(11011010100) (3324) (1748) (6D4)   ;(11011011000) (3330) (1752) (6D8)   ;(11011011011) (3333) (1755) (6DB)   ;
;336;(11011011110) (3336) (1758) (6DE)    ;(11011100001) (3341) (1761) (6E1)   ;(11011100101) (3345) (1765) (6E5)   ;(11011101000) (3350) (1768) (6E8)   ;(11011101011) (3353) (1771) (6EB)   ;(11011101110) (3356) (1774) (6EE)   ;(11011110001) (3361) (1777) (6F1)   ;(11011110100) (3364) (1780) (6F4)   ;
;344;(11011111000) (3370) (1784) (6F8)    ;(11011111011) (3373) (1787) (6FB)   ;(11011111110) (3376) (1790) (6FE)   ;(11100000001) (3401) (1793) (701)   ;(11100000100) (3404) (1796) (704)   ;(11100000111) (3407) (1799) (707)   ;(11100001010) (3412) (1802) (70A)   ;(11100001101) (3415) (1805) (70D)   ;
;352;(11100010000) (3420) (1808) (710)    ;(11100010011) (3423) (1811) (713)   ;(11100010110) (3426) (1814) (716)   ;(11100011001) (3431) (1817) (719)   ;(11100011011) (3433) (1819) (71B)   ;(11100011110) (3436) (1822) (71E)   ;(11100100001) (3441) (1825) (721)   ;(11100100100) (3444) (1828) (724)   ;
;360;(11100100111) (3447) (1831) (727)    ;(11100101010) (3452) (1834) (72A)   ;(11100101100) (3454) (1836) (72C)   ;(11100101111) (3457) (1839) (72F)   ;(11100110010) (3462) (1842) (732)   ;(11100110101) (3465) (1845) (735)   ;(11100110111) (3467) (1847) (737)   ;(11100111010) (3472) (1850) (73A)   ;
;368;(11100111101) (3475) (1853) (73D)    ;(11100111111) (3477) (1855) (73F)   ;(11101000010) (3502) (1858) (742)   ;(11101000101) (3505) (1861) (745)   ;(11101000111) (3507) (1863) (747)   ;(11101001010) (3512) (1866) (74A)   ;(11101001101) (3515) (1869) (74D)   ;(11101001111) (3517) (1871) (74F)   ;
;376;(11101010010) (3522) (1874) (752)    ;(11101010100) (3524) (1876) (754)   ;(11101010111) (3527) (1879) (757)   ;(11101011001) (3531) (1881) (759)   ;(11101011100) (3534) (1884) (75C)   ;(11101011110) (3536) (1886) (75E)   ;(11101100001) (3541) (1889) (761)   ;(11101100011) (3543) (1891) (763)   ;
;384;(11101100101) (3545) (1893) (765)    ;(11101101000) (3550) (1896) (768)   ;(11101101010) (3552) (1898) (76A)   ;(11101101101) (3555) (1901) (76D)   ;(11101101111) (3557) (1903) (76F)   ;(11101110001) (3561) (1905) (771)   ;(11101110011) (3563) (1907) (773)   ;(11101110110) (3566) (1910) (776)   ;
;392;(11101111000) (3570) (1912) (778)    ;(11101111010) (3572) (1914) (77A)   ;(11101111100) (3574) (1916) (77C)   ;(11101111111) (3577) (1919) (77F)   ;(11110000001) (3601) (1921) (781)   ;(11110000011) (3603) (1923) (783)   ;(11110000101) (3605) (1925) (785)   ;(11110000111) (3607) (1927) (787)   ;
;400;(11110001001) (3611) (1929) (789)    ;(11110001100) (3614) (1932) (78C)   ;(11110001110) (3616) (1934) (78E)   ;(11110010000) (3620) (1936) (790)   ;(11110010010) (3622) (1938) (792)   ;(11110010100) (3624) (1940) (794)   ;(11110010110) (3626) (1942) (796)   ;(11110011000) (3630) (1944) (798)   ;
;408;(11110011010) (3632) (1946) (79A)    ;(11110011100) (3634) (1948) (79C)   ;(11110011110) (3636) (1950) (79E)   ;(11110011111) (3637) (1951) (79F)   ;(11110100001) (3641) (1953) (7A1)   ;(11110100011) (3643) (1955) (7A3)   ;(11110100101) (3645) (1957) (7A5)   ;(11110100111) (3647) (1959) (7A7)   ;
;416;(11110101001) (3651) (1961) (7A9)    ;(11110101011) (3653) (1963) (7AB)   ;(11110101100) (3654) (1964) (7AC)   ;(11110101110) (3656) (1966) (7AE)   ;(11110110000) (3660) (1968) (7B0)   ;(11110110010) (3662) (1970) (7B2)   ;(11110110011) (3663) (1971) (7B3)   ;(11110110101) (3665) (1973) (7B5)   ;
;424;(11110110111) (3667) (1975) (7B7)    ;(11110111000) (3670) (1976) (7B8)   ;(11110111010) (3672) (1978) (7BA)   ;(11110111100) (3674) (1980) (7BC)   ;(11110111101) (3675) (1981) (7BD)   ;(11110111111) (3677) (1983) (7BF)   ;(11111000000) (3700) (1984) (7C0)   ;(11111000010) (3702) (1986) (7C2)   ;
;432;(11111000011) (3703) (1987) (7C3)    ;(11111000101) (3705) (1989) (7C5)   ;(11111000110) (3706) (1990) (7C6)   ;(11111001000) (3710) (1992) (7C8)   ;(11111001001) (3711) (1993) (7C9)   ;(11111001011) (3713) (1995) (7CB)   ;(11111001100) (3714) (1996) (7CC)   ;(11111001110) (3716) (1998) (7CE)   ;
;440;(11111001111) (3717) (1999) (7CF)    ;(11111010000) (3720) (2000) (7D0)   ;(11111010010) (3722) (2002) (7D2)   ;(11111010011) (3723) (2003) (7D3)   ;(11111010100) (3724) (2004) (7D4)   ;(11111010101) (3725) (2005) (7D5)   ;(11111010111) (3727) (2007) (7D7)   ;(11111011000) (3730) (2008) (7D8)   ;
;448;(11111011001) (3731) (2009) (7D9)    ;(11111011010) (3732) (2010) (7DA)   ;(11111011100) (3734) (2012) (7DC)   ;(11111011101) (3735) (2013) (7DD)   ;(11111011110) (3736) (2014) (7DE)   ;(11111011111) (3737) (2015) (7DF)   ;(11111100000) (3740) (2016) (7E0)   ;(11111100001) (3741) (2017) (7E1)   ;
;456;(11111100010) (3742) (2018) (7E2)    ;(11111100011) (3743) (2019) (7E3)   ;(11111100100) (3744) (2020) (7E4)   ;(11111100101) (3745) (2021) (7E5)   ;(11111100110) (3746) (2022) (7E6)   ;(11111100111) (3747) (2023) (7E7)   ;(11111101000) (3750) (2024) (7E8)   ;(11111101001) (3751) (2025) (7E9)   ;
;464;(11111101010) (3752) (2026) (7EA)    ;(11111101011) (3753) (2027) (7EB)   ;(11111101100) (3754) (2028) (7EC)   ;(11111101101) (3755) (2029) (7ED)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101111) (3757) (2031) (7EF)   ;(11111110000) (3760) (2032) (7F0)   ;
;472;(11111110001) (3761) (2033) (7F1)    ;(11111110010) (3762) (2034) (7F2)   ;(11111110010) (3762) (2034) (7F2)   ;(11111110011) (3763) (2035) (7F3)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110101) (3765) (2037) (7F5)   ;(11111110110) (3766) (2038) (7F6)   ;
;480;(11111110110) (3766) (2038) (7F6)    ;(11111110111) (3767) (2039) (7F7)   ;(11111110111) (3767) (2039) (7F7)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111010) (3772) (2042) (7FA)   ;
;488;(11111111010) (3772) (2042) (7FA)    ;(11111111011) (3773) (2043) (7FB)   ;(11111111011) (3773) (2043) (7FB)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111101) (3775) (2045) (7FD)   ;(11111111101) (3775) (2045) (7FD)   ;
;496;(11111111101) (3775) (2045) (7FD)    ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;
;504;(11111111111) (3777) (2047) (7FF)    ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000) (0) (0) (00)    ;(00000000110) (6) (6) (06)   ;(00000001100) (14) (12) (0C)   ;(00000010010) (22) (18) (12)   ;(00000011001) (31) (25) (19)   ;(00000011111) (37) (31) (1F)   ;(00000100101) (45) (37) (25)   ;(00000101100) (54) (44) (2C)   ;
;8;(00000110010) (62) (50) (32)    ;(00000111000) (70) (56) (38)   ;(00000111110) (76) (62) (3E)   ;(00001000101) (105) (69) (45)   ;(00001001011) (113) (75) (4B)   ;(00001010001) (121) (81) (51)   ;(00001011000) (130) (88) (58)   ;(00001011110) (136) (94) (5E)   ;
;16;(00001100100) (144) (100) (64)    ;(00001101010) (152) (106) (6A)   ;(00001110001) (161) (113) (71)   ;(00001110111) (167) (119) (77)   ;(00001111101) (175) (125) (7D)   ;(00010000100) (204) (132) (84)   ;(00010001010) (212) (138) (8A)   ;(00010010000) (220) (144) (90)   ;
;24;(00010010110) (226) (150) (96)    ;(00010011101) (235) (157) (9D)   ;(00010100011) (243) (163) (A3)   ;(00010101001) (251) (169) (A9)   ;(00010110000) (260) (176) (B0)   ;(00010110110) (266) (182) (B6)   ;(00010111100) (274) (188) (BC)   ;(00011000010) (302) (194) (C2)   ;
;32;(00011001001) (311) (201) (C9)    ;(00011001111) (317) (207) (CF)   ;(00011010101) (325) (213) (D5)   ;(00011011011) (333) (219) (DB)   ;(00011100010) (342) (226) (E2)   ;(00011101000) (350) (232) (E8)   ;(00011101110) (356) (238) (EE)   ;(00011110100) (364) (244) (F4)   ;
;40;(00011111011) (373) (251) (FB)    ;(00100000001) (401) (257) (101)   ;(00100000111) (407) (263) (107)   ;(00100001101) (415) (269) (10D)   ;(00100010100) (424) (276) (114)   ;(00100011010) (432) (282) (11A)   ;(00100100000) (440) (288) (120)   ;(00100100110) (446) (294) (126)   ;
;48;(00100101101) (455) (301) (12D)    ;(00100110011) (463) (307) (133)   ;(00100111001) (471) (313) (139)   ;(00100111111) (477) (319) (13F)   ;(00101000101) (505) (325) (145)   ;(00101001100) (514) (332) (14C)   ;(00101010010) (522) (338) (152)   ;(00101011000) (530) (344) (158)   ;
;56;(00101011110) (536) (350) (15E)    ;(00101100101) (545) (357) (165)   ;(00101101011) (553) (363) (16B)   ;(00101110001) (561) (369) (171)   ;(00101110111) (567) (375) (177)   ;(00101111101) (575) (381) (17D)   ;(00110000011) (603) (387) (183)   ;(00110001010) (612) (394) (18A)   ;
;64;(00110010000) (620) (400) (190)    ;(00110010110) (626) (406) (196)   ;(00110011100) (634) (412) (19C)   ;(00110100010) (642) (418) (1A2)   ;(00110101000) (650) (424) (1A8)   ;(00110101111) (657) (431) (1AF)   ;(00110110101) (665) (437) (1B5)   ;(00110111011) (673) (443) (1BB)   ;
;72;(00111000001) (701) (449) (1C1)    ;(00111000111) (707) (455) (1C7)   ;(00111001101) (715) (461) (1CD)   ;(00111010011) (723) (467) (1D3)   ;(00111011010) (732) (474) (1DA)   ;(00111100000) (740) (480) (1E0)   ;(00111100110) (746) (486) (1E6)   ;(00111101100) (754) (492) (1EC)   ;
;80;(00111110010) (762) (498) (1F2)    ;(00111111000) (770) (504) (1F8)   ;(00111111110) (776) (510) (1FE)   ;(01000000100) (1004) (516) (204)   ;(01000001010) (1012) (522) (20A)   ;(01000010001) (1021) (529) (211)   ;(01000010111) (1027) (535) (217)   ;(01000011101) (1035) (541) (21D)   ;
;88;(01000100011) (1043) (547) (223)    ;(01000101001) (1051) (553) (229)   ;(01000101111) (1057) (559) (22F)   ;(01000110101) (1065) (565) (235)   ;(01000111011) (1073) (571) (23B)   ;(01001000001) (1101) (577) (241)   ;(01001000111) (1107) (583) (247)   ;(01001001101) (1115) (589) (24D)   ;
;96;(01001010011) (1123) (595) (253)    ;(01001011001) (1131) (601) (259)   ;(01001011111) (1137) (607) (25F)   ;(01001100101) (1145) (613) (265)   ;(01001101011) (1153) (619) (26B)   ;(01001110001) (1161) (625) (271)   ;(01001110111) (1167) (631) (277)   ;(01001111101) (1175) (637) (27D)   ;
;104;(01010000011) (1203) (643) (283)    ;(01010001001) (1211) (649) (289)   ;(01010001111) (1217) (655) (28F)   ;(01010010101) (1225) (661) (295)   ;(01010011011) (1233) (667) (29B)   ;(01010100001) (1241) (673) (2A1)   ;(01010100111) (1247) (679) (2A7)   ;(01010101101) (1255) (685) (2AD)   ;
;112;(01010110011) (1263) (691) (2B3)    ;(01010111001) (1271) (697) (2B9)   ;(01010111111) (1277) (703) (2BF)   ;(01011000100) (1304) (708) (2C4)   ;(01011001010) (1312) (714) (2CA)   ;(01011010000) (1320) (720) (2D0)   ;(01011010110) (1326) (726) (2D6)   ;(01011011100) (1334) (732) (2DC)   ;
;120;(01011100010) (1342) (738) (2E2)    ;(01011101000) (1350) (744) (2E8)   ;(01011101110) (1356) (750) (2EE)   ;(01011110100) (1364) (756) (2F4)   ;(01011111001) (1371) (761) (2F9)   ;(01011111111) (1377) (767) (2FF)   ;(01100000101) (1405) (773) (305)   ;(01100001011) (1413) (779) (30B)   ;
;128;(01100010001) (1421) (785) (311)    ;(01100010111) (1427) (791) (317)   ;(01100011100) (1434) (796) (31C)   ;(01100100010) (1442) (802) (322)   ;(01100101000) (1450) (808) (328)   ;(01100101110) (1456) (814) (32E)   ;(01100110011) (1463) (819) (333)   ;(01100111001) (1471) (825) (339)   ;
;136;(01100111111) (1477) (831) (33F)    ;(01101000101) (1505) (837) (345)   ;(01101001010) (1512) (842) (34A)   ;(01101010000) (1520) (848) (350)   ;(01101010110) (1526) (854) (356)   ;(01101011100) (1534) (860) (35C)   ;(01101100001) (1541) (865) (361)   ;(01101100111) (1547) (871) (367)   ;
;144;(01101101101) (1555) (877) (36D)    ;(01101110010) (1562) (882) (372)   ;(01101111000) (1570) (888) (378)   ;(01101111110) (1576) (894) (37E)   ;(01110000011) (1603) (899) (383)   ;(01110001001) (1611) (905) (389)   ;(01110001111) (1617) (911) (38F)   ;(01110010100) (1624) (916) (394)   ;
;152;(01110011010) (1632) (922) (39A)    ;(01110100000) (1640) (928) (3A0)   ;(01110100101) (1645) (933) (3A5)   ;(01110101011) (1653) (939) (3AB)   ;(01110110000) (1660) (944) (3B0)   ;(01110110110) (1666) (950) (3B6)   ;(01110111100) (1674) (956) (3BC)   ;(01111000001) (1701) (961) (3C1)   ;
;160;(01111000111) (1707) (967) (3C7)    ;(01111001100) (1714) (972) (3CC)   ;(01111010010) (1722) (978) (3D2)   ;(01111010111) (1727) (983) (3D7)   ;(01111011101) (1735) (989) (3DD)   ;(01111100010) (1742) (994) (3E2)   ;(01111101000) (1750) (1000) (3E8)   ;(01111101101) (1755) (1005) (3ED)   ;
;168;(01111110011) (1763) (1011) (3F3)    ;(01111111000) (1770) (1016) (3F8)   ;(01111111110) (1776) (1022) (3FE)   ;(10000000011) (2003) (1027) (403)   ;(10000001001) (2011) (1033) (409)   ;(10000001110) (2016) (1038) (40E)   ;(10000010011) (2023) (1043) (413)   ;(10000011001) (2031) (1049) (419)   ;
;176;(10000011110) (2036) (1054) (41E)    ;(10000100100) (2044) (1060) (424)   ;(10000101001) (2051) (1065) (429)   ;(10000101110) (2056) (1070) (42E)   ;(10000110100) (2064) (1076) (434)   ;(10000111001) (2071) (1081) (439)   ;(10000111110) (2076) (1086) (43E)   ;(10001000100) (2104) (1092) (444)   ;
;184;(10001001001) (2111) (1097) (449)    ;(10001001110) (2116) (1102) (44E)   ;(10001010100) (2124) (1108) (454)   ;(10001011001) (2131) (1113) (459)   ;(10001011110) (2136) (1118) (45E)   ;(10001100100) (2144) (1124) (464)   ;(10001101001) (2151) (1129) (469)   ;(10001101110) (2156) (1134) (46E)   ;
;192;(10001110011) (2163) (1139) (473)    ;(10001111000) (2170) (1144) (478)   ;(10001111110) (2176) (1150) (47E)   ;(10010000011) (2203) (1155) (483)   ;(10010001000) (2210) (1160) (488)   ;(10010001101) (2215) (1165) (48D)   ;(10010010010) (2222) (1170) (492)   ;(10010011000) (2230) (1176) (498)   ;
;200;(10010011101) (2235) (1181) (49D)    ;(10010100010) (2242) (1186) (4A2)   ;(10010100111) (2247) (1191) (4A7)   ;(10010101100) (2254) (1196) (4AC)   ;(10010110001) (2261) (1201) (4B1)   ;(10010110110) (2266) (1206) (4B6)   ;(10010111011) (2273) (1211) (4BB)   ;(10011000000) (2300) (1216) (4C0)   ;
;208;(10011000110) (2306) (1222) (4C6)    ;(10011001011) (2313) (1227) (4CB)   ;(10011010000) (2320) (1232) (4D0)   ;(10011010101) (2325) (1237) (4D5)   ;(10011011010) (2332) (1242) (4DA)   ;(10011011111) (2337) (1247) (4DF)   ;(10011100100) (2344) (1252) (4E4)   ;(10011101001) (2351) (1257) (4E9)   ;
;216;(10011101110) (2356) (1262) (4EE)    ;(10011110011) (2363) (1267) (4F3)   ;(10011110111) (2367) (1271) (4F7)   ;(10011111100) (2374) (1276) (4FC)   ;(10100000001) (2401) (1281) (501)   ;(10100000110) (2406) (1286) (506)   ;(10100001011) (2413) (1291) (50B)   ;(10100010000) (2420) (1296) (510)   ;
;224;(10100010101) (2425) (1301) (515)    ;(10100011010) (2432) (1306) (51A)   ;(10100011111) (2437) (1311) (51F)   ;(10100100011) (2443) (1315) (523)   ;(10100101000) (2450) (1320) (528)   ;(10100101101) (2455) (1325) (52D)   ;(10100110010) (2462) (1330) (532)   ;(10100110111) (2467) (1335) (537)   ;
;232;(10100111011) (2473) (1339) (53B)    ;(10101000000) (2500) (1344) (540)   ;(10101000101) (2505) (1349) (545)   ;(10101001010) (2512) (1354) (54A)   ;(10101001110) (2516) (1358) (54E)   ;(10101010011) (2523) (1363) (553)   ;(10101011000) (2530) (1368) (558)   ;(10101011100) (2534) (1372) (55C)   ;
;240;(10101100001) (2541) (1377) (561)    ;(10101100110) (2546) (1382) (566)   ;(10101101010) (2552) (1386) (56A)   ;(10101101111) (2557) (1391) (56F)   ;(10101110100) (2564) (1396) (574)   ;(10101111000) (2570) (1400) (578)   ;(10101111101) (2575) (1405) (57D)   ;(10110000001) (2601) (1409) (581)   ;
;248;(10110000110) (2606) (1414) (586)    ;(10110001010) (2612) (1418) (58A)   ;(10110001111) (2617) (1423) (58F)   ;(10110010011) (2623) (1427) (593)   ;(10110011000) (2630) (1432) (598)   ;(10110011100) (2634) (1436) (59C)   ;(10110100001) (2641) (1441) (5A1)   ;(10110100101) (2645) (1445) (5A5)   ;
;256;(10110101010) (2652) (1450) (5AA)    ;(10110101110) (2656) (1454) (5AE)   ;(10110110011) (2663) (1459) (5B3)   ;(10110110111) (2667) (1463) (5B7)   ;(10110111100) (2674) (1468) (5BC)   ;(10111000000) (2700) (1472) (5C0)   ;(10111000100) (2704) (1476) (5C4)   ;(10111001001) (2711) (1481) (5C9)   ;
;264;(10111001101) (2715) (1485) (5CD)    ;(10111010001) (2721) (1489) (5D1)   ;(10111010110) (2726) (1494) (5D6)   ;(10111011010) (2732) (1498) (5DA)   ;(10111011110) (2736) (1502) (5DE)   ;(10111100010) (2742) (1506) (5E2)   ;(10111100111) (2747) (1511) (5E7)   ;(10111101011) (2753) (1515) (5EB)   ;
;272;(10111101111) (2757) (1519) (5EF)    ;(10111110011) (2763) (1523) (5F3)   ;(10111111000) (2770) (1528) (5F8)   ;(10111111100) (2774) (1532) (5FC)   ;(11000000000) (3000) (1536) (600)   ;(11000000100) (3004) (1540) (604)   ;(11000001000) (3010) (1544) (608)   ;(11000001100) (3014) (1548) (60C)   ;
;280;(11000010001) (3021) (1553) (611)    ;(11000010101) (3025) (1557) (615)   ;(11000011001) (3031) (1561) (619)   ;(11000011101) (3035) (1565) (61D)   ;(11000100001) (3041) (1569) (621)   ;(11000100101) (3045) (1573) (625)   ;(11000101001) (3051) (1577) (629)   ;(11000101101) (3055) (1581) (62D)   ;
;288;(11000110001) (3061) (1585) (631)    ;(11000110101) (3065) (1589) (635)   ;(11000111001) (3071) (1593) (639)   ;(11000111101) (3075) (1597) (63D)   ;(11001000001) (3101) (1601) (641)   ;(11001000101) (3105) (1605) (645)   ;(11001001001) (3111) (1609) (649)   ;(11001001100) (3114) (1612) (64C)   ;
;296;(11001010000) (3120) (1616) (650)    ;(11001010100) (3124) (1620) (654)   ;(11001011000) (3130) (1624) (658)   ;(11001011100) (3134) (1628) (65C)   ;(11001100000) (3140) (1632) (660)   ;(11001100011) (3143) (1635) (663)   ;(11001100111) (3147) (1639) (667)   ;(11001101011) (3153) (1643) (66B)   ;
;304;(11001101111) (3157) (1647) (66F)    ;(11001110010) (3162) (1650) (672)   ;(11001110110) (3166) (1654) (676)   ;(11001111010) (3172) (1658) (67A)   ;(11001111110) (3176) (1662) (67E)   ;(11010000001) (3201) (1665) (681)   ;(11010000101) (3205) (1669) (685)   ;(11010001000) (3210) (1672) (688)   ;
;312;(11010001100) (3214) (1676) (68C)    ;(11010010000) (3220) (1680) (690)   ;(11010010011) (3223) (1683) (693)   ;(11010010111) (3227) (1687) (697)   ;(11010011010) (3232) (1690) (69A)   ;(11010011110) (3236) (1694) (69E)   ;(11010100010) (3242) (1698) (6A2)   ;(11010100101) (3245) (1701) (6A5)   ;
;320;(11010101001) (3251) (1705) (6A9)    ;(11010101100) (3254) (1708) (6AC)   ;(11010101111) (3257) (1711) (6AF)   ;(11010110011) (3263) (1715) (6B3)   ;(11010110110) (3266) (1718) (6B6)   ;(11010111010) (3272) (1722) (6BA)   ;(11010111101) (3275) (1725) (6BD)   ;(11011000001) (3301) (1729) (6C1)   ;
;328;(11011000100) (3304) (1732) (6C4)    ;(11011000111) (3307) (1735) (6C7)   ;(11011001011) (3313) (1739) (6CB)   ;(11011001110) (3316) (1742) (6CE)   ;(11011010001) (3321) (1745) (6D1)   ;(11011010100) (3324) (1748) (6D4)   ;(11011011000) (3330) (1752) (6D8)   ;(11011011011) (3333) (1755) (6DB)   ;
;336;(11011011110) (3336) (1758) (6DE)    ;(11011100001) (3341) (1761) (6E1)   ;(11011100101) (3345) (1765) (6E5)   ;(11011101000) (3350) (1768) (6E8)   ;(11011101011) (3353) (1771) (6EB)   ;(11011101110) (3356) (1774) (6EE)   ;(11011110001) (3361) (1777) (6F1)   ;(11011110100) (3364) (1780) (6F4)   ;
;344;(11011111000) (3370) (1784) (6F8)    ;(11011111011) (3373) (1787) (6FB)   ;(11011111110) (3376) (1790) (6FE)   ;(11100000001) (3401) (1793) (701)   ;(11100000100) (3404) (1796) (704)   ;(11100000111) (3407) (1799) (707)   ;(11100001010) (3412) (1802) (70A)   ;(11100001101) (3415) (1805) (70D)   ;
;352;(11100010000) (3420) (1808) (710)    ;(11100010011) (3423) (1811) (713)   ;(11100010110) (3426) (1814) (716)   ;(11100011001) (3431) (1817) (719)   ;(11100011011) (3433) (1819) (71B)   ;(11100011110) (3436) (1822) (71E)   ;(11100100001) (3441) (1825) (721)   ;(11100100100) (3444) (1828) (724)   ;
;360;(11100100111) (3447) (1831) (727)    ;(11100101010) (3452) (1834) (72A)   ;(11100101100) (3454) (1836) (72C)   ;(11100101111) (3457) (1839) (72F)   ;(11100110010) (3462) (1842) (732)   ;(11100110101) (3465) (1845) (735)   ;(11100110111) (3467) (1847) (737)   ;(11100111010) (3472) (1850) (73A)   ;
;368;(11100111101) (3475) (1853) (73D)    ;(11100111111) (3477) (1855) (73F)   ;(11101000010) (3502) (1858) (742)   ;(11101000101) (3505) (1861) (745)   ;(11101000111) (3507) (1863) (747)   ;(11101001010) (3512) (1866) (74A)   ;(11101001101) (3515) (1869) (74D)   ;(11101001111) (3517) (1871) (74F)   ;
;376;(11101010010) (3522) (1874) (752)    ;(11101010100) (3524) (1876) (754)   ;(11101010111) (3527) (1879) (757)   ;(11101011001) (3531) (1881) (759)   ;(11101011100) (3534) (1884) (75C)   ;(11101011110) (3536) (1886) (75E)   ;(11101100001) (3541) (1889) (761)   ;(11101100011) (3543) (1891) (763)   ;
;384;(11101100101) (3545) (1893) (765)    ;(11101101000) (3550) (1896) (768)   ;(11101101010) (3552) (1898) (76A)   ;(11101101101) (3555) (1901) (76D)   ;(11101101111) (3557) (1903) (76F)   ;(11101110001) (3561) (1905) (771)   ;(11101110011) (3563) (1907) (773)   ;(11101110110) (3566) (1910) (776)   ;
;392;(11101111000) (3570) (1912) (778)    ;(11101111010) (3572) (1914) (77A)   ;(11101111100) (3574) (1916) (77C)   ;(11101111111) (3577) (1919) (77F)   ;(11110000001) (3601) (1921) (781)   ;(11110000011) (3603) (1923) (783)   ;(11110000101) (3605) (1925) (785)   ;(11110000111) (3607) (1927) (787)   ;
;400;(11110001001) (3611) (1929) (789)    ;(11110001100) (3614) (1932) (78C)   ;(11110001110) (3616) (1934) (78E)   ;(11110010000) (3620) (1936) (790)   ;(11110010010) (3622) (1938) (792)   ;(11110010100) (3624) (1940) (794)   ;(11110010110) (3626) (1942) (796)   ;(11110011000) (3630) (1944) (798)   ;
;408;(11110011010) (3632) (1946) (79A)    ;(11110011100) (3634) (1948) (79C)   ;(11110011110) (3636) (1950) (79E)   ;(11110011111) (3637) (1951) (79F)   ;(11110100001) (3641) (1953) (7A1)   ;(11110100011) (3643) (1955) (7A3)   ;(11110100101) (3645) (1957) (7A5)   ;(11110100111) (3647) (1959) (7A7)   ;
;416;(11110101001) (3651) (1961) (7A9)    ;(11110101011) (3653) (1963) (7AB)   ;(11110101100) (3654) (1964) (7AC)   ;(11110101110) (3656) (1966) (7AE)   ;(11110110000) (3660) (1968) (7B0)   ;(11110110010) (3662) (1970) (7B2)   ;(11110110011) (3663) (1971) (7B3)   ;(11110110101) (3665) (1973) (7B5)   ;
;424;(11110110111) (3667) (1975) (7B7)    ;(11110111000) (3670) (1976) (7B8)   ;(11110111010) (3672) (1978) (7BA)   ;(11110111100) (3674) (1980) (7BC)   ;(11110111101) (3675) (1981) (7BD)   ;(11110111111) (3677) (1983) (7BF)   ;(11111000000) (3700) (1984) (7C0)   ;(11111000010) (3702) (1986) (7C2)   ;
;432;(11111000011) (3703) (1987) (7C3)    ;(11111000101) (3705) (1989) (7C5)   ;(11111000110) (3706) (1990) (7C6)   ;(11111001000) (3710) (1992) (7C8)   ;(11111001001) (3711) (1993) (7C9)   ;(11111001011) (3713) (1995) (7CB)   ;(11111001100) (3714) (1996) (7CC)   ;(11111001110) (3716) (1998) (7CE)   ;
;440;(11111001111) (3717) (1999) (7CF)    ;(11111010000) (3720) (2000) (7D0)   ;(11111010010) (3722) (2002) (7D2)   ;(11111010011) (3723) (2003) (7D3)   ;(11111010100) (3724) (2004) (7D4)   ;(11111010101) (3725) (2005) (7D5)   ;(11111010111) (3727) (2007) (7D7)   ;(11111011000) (3730) (2008) (7D8)   ;
;448;(11111011001) (3731) (2009) (7D9)    ;(11111011010) (3732) (2010) (7DA)   ;(11111011100) (3734) (2012) (7DC)   ;(11111011101) (3735) (2013) (7DD)   ;(11111011110) (3736) (2014) (7DE)   ;(11111011111) (3737) (2015) (7DF)   ;(11111100000) (3740) (2016) (7E0)   ;(11111100001) (3741) (2017) (7E1)   ;
;456;(11111100010) (3742) (2018) (7E2)    ;(11111100011) (3743) (2019) (7E3)   ;(11111100100) (3744) (2020) (7E4)   ;(11111100101) (3745) (2021) (7E5)   ;(11111100110) (3746) (2022) (7E6)   ;(11111100111) (3747) (2023) (7E7)   ;(11111101000) (3750) (2024) (7E8)   ;(11111101001) (3751) (2025) (7E9)   ;
;464;(11111101010) (3752) (2026) (7EA)    ;(11111101011) (3753) (2027) (7EB)   ;(11111101100) (3754) (2028) (7EC)   ;(11111101101) (3755) (2029) (7ED)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101110) (3756) (2030) (7EE)   ;(11111101111) (3757) (2031) (7EF)   ;(11111110000) (3760) (2032) (7F0)   ;
;472;(11111110001) (3761) (2033) (7F1)    ;(11111110010) (3762) (2034) (7F2)   ;(11111110010) (3762) (2034) (7F2)   ;(11111110011) (3763) (2035) (7F3)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110100) (3764) (2036) (7F4)   ;(11111110101) (3765) (2037) (7F5)   ;(11111110110) (3766) (2038) (7F6)   ;
;480;(11111110110) (3766) (2038) (7F6)    ;(11111110111) (3767) (2039) (7F7)   ;(11111110111) (3767) (2039) (7F7)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111000) (3770) (2040) (7F8)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111001) (3771) (2041) (7F9)   ;(11111111010) (3772) (2042) (7FA)   ;
;488;(11111111010) (3772) (2042) (7FA)    ;(11111111011) (3773) (2043) (7FB)   ;(11111111011) (3773) (2043) (7FB)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111100) (3774) (2044) (7FC)   ;(11111111101) (3775) (2045) (7FD)   ;(11111111101) (3775) (2045) (7FD)   ;
;496;(11111111101) (3775) (2045) (7FD)    ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111110) (3776) (2046) (7FE)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;
;504;(11111111111) (3777) (2047) (7FF)    ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;(11111111111) (3777) (2047) (7FF)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 90                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 45                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 45                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 90                ;
; Signed Embedded Multipliers           ; 3           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y7_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y9_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y10_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,660 / 49,625 ( 11 % ) ;
; C16 interconnects     ; 15 / 2,250 ( < 1 % )    ;
; C4 interconnects      ; 2,769 / 39,600 ( 7 % )  ;
; Direct links          ; 874 / 49,625 ( 2 % )    ;
; Global clocks         ; 3 / 20 ( 15 % )         ;
; Local interconnects   ; 2,302 / 15,840 ( 15 % ) ;
; NSLEEPs               ; 0 / 320 ( 0 % )         ;
; R24 interconnects     ; 36 / 2,146 ( 2 % )      ;
; R4 interconnects      ; 3,268 / 53,244 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.66) ; Number of LABs  (Total = 322) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 11                            ;
; 3                                           ; 8                             ;
; 4                                           ; 9                             ;
; 5                                           ; 5                             ;
; 6                                           ; 5                             ;
; 7                                           ; 4                             ;
; 8                                           ; 9                             ;
; 9                                           ; 7                             ;
; 10                                          ; 8                             ;
; 11                                          ; 6                             ;
; 12                                          ; 13                            ;
; 13                                          ; 15                            ;
; 14                                          ; 18                            ;
; 15                                          ; 58                            ;
; 16                                          ; 134                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.59) ; Number of LABs  (Total = 322) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 287                           ;
; 1 Clock enable                     ; 154                           ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Clock enables                    ; 59                            ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.53) ; Number of LABs  (Total = 322) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 8                             ;
; 5                                            ; 5                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 7                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 2                             ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 9                             ;
; 15                                           ; 10                            ;
; 16                                           ; 19                            ;
; 17                                           ; 8                             ;
; 18                                           ; 13                            ;
; 19                                           ; 23                            ;
; 20                                           ; 18                            ;
; 21                                           ; 11                            ;
; 22                                           ; 11                            ;
; 23                                           ; 12                            ;
; 24                                           ; 5                             ;
; 25                                           ; 10                            ;
; 26                                           ; 14                            ;
; 27                                           ; 39                            ;
; 28                                           ; 17                            ;
; 29                                           ; 8                             ;
; 30                                           ; 15                            ;
; 31                                           ; 2                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.63) ; Number of LABs  (Total = 322) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 23                            ;
; 2                                               ; 29                            ;
; 3                                               ; 23                            ;
; 4                                               ; 42                            ;
; 5                                               ; 17                            ;
; 6                                               ; 13                            ;
; 7                                               ; 9                             ;
; 8                                               ; 15                            ;
; 9                                               ; 8                             ;
; 10                                              ; 14                            ;
; 11                                              ; 8                             ;
; 12                                              ; 15                            ;
; 13                                              ; 9                             ;
; 14                                              ; 6                             ;
; 15                                              ; 38                            ;
; 16                                              ; 40                            ;
; 17                                              ; 11                            ;
; 18                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.56) ; Number of LABs  (Total = 322) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 14                            ;
; 3                                            ; 14                            ;
; 4                                            ; 16                            ;
; 5                                            ; 6                             ;
; 6                                            ; 15                            ;
; 7                                            ; 11                            ;
; 8                                            ; 12                            ;
; 9                                            ; 10                            ;
; 10                                           ; 10                            ;
; 11                                           ; 15                            ;
; 12                                           ; 14                            ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 15                            ;
; 17                                           ; 5                             ;
; 18                                           ; 7                             ;
; 19                                           ; 4                             ;
; 20                                           ; 4                             ;
; 21                                           ; 5                             ;
; 22                                           ; 5                             ;
; 23                                           ; 2                             ;
; 24                                           ; 5                             ;
; 25                                           ; 7                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 34                            ;
; 30                                           ; 13                            ;
; 31                                           ; 7                             ;
; 32                                           ; 9                             ;
; 33                                           ; 2                             ;
; 34                                           ; 15                            ;
; 35                                           ; 14                            ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+--------------+-----------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 47        ; 47        ; 47        ; 0            ; 47        ; 47        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19           ; 0            ; 0            ; 19           ; 0            ; 0            ; 0            ; 0            ; 47        ; 47        ; 47        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 47           ; 0         ; 0         ; 0         ; 47           ; 0         ; 0         ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 28           ; 47           ; 47           ; 28           ; 47           ; 47           ; 47           ; 47           ; 0         ; 0         ; 0         ; 47           ; 47           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; LED3               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED4               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED5               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED6               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED7               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED8               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED1               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED2               ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS2             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MISO           ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK            ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CONV           ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SYNC           ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CLK            ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_1_SDO          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_2_SDO          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_3_SDO          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U23_IN             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U25_IN             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D26                ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U4_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U5_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U9_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U8_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U7_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D23                ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D24                ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D25                ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U6_IN              ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U28_OUT            ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_BTN           ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SYS_CLK_12MHz      ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS4             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS3             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS5             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CS             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS1             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MOSI           ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS0             ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CLK            ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_5_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_3_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; U26_OUT            ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_6_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_4_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_2_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_1_SDI          ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                         ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; Source Clock(s)                                 ; Destination Clock(s)                            ; Delay Added in ns ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; AC_MOTOR_TRIANGLE:inst2|LOCK                    ; 11.8              ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 9.8               ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.1               ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.9               ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                ; Destination Register                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|CCW                      ; AC_MOTOR_SINE:inst3|ccw_int                                                                              ; 5.950             ;
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|CW                       ; AC_MOTOR_SINE:inst3|cw_int                                                                               ; 5.850             ;
; AC_MOTOR_SINE:inst3|mem_index_3[1]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[2]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[3]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[4]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[5]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[6]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[7]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; AC_MOTOR_SINE:inst3|mem_index_3[8]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.625             ;
; ADC_LTC2313_12_MOV_AVG:adc4|VALUE_AVG[10]                      ; SPI_HOST:spi_host|data_in_temp[157]                                                                      ; 0.467             ;
; ADC_LTC2313_12_MOV_AVG:adc6|VALUE_AVG[8]                       ; SPI_HOST:spi_host|data_in_temp[191]                                                                      ; 0.467             ;
; AC_MOTOR_SINE:inst3|mem_index_3[0]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.370             ;
; AC_MOTOR_SINE:inst3|mem_index_2[0]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.349             ;
; AC_MOTOR_SINE:inst3|mem_index_2[2]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.342             ;
; AC_MOTOR_SINE:inst3|mem_index_2[4]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.342             ;
; AC_MOTOR_SINE:inst3|mem_index_2[6]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.342             ;
; AC_MOTOR_SINE:inst3|mem_index_2[8]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.342             ;
; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[1]                       ; SPI_HOST:spi_host|data_in_temp[182]                                                                      ; 0.269             ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[12]                      ; SPI_HOST:spi_host|data_in_temp[123]                                                                      ; 0.250             ;
; CLOCK_GENERATOR:clock_generator|CLOCK_100kHz                   ; ADC_LTC2313_12_MOV_AVG:adc6|hri1                                                                         ; 0.244             ;
; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[3]                       ; SPI_HOST:spi_host|data_in_temp[180]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[2]                       ; SPI_HOST:spi_host|data_in_temp[133]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[6]                       ; SPI_HOST:spi_host|data_in_temp[129]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc6|VALUE_AVG[12]                      ; SPI_HOST:spi_host|data_in_temp[187]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[13]                      ; SPI_HOST:spi_host|data_in_temp[170]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[14]                      ; SPI_HOST:spi_host|data_in_temp[169]                                                                      ; 0.215             ;
; ADC_LTC2313_12_MOV_AVG:adc3|VALUE_AVG[9]                       ; SPI_HOST:spi_host|data_in_temp[142]                                                                      ; 0.215             ;
; SPI_HOST:spi_host|cmd_temp[2]                                  ; SPI_HOST:spi_host|cmd[5]                                                                                 ; 0.190             ;
; SPI_HOST:spi_host|cmd_temp[0]                                  ; SPI_HOST:spi_host|cmd[7]                                                                                 ; 0.190             ;
; SPI_HOST:spi_host|cmd_temp[1]                                  ; SPI_HOST:spi_host|cmd[6]                                                                                 ; 0.182             ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3 ; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]                                       ; 0.177             ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4 ; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]                                      ; 0.158             ;
; AC_MOTOR_SINE:inst3|mem_index_1[2]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.076             ;
; AC_MOTOR_SINE:inst3|mem_index_1[4]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.076             ;
; AC_MOTOR_SINE:inst3|mem_index_1[6]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.076             ;
; AC_MOTOR_SINE:inst3|mem_index_1[8]                             ; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ram_block1a0~porta_address_reg0 ; 0.076             ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[4]                       ; SPI_HOST:spi_host|data_in_temp[131]                                                                      ; 0.031             ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[3]                       ; SPI_HOST:spi_host|data_in_temp[132]                                                                      ; 0.031             ;
; ADC_LTC2313_12_MOV_AVG:adc4|VALUE_AVG[2]                       ; SPI_HOST:spi_host|data_in_temp[165]                                                                      ; 0.031             ;
; SPI_HOST:spi_host|data_out_temp[145]                           ; SPI_HOST:spi_host|DATA_OUT[145]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[147]                           ; SPI_HOST:spi_host|DATA_OUT[147]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[129]                           ; SPI_HOST:spi_host|DATA_OUT[129]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[131]                           ; SPI_HOST:spi_host|DATA_OUT[131]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[106]                           ; SPI_HOST:spi_host|DATA_OUT[106]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[104]                           ; SPI_HOST:spi_host|DATA_OUT[104]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[108]                           ; SPI_HOST:spi_host|DATA_OUT[108]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[110]                           ; SPI_HOST:spi_host|DATA_OUT[110]                                                                          ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[19]                            ; SPI_HOST:spi_host|DATA_OUT[19]                                                                           ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[1]                             ; SPI_HOST:spi_host|DATA_OUT[1]                                                                            ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[3]                             ; SPI_HOST:spi_host|DATA_OUT[3]                                                                            ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[30]                            ; SPI_HOST:spi_host|DATA_OUT[30]                                                                           ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[17]                            ; SPI_HOST:spi_host|DATA_OUT[17]                                                                           ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[59]                            ; SPI_HOST:spi_host|DATA_OUT[59]                                                                           ; 0.020             ;
; SPI_HOST:spi_host|data_out_temp[146]                           ; SPI_HOST:spi_host|DATA_OUT[146]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[144]                           ; SPI_HOST:spi_host|DATA_OUT[144]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[142]                           ; SPI_HOST:spi_host|DATA_OUT[142]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[143]                           ; SPI_HOST:spi_host|DATA_OUT[143]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[140]                           ; SPI_HOST:spi_host|DATA_OUT[140]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[150]                           ; SPI_HOST:spi_host|DATA_OUT[150]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[149]                           ; SPI_HOST:spi_host|DATA_OUT[149]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[151]                           ; SPI_HOST:spi_host|DATA_OUT[151]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[148]                           ; SPI_HOST:spi_host|DATA_OUT[148]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[137]                           ; SPI_HOST:spi_host|DATA_OUT[137]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[138]                           ; SPI_HOST:spi_host|DATA_OUT[138]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[139]                           ; SPI_HOST:spi_host|DATA_OUT[139]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[136]                           ; SPI_HOST:spi_host|DATA_OUT[136]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[125]                           ; SPI_HOST:spi_host|DATA_OUT[125]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[133]                           ; SPI_HOST:spi_host|DATA_OUT[133]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[126]                           ; SPI_HOST:spi_host|DATA_OUT[126]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[130]                           ; SPI_HOST:spi_host|DATA_OUT[130]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[134]                           ; SPI_HOST:spi_host|DATA_OUT[134]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[122]                           ; SPI_HOST:spi_host|DATA_OUT[122]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[127]                           ; SPI_HOST:spi_host|DATA_OUT[127]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[124]                           ; SPI_HOST:spi_host|DATA_OUT[124]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[132]                           ; SPI_HOST:spi_host|DATA_OUT[132]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[103]                           ; SPI_HOST:spi_host|DATA_OUT[103]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[11]                            ; SPI_HOST:spi_host|DATA_OUT[11]                                                                           ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[14]                            ; SPI_HOST:spi_host|DATA_OUT[14]                                                                           ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[10]                            ; SPI_HOST:spi_host|DATA_OUT[10]                                                                           ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[12]                            ; SPI_HOST:spi_host|DATA_OUT[12]                                                                           ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[8]                             ; SPI_HOST:spi_host|DATA_OUT[8]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[116]                           ; SPI_HOST:spi_host|DATA_OUT[116]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[118]                           ; SPI_HOST:spi_host|DATA_OUT[118]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[114]                           ; SPI_HOST:spi_host|DATA_OUT[114]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[112]                           ; SPI_HOST:spi_host|DATA_OUT[112]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[117]                           ; SPI_HOST:spi_host|DATA_OUT[117]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[119]                           ; SPI_HOST:spi_host|DATA_OUT[119]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[115]                           ; SPI_HOST:spi_host|DATA_OUT[115]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[113]                           ; SPI_HOST:spi_host|DATA_OUT[113]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[107]                           ; SPI_HOST:spi_host|DATA_OUT[107]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[105]                           ; SPI_HOST:spi_host|DATA_OUT[105]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[111]                           ; SPI_HOST:spi_host|DATA_OUT[111]                                                                          ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[18]                            ; SPI_HOST:spi_host|DATA_OUT[18]                                                                           ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[2]                             ; SPI_HOST:spi_host|DATA_OUT[2]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[0]                             ; SPI_HOST:spi_host|DATA_OUT[0]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[5]                             ; SPI_HOST:spi_host|DATA_OUT[5]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[7]                             ; SPI_HOST:spi_host|DATA_OUT[7]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[4]                             ; SPI_HOST:spi_host|DATA_OUT[4]                                                                            ; 0.018             ;
; SPI_HOST:spi_host|data_out_temp[20]                            ; SPI_HOST:spi_host|DATA_OUT[20]                                                                           ; 0.018             ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M16SAU169C8G for design "MAX1000"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (15537): Implemented PLL "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|pll1" as MAX 10 PLL type, but with critical warnings File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 43
    Critical Warning (15556): Input frequency of PLL "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|pll1" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 43
    Info (15099): Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] port File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 43
    Info (15099): Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[1] port File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8G is compatible
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location F5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location F6
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node AC_MOTOR_TRIANGLE:inst2|LOCK  File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 12 registers into blocks of type Embedded multiplier output
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X38_Y10 to location X50_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 2.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (169177): 19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SPI_MISO uses I/O standard 3.3-V LVTTL at K1
    Info (169178): Pin U28_OUT uses I/O standard 3.3-V LVTTL at C1
    Info (169178): Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6
    Info (169178): Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6
    Info (169178): Pin BDBUS4 uses I/O standard 3.3 V Schmitt Trigger at B6
    Info (169178): Pin BDBUS3 uses I/O standard 3.3 V Schmitt Trigger at A6
    Info (169178): Pin BDBUS5 uses I/O standard 3.3 V Schmitt Trigger at A7
    Info (169178): Pin SPI_CS uses I/O standard 3.3 V Schmitt Trigger at N3
    Info (169178): Pin BDBUS1 uses I/O standard 3.3 V Schmitt Trigger at B4
    Info (169178): Pin SPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at K2
    Info (169178): Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4
    Info (169178): Pin SPI_CLK uses I/O standard 3.3 V Schmitt Trigger at N2
    Info (169178): Pin ADC_5_SDI uses I/O standard 3.3-V LVTTL at K12
    Info (169178): Pin ADC_3_SDI uses I/O standard 3.3-V LVTTL at J13
    Info (169178): Pin U26_OUT uses I/O standard 3.3-V LVTTL at C2
    Info (169178): Pin ADC_6_SDI uses I/O standard 3.3-V LVTTL at J10
    Info (169178): Pin ADC_4_SDI uses I/O standard 3.3-V LVTTL at K11
    Info (169178): Pin ADC_2_SDI uses I/O standard 3.3-V LVTTL at J12
    Info (169178): Pin ADC_1_SDI uses I/O standard 3.3-V LVTTL at L12
Info (144001): Generated suppressed messages file /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1567 megabytes
    Info: Processing ended: Tue May  7 12:26:13 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg.


