{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702244308478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702244308479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:38:28 2023 " "Processing started: Sun Dec 10 21:38:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702244308479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702244308479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702244308479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702244308945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309468 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244309468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tools/rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tools/rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "Tools/rom.vhdl" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/Tools/rom.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309490 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Tools/rom.vhdl" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/Tools/rom.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244309490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_FPGA_Top-rtl " "Found design unit 1: MSX_FPGA_Top-rtl" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_FPGA_Top " "Found entity 1: MSX_FPGA_Top" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244309494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244309494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSX_FPGA_Top " "Elaborating entity \"MSX_FPGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702244309597 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MSX_FPGA_Top.vhd(41) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(41): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309599 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSX_FPGA_Top.vhd(43) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(43): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309599 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSX_FPGA_Top.vhd(47) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(47): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309599 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSX_FPGA_Top.vhd(48) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(48): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309599 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSX_FPGA_Top.vhd(49) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(49): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309599 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSX_FPGA_Top.vhd(50) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(50): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSX_FPGA_Top.vhd(51) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(51): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSX_FPGA_Top.vhd(52) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(52): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSX_FPGA_Top.vhd(53) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(53): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSX_FPGA_Top.vhd(54) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(54): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSX_FPGA_Top.vhd(55) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(55): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSX_FPGA_Top.vhd(56) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(56): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSX_FPGA_Top.vhd(57) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(57): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR MSX_FPGA_Top.vhd(67) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(67): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309600 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N MSX_FPGA_Top.vhd(68) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(68): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N MSX_FPGA_Top.vhd(69) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(69): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N MSX_FPGA_Top.vhd(70) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(70): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N MSX_FPGA_Top.vhd(71) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(71): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N MSX_FPGA_Top.vhd(72) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(72): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSX_FPGA_Top.vhd(77) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(77): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK MSX_FPGA_Top.vhd(80) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(80): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDO MSX_FPGA_Top.vhd(88) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(88): used implicit default value for signal \"TDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSX_FPGA_Top.vhd(90) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(90): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309601 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSX_FPGA_Top.vhd(91) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(91): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSX_FPGA_Top.vhd(92) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(92): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSX_FPGA_Top.vhd(93) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(93): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSX_FPGA_Top.vhd(94) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(94): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT MSX_FPGA_Top.vhd(99) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(99): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK MSX_FPGA_Top.vhd(101) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(101): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702244309602 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_wait_n MSX_FPGA_Top.vhd(136) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(136): used explicit default value for signal \"s_wait_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1702244309603 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_int_n MSX_FPGA_Top.vhd(137) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(137): used explicit default value for signal \"s_int_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1702244309603 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[0\] MSX_FPGA_Top.vhd(154) " "Inferred latch for \"HEXDIGIT3\[0\]\" at MSX_FPGA_Top.vhd(154)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[1\] MSX_FPGA_Top.vhd(154) " "Inferred latch for \"HEXDIGIT3\[1\]\" at MSX_FPGA_Top.vhd(154)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[2\] MSX_FPGA_Top.vhd(154) " "Inferred latch for \"HEXDIGIT3\[2\]\" at MSX_FPGA_Top.vhd(154)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[3\] MSX_FPGA_Top.vhd(154) " "Inferred latch for \"HEXDIGIT3\[3\]\" at MSX_FPGA_Top.vhd(154)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[0\] MSX_FPGA_Top.vhd(153) " "Inferred latch for \"HEXDIGIT2\[0\]\" at MSX_FPGA_Top.vhd(153)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[1\] MSX_FPGA_Top.vhd(153) " "Inferred latch for \"HEXDIGIT2\[1\]\" at MSX_FPGA_Top.vhd(153)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[2\] MSX_FPGA_Top.vhd(153) " "Inferred latch for \"HEXDIGIT2\[2\]\" at MSX_FPGA_Top.vhd(153)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[3\] MSX_FPGA_Top.vhd(153) " "Inferred latch for \"HEXDIGIT2\[3\]\" at MSX_FPGA_Top.vhd(153)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309607 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[0\] MSX_FPGA_Top.vhd(152) " "Inferred latch for \"HEXDIGIT1\[0\]\" at MSX_FPGA_Top.vhd(152)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[1\] MSX_FPGA_Top.vhd(152) " "Inferred latch for \"HEXDIGIT1\[1\]\" at MSX_FPGA_Top.vhd(152)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[2\] MSX_FPGA_Top.vhd(152) " "Inferred latch for \"HEXDIGIT1\[2\]\" at MSX_FPGA_Top.vhd(152)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[3\] MSX_FPGA_Top.vhd(152) " "Inferred latch for \"HEXDIGIT1\[3\]\" at MSX_FPGA_Top.vhd(152)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[0\] MSX_FPGA_Top.vhd(151) " "Inferred latch for \"HEXDIGIT0\[0\]\" at MSX_FPGA_Top.vhd(151)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[1\] MSX_FPGA_Top.vhd(151) " "Inferred latch for \"HEXDIGIT0\[1\]\" at MSX_FPGA_Top.vhd(151)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[2\] MSX_FPGA_Top.vhd(151) " "Inferred latch for \"HEXDIGIT0\[2\]\" at MSX_FPGA_Top.vhd(151)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[3\] MSX_FPGA_Top.vhd(151) " "Inferred latch for \"HEXDIGIT0\[3\]\" at MSX_FPGA_Top.vhd(151)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702244309608 "|MSX_FPGA_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:galaga " "Elaborating entity \"rom\" for hierarchy \"rom:galaga\"" {  } { { "MSX_FPGA_Top.vhd" "galaga" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244309629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:DISPHEX0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:DISPHEX0\"" {  } { { "MSX_FPGA_Top.vhd" "DISPHEX0" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244309664 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "rom:galaga\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:galaga\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif " "Parameter INIT_FILE set to MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702244311878 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244311878 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1702244311878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:galaga\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"rom:galaga\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244311942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:galaga\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"rom:galaga\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif " "Parameter \"INIT_FILE\" = \"MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702244311943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702244311943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l01 " "Found entity 1: altsyncram_9l01" {  } { { "db/altsyncram_9l01.tdf" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/db/altsyncram_9l01.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244312012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244312012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244312074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244312074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702244312136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702244312136 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1702244312436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 76 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1702244312436 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1702244312436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_n VCC " "Pin \"INT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|INT_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT_n VCC " "Pin \"WAIT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702244312484 "|MSX_FPGA_Top|WAIT_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702244312484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702244312739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR_n " "No output dependent on input pin \"WR_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|WR_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IORQ_n " "No output dependent on input pin \"IORQ_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|IORQ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS_n " "No output dependent on input pin \"CS_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|CS_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1_n " "No output dependent on input pin \"M1_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/Multi_Cartridge/MSX_FPGA_Top.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702244312805 "|MSX_FPGA_Top|M1_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1702244312805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702244312808 ""} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Implemented 141 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702244312808 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "91 " "Implemented 91 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1702244312808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702244312808 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1702244312808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702244312808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702244312850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:38:32 2023 " "Processing ended: Sun Dec 10 21:38:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702244312850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702244312850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702244312850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702244312850 ""}
