Search.setIndex({"titles": ["Cocotb simulation", "Configuration", "Introduction", "Overview", "Synthesizable AIG verilog", "Target", "Accelerator Interface Generator"], "terms": {"aig": [0, 1, 2, 3, 5, 6], "implement": [0, 1, 5], "bu": [0, 3, 5, 6], "configur": [0, 2, 3, 4, 5, 6], "independ": [0, 2], "testbench": 0, "system": [0, 1, 3, 4], "an": [0, 1, 2], "exampl": [0, 1, 2], "acceler": [0, 2, 3, 4], "fpga": [0, 2, 5], "isp": 0, "core": 0, "It": [0, 1], "i": [0, 1, 2, 3, 4, 5], "collect": 0, "dedic": 0, "real": 0, "time": 0, "video": [0, 2], "process": [0, 2], "three": [0, 1], "differ": [0, 2, 4, 5], "demosa": 0, "debay": 0, "algorithm": 0, "interpol": 0, "imag": 0, "bayer": 0, "format": [0, 1], "output": [0, 1], "said": [0, 5], "rgb": 0, "The": [0, 1, 2, 3, 5], "test": [0, 2], "suit": [0, 2], "can": [0, 1, 2, 5], "easili": [0, 2, 5], "adjust": [0, 1], "custom": [0, 2, 3, 6], "us": [0, 1, 2, 3, 5], "case": [0, 1, 2], "due": 0, "aigtestinterfac": [0, 2], "instanti": 0, "o": [0, 1, 2], "csr": [0, 2, 3, 4, 6], "buse": [0, 1, 3, 5], "accordingli": 0, "handl": [0, 1, 3], "read": [0, 1], "from": [0, 1, 3], "write": [0, 1], "file": [0, 1, 2, 3, 4, 5], "part": [0, 1, 5], "need": [0, 1, 5], "correctli": 0, "set": 0, "up": 0, "both": [0, 1], "fastvdma": [0, 1, 3], "": [0, 1, 2, 4], "ani": [0, 5], "requir": [0, 1, 2], "transfer": 0, "specif": [0, 5], "inform": [0, 1, 5], "readerstartaddr": 0, "where": [0, 1, 5], "start": 0, "linelen": 0, "line": [0, 1], "length": 0, "express": [0, 1], "multipl": 0, "interfac": [0, 1, 2, 3, 5], "data": [0, 1, 3], "width": [0, 1], "linecnt": 0, "number": [0, 5], "height": 0, "term": 0, "stride": 0, "gap": 0, "between": [0, 3], "consecut": 0, "setup": 0, "input": [0, 1], "dma": [0, 2, 3, 4, 6], "paramet": [0, 6], "address": [0, 1], "lengtht": 0, "etc": 0, "await": 0, "write_csr": 0, "dmaregistermap": 0, "base_addr_dma_in": 0, "0": 0, "readerlinelen": 0, "4": [0, 5], "readerlinecnt": 0, "1": [0, 5], "readerstrid": 0, "writerstartaddr": 0, "writerlinelen": 0, "writerlinecnt": 0, "writerstrid": 0, "Then": [0, 5], "control": 0, "regist": [0, 1, 5], "unmask": 0, "interrupt": [0, 5], "run": [0, 4, 5], "enabl": [0, 1], "interruptmask": 0, "0x3": 0, "loop": 0, "mode": 0, "ctrl": 0, "0xf": 0, "here": [0, 5], "more": 0, "detail": 0, "descript": [0, 2], "fastvmda": 0, "all": [1, 2, 5], "specifi": [1, 2, 3, 4, 5], "json": [1, 4], "consist": 1, "four": 1, "section": [1, 2], "busconfigur": 1, "in_csr": 1, "bus_bu": 1, "out": 1, "type": 1, "oper": [1, 2], "which": [1, 2, 3, 5], "perform": 1, "main": 1, "memori": [1, 3, 5], "decod": [1, 3], "variabl": 1, "string": 1, "ar": [1, 2, 3, 5], "abbrevi": 1, "axi": [1, 2, 3, 5], "stream": [1, 2, 3], "axi4": [1, 3], "wishbon": [1, 3], "wb": [1, 5], "lite": [1, 3], "axil": [1, 5], "dmain": 1, "baseaddress": [1, 3], "dmainaddr": 1, "param": 1, "dmaout": 1, "dmaoutaddr": 1, "space": 1, "via": [1, 2, 3], "field": 1, "properti": 1, "grant": [1, 3], "access": [1, 2, 3], "upon": [1, 3], "those": 1, "valu": [1, 5], "addrwidth": 1, "datawidth": 1, "maxburst": 1, "controladdrwidth": 1, "controldatawidth": 1, "fifodepth": 1, "itself": 1, "allow": 1, "some": 1, "permit": 1, "user": [1, 2], "tailor": 1, "includ": [1, 2], "declar": [1, 2], "well": 1, "its": [1, 2, 3], "intern": 1, "fifo": 1, "size": [1, 5], "sourcefil": 1, "acceleratorfilenam": 1, "topnam": 1, "acceleratortopmodul": 1, "acceleratoraddr": 1, "signal": 1, "clock": 1, "reset": 1, "tdata": 1, "tvalid": 1, "treadi": 1, "tuser": 1, "tlast": 1, "thi": [1, 3, 5], "ought": 1, "contain": [1, 2, 5], "gener": [1, 2, 3, 4], "knowledg": 1, "about": [1, 5], "name": 1, "verilog": [1, 6], "sourc": [1, 2, 3], "code": [1, 2], "top": 1, "modul": 1, "map": 1, "import": 1, "ensur": 1, "sbt": 1, "path": [1, 5], "By": 1, "default": [1, 4], "look": 1, "resourc": 1, "directori": [1, 4], "In": [1, 5], "order": [1, 5], "build": [1, 5], "compil": 1, "resourcedirectori": 1, "each": 1, "lastli": 1, "attribut": 1, "give": 1, "ad": 1, "target": [1, 2, 6], "connect": [1, 5], "chosen": [1, 5], "csrname": 1, "csrtype": 1, "csraddress": 1, "fieldnam": 1, "fieldtyp": 1, "direct": 1, "fielddirect": 1, "fieldsiz": 1, "There": 1, "support": [1, 2, 3, 6], "storag": 1, "statu": 1, "clear": 1, "determin": 1, "uniqu": 1, "absolut": 1, "defin": [1, 3, 5], "content": 1, "suppos": [1, 5], "exact": 1, "same": 1, "correspond": 1, "refer": 1, "chisel": [1, 4], "when": 1, "one": [1, 5], "uint": 1, "bool": 1, "identifi": 1, "flow": 1, "perspect": 1, "coincid": 1, "final": 1, "remain": [1, 4], "posit": 1, "bit": 1, "note": 1, "total": 1, "cannot": 1, "exce": 1, "signific": 1, "thei": 1, "wai": 1, "excsr": 1, "0x10000": 1, "A": 1, "2": [1, 5], "b": 1, "layout": 1, "aabb": 1, "provid": [1, 2, 5], "schema": 1, "effortless": 1, "valid": 1, "vendor": 2, "project": [2, 3, 4], "aim": 2, "enhanc": 2, "interest": 2, "comput": 2, "edg": 2, "devic": [2, 5], "offer": 2, "framework": 2, "autom": 2, "develop": 2, "ai": 2, "chip": 2, "given": 2, "incorpor": 2, "two": [2, 3], "onli": 2, "compat": 2, "comprehens": 2, "found": 2, "under": 2, "function": 2, "litex": 2, "board": 2, "design": [2, 5], "current": 2, "zynq": 2, "7000": 2, "soc": 2, "arti": [2, 5], "a7": 2, "open": [2, 3], "riscv": 2, "cpu": [2, 5], "sampl": 2, "cocotb": [2, 6], "definit": [2, 4, 5, 6], "make": [2, 4, 5], "adapt": 2, "produc": 3, "attach": 3, "rang": 3, "If": [3, 4, 5], "equip": 3, "could": 3, "either": 3, "depend": 3, "aig_config": [4, 5], "config": [4, 5], "root": 4, "acceleratorintegr": 4, "option": [4, 6], "next": 4, "step": [4, 5], "aigtop": 4, "v": 4, "To": [4, 5], "path_to_config": 4, "path_to_aig_config": 5, "target_config": 5, "path_to_target_config": 5, "save": 5, "aig_generated_target": 5, "py": 5, "synthes": 5, "place": 5, "rout": 5, "bitstream": 5, "python3": 5, "extend": 5, "first": 5, "enum": 5, "within": 5, "aig_target": 5, "new": 5, "class": 5, "soctarget": 5, "strenum": 5, "digilent_arti": 5, "zvb": 5, "antmicro_zynq_video_board": 5, "tg": 5, "new_target": 5, "socplatform": 5, "platform_for_the_new_target": 5, "soccpu": 5, "vexriscv_smp": 5, "auto": 5, "zynq7000": 5, "new_cpu": 5, "repres": 5, "should": 5, "standard": 5, "method": 5, "aigtargetontarget": 5, "aigtarget": 5, "bus_standard": 5, "aigbu": 5, "csr_bu": 5, "def": 5, "__init__": 5, "self": 5, "frequenc": 5, "3": 5, "_add_interrupt": 5, "interupt": 5, "dict": 5, "irq": 5, "item": 5, "append": 5, "f": 5, "eq": 5, "return": 5, "_comb": 5, "n": 5, "join": 5, "_connect_memory_bu": 5, "memorybu": 5, "5": 5, "add_mast": 5, "master": 5, "soc_nam": 5, "necessari": 5, "action": 5, "what": 5, "doe": 5, "With": 5, "bridg": 5, "For": 5, "most": 5, "initi": 5, "appropri": 5, "platform": 5, "how": 5, "dictionari": 5, "kei": 5, "desir": 5, "instanc": 5, "themselv": 5, "introduct": 6, "overview": 6, "global": 6, "synthesiz": 6, "simul": 6, "expand": 6}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"cocotb": 0, "simul": 0, "configur": 1, "global": 1, "bu": 1, "dma": 1, "paramet": 1, "definit": 1, "option": 1, "acceler": [1, 6], "custom": 1, "csr": 1, "introduct": 2, "overview": 3, "synthesiz": 4, "aig": 4, "verilog": 4, "target": 5, "gener": [5, 6], "expand": 5, "support": 5, "interfac": 6}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Cocotb simulation": [[0, "cocotb-simulation"]], "Configuration": [[1, "configuration"]], "Global bus configuration": [[1, "global-bus-configuration"]], "DMA Configuration": [[1, "dma-configuration"]], "DMA Parameters Definition (optional)": [[1, "dma-parameters-definition-optional"]], "Accelerator Configuration": [[1, "accelerator-configuration"]], "Custom CSRs Definition (optional)": [[1, "custom-csrs-definition-optional"]], "Introduction": [[2, "introduction"]], "Overview": [[3, "overview"]], "Synthesizable AIG verilog": [[4, "synthesizable-aig-verilog"]], "Target": [[5, "target"]], "Generate target": [[5, "generate-target"]], "Expand the supported targets": [[5, "expand-the-supported-targets"]], "Accelerator Interface Generator": [[6, "accelerator-interface-generator"]]}, "indexentries": {}, "docurls": ["CocotbSimulation.html", "Configuration.html", "Introduction.html", "Overview.html", "SynthesizableVerilog.html", "Target.html", "index.html"]})