
===============================
**pulse_gen** - pulse generator
===============================

Simple pulse generator with configurable delay and width.

**Unit test/Example:** 
`test_SimSeq.v <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimSeq.v>`_ 
`test_SimSeq.py <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimSeq.py>`_

Pins
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | Name          | Size                | Direction             | Description                                          | 
    +===============+=====================+=======================+======================================================+ 
    | EXT_START     | 1                   |  input                | active high start signal (synchronous to PULSE_CLK)  | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | PULSE_CLK     | 1                   |  input                | module clock                                         | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | PULSE         | 1                   |  output               | output pulse                                         | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
  
Registers
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | Name          | Address                          | Bits   | r/w   | Default     | Description                                                                                | 
    +===============+==================================+========+=======+=============+============================================================================================+ 
    | START         | 1                                |        | wo    |             | software start on write to address                                                         | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | READY         | 1                                | [0]    | ro    | 0           | indicate finish                                                                            | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | EN            | 2                                | [0]    | r/w   | 0           | enable external start                                                                      | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | DELAY         | 6 - 3                            | [31:0] | r/w   | 0           | pulse delay from start                                                                     | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | WIDTH         | 10 - 7                           | [31:0] | r/w   | 0           | pulse width                                                                                | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | REPEAT        | 11 - 14                          | [31:0] | r/w   | 1           | repeat count (0 ->forever)                                                                 | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
   
