// Seed: 3014970961
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output wor  id_2
);
  tri id_4;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri1 id_2,
    output logic id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12
);
  always @(posedge id_2 or posedge 1) begin
    id_3 <= 1'd0;
  end
  module_0(
      id_11, id_10, id_1
  );
endmodule
