Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED.qsys --block-symbol-file --output-directory=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Qsys_LED/Qsys_LED.qsys
Progress: Reading input file
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding LED [altera_avalon_pio 18.0]
Progress: Parameterizing module LED
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ROM
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding key [altera_avalon_pio 18.0]
Progress: Parameterizing module key
Progress: Adding nios2 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated.
Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED.qsys --synthesis=VERILOG --output-directory=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Qsys_LED/Qsys_LED.qsys
Progress: Reading input file
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding LED [altera_avalon_pio 18.0]
Progress: Parameterizing module LED
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ROM
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding key [altera_avalon_pio 18.0]
Progress: Parameterizing module key
Progress: Adding nios2 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated.
Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_LED: Generating Qsys_LED "Qsys_LED" for QUARTUS_SYNTH
Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'
Info: JTAG:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0086_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0086_JTAG_gen//Qsys_LED_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'
Info: JTAG: "Qsys_LED" instantiated altera_avalon_jtag_uart "JTAG"
Info: LED: Starting RTL generation for module 'Qsys_LED_LED'
Info: LED:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0087_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0087_LED_gen//Qsys_LED_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'Qsys_LED_LED'
Info: LED: "Qsys_LED" instantiated altera_avalon_pio "LED"
Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'
Info: RAM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0088_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0088_RAM_gen//Qsys_LED_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'
Info: RAM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'
Info: ROM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0089_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0089_ROM_gen//Qsys_LED_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'
Info: ROM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "ROM"
Info: SystemID: "Qsys_LED" instantiated altera_avalon_sysid_qsys "SystemID"
Info: key: Starting RTL generation for module 'Qsys_LED_key'
Info: key:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0091_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0091_key_gen//Qsys_LED_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'Qsys_LED_key'
Info: key: "Qsys_LED" instantiated altera_avalon_pio "key"
Info: nios2: "Qsys_LED" instantiated altera_nios2_gen2 "nios2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys_LED" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys_LED" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_LED" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0094_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_3551303617582373160.dir/0094_cpu_gen//Qsys_LED_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.06.30 14:14:29 (*) Starting Nios II generation
Info: cpu: # 2018.06.30 14:14:29 (*)   Checking for plaintext license.
Info: cpu: # 2018.06.30 14:14:30 (*)   Plaintext license not found.
Info: cpu: # 2018.06.30 14:14:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.06.30 14:14:31 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.06.30 14:14:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.06.30 14:14:31 (*)   Creating all objects for CPU
Info: cpu: # 2018.06.30 14:14:31 (*)     Testbench
Info: cpu: # 2018.06.30 14:14:31 (*)     Instruction decoding
Info: cpu: # 2018.06.30 14:14:31 (*)       Instruction fields
Info: cpu: # 2018.06.30 14:14:31 (*)       Instruction decodes
Info: cpu: # 2018.06.30 14:14:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.06.30 14:14:32 (*)       Instruction controls
Info: cpu: # 2018.06.30 14:14:32 (*)     Pipeline frontend
Info: cpu: # 2018.06.30 14:14:32 (*)     Pipeline backend
Info: cpu: # 2018.06.30 14:14:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.06.30 14:14:36 (*)   Creating encrypted RTL
Info: cpu: # 2018.06.30 14:14:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys_LED: Done "Qsys_LED" with 32 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
