
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
source {C:/Users/craig robertson/Desktop/i2c/i2c/pa.fromHdl.tcl}
# create_project -name i2c -dir "C:/Users/craig robertson/Desktop/i2c/i2c/planAhead_run_1" -part xc5vlx50tff1136-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "i2c_test_top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/craig robertson/Desktop/i2c/i2c/i2c_test_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {systemPLL.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {chrontel_serial_bus_driver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {chrontel_CH7301C_driver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2c_test_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top i2c_test_top $srcset
# add_files [list {i2c_test_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-1
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/systemPLL.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/chrontel_serial_bus_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/chrontel_CH7301C_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/i2c_test_top.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [C:/Users/craig robertson/Desktop/i2c/i2c/i2c_test_top.ucf]
Finished Parsing UCF File [C:/Users/craig robertson/Desktop/i2c/i2c/i2c_test_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0227ca15
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 693.527 ; gain = 280.941
update_compile_order -fileset sim_1
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -54 day(s)
startgroup
set_property package_pin L19 [get_ports CLKIN1_P_IN]
endgroup
set_property iostandard LVDS_25 [get_ports [list CLKIN1_P_IN]]
startgroup
set_property package_pin U27 [get_ports I2C_SCL_video]
endgroup
startgroup
set_property package_pin T29 [get_ports I2C_SDA_video]
endgroup
set_property iostandard LVCMOS25 [get_ports [list I2C_SDA_video]]
set_property iostandard LVCMOS18 [get_ports [list I2C_SDA_video]]
set_property iostandard LVCMOS18 [get_ports [list I2C_SCL_video]]
startgroup
set_property package_pin AE8 [get_ports DVI_DE]
endgroup
set_property iostandard LVCMOS33 [get_ports [list DVI_DE]]
startgroup
set_property package_pin AM12 [get_ports DVI_H]
endgroup
set_property iostandard LVCMOS33 [get_ports [list DVI_H]]
startgroup
set_property package_pin AM11 [get_ports DVI_V]
endgroup
set_property iostandard LVCMOS33 [get_ports [list DVI_V]]
startgroup
set_property package_pin AK6 [get_ports DVI_RESET_B]
endgroup
set_property iostandard LVCMOS33 [get_ports [list DVI_RESET_B]]
startgroup
set_property package_pin AL11 [get_ports XCLK_P]
endgroup
set_property iostandard LVDS_25 [get_ports [list XCLK_P]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 24 16:19:15 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
