#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  2 15:36:38 2025
# Process ID         : 40380
# Current directory  : H:/Vivado_fpga/PROJECTS/ALU_UVM
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9648 H:\Vivado_fpga\PROJECTS\ALU_UVM\ALU_UVM.xpr
# Log file           : H:/Vivado_fpga/PROJECTS/ALU_UVM/vivado.log
# Journal file       : H:/Vivado_fpga/PROJECTS/ALU_UVM\vivado.jou
# Running On         : DESKTOP-K6AEKB4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 34141 MB
# Swap memory        : 6174 MB
# Total Virtual      : 40315 MB
# Available Virtual  : 16293 MB
#-----------------------------------------------------------
start_gui
open_project H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.xpr
update_compile_order -fileset sources_1
set_property include_dirs C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2 [get_filesets sim_1]
set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm --define UVM_NO_DPI --define UVM_NO_XML_PARSER} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
launch_simulation
source alu_tb_top.tcl
close_sim
