INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sources_1/new/Sklansky.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sklansky
INFO: [VRFC 10-311] analyzing module GP_from_sum
INFO: [VRFC 10-311] analyzing module generate_propagate
INFO: [VRFC 10-311] analyzing module group_generate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Sync/autosync/Proj_Vivado/CPE442_Sklanksy_adder/CPE442_Sklanksy_adder.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_Nbit
