EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TSR_2-2450
#
DEF TSR_2-2450 U 0 40 Y Y 1 L N
F0 "U" -200 320 50 H V L BNN
F1 "TSR_2-2450" -200 -400 50 H V L BNN
F2 "SIP750W46P254L1400H1010Q3" 0 0 50 H I L BNN
F3 "SIP-3 Tracopower" 0 0 50 H I L BNN
F4 "TSR 2-2450" 0 0 50 H I L BNN
F5 "Unavailable" 0 0 50 H I L BNN
F6 "Traco Power" 0 0 50 H I L BNN
F7 "None" 0 0 50 H I L BNN
F8 "DC-DC Point of Load _POL_ Converter PCB mount; Input 6.5-36Vdc; Output 5Vdc at 2A; SIP Through hole package" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -200 300 200 300 N
P 2 0 0 10 200 300 200 -300 N
P 2 0 0 10 200 -300 -200 -300 N
P 2 0 0 10 -200 -300 -200 300 N
X +VIN 1 300 200 100 L 40 40 0 0 W 
X GND 2 300 0 100 L 40 40 0 0 W 
X +VOUT 3 300 -200 100 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library