// Seed: 3506468484
module module_0 (
    output wand id_0,
    output tri  id_1,
    output wand id_2,
    output tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    output tri0 id_6,
    input  tri0 id_7,
    input  wire id_8
);
  rtran #(1 == 1) (id_7 | {1{1'b0}} + 1'b0 - id_6, 1, id_7 - 1);
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output tri0  id_2
);
  assign id_1 = "" == 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
  wire id_4;
  wire id_5;
  initial begin : LABEL_0
    id_1 <= 1 % 1;
  end
endmodule
