timestamp 1713321562
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__res_xhigh_po_0p35_MC8RW6 sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0 -1 0 96 0 -1 -1612
use sky130_fd_pr__nfet_01v8_QFRGQ5 sky130_fd_pr__nfet_01v8_QFRGQ5_0 1 0 138 0 1 -1123
use sky130_fd_pr__pfet_01v8_M2ZTWU sky130_fd_pr__pfet_01v8_M2ZTWU_0 1 0 154 0 1 -756
port "OUT" 2 320 -1160 380 -720 m1
port "IN" 1 20 -1020 260 -860 m1
port "VDD" 4 -100 -540 20 -440 m1
port "VSS" 3 -140 -1460 -20 -1360 m1
node "OUT" 65 745.864 320 -1160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40500 1080 120908 2600 0 0 0 0 0 0 0 0 0 0
node "IN" 83 795.429 20 -1020 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30800 1020 112328 2968 0 0 0 0 0 0 0 0 0 0
node "VDD" 8139 711.986 -100 -540 m1 0 0 0 0 112800 2160 0 0 47600 960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30000 800 64800 1720 0 0 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 -140 -1460 m1 0 0 0 0 0 0 0 0 0 0 58800 1120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38000 960 80000 1920 0 0 0 0 0 0 0 0 0 0
cap "IN" "OUT" 75.2433
cap "VDD" "OUT" 44.6503
cap "IN" "VDD" 68.4732
cap "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" 78.7577
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" 20.3032
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#" 1.21924
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" 8.07156
cap "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" -2.41711
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" 6.43035
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" 4.26316
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" -0.415705
cap "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" -5.03509
cap "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" 94.0586
merge "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_100_n64#" "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_100_n131#" -421.019 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30240 -1004 -7600 -552 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_100_n131#" "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/a_n616_n568#"
merge "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/a_n616_n568#" "OUT"
merge "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n100_n161#" "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n100_n157#" -676.452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30240 -1004 -17280 -948 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n100_n157#" "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/a_546_n568#"
merge "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/a_546_n568#" "IN"
merge "sky130_fd_pr__pfet_01v8_M2ZTWU_0/a_n158_n64#" "sky130_fd_pr__pfet_01v8_M2ZTWU_0/w_n194_n164#" -283.385 0 0 0 0 -25016 -1660 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9200 -492 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_M2ZTWU_0/w_n194_n164#" "VDD"
merge "sky130_fd_pr__pfet_01v8_M2ZTWU_0/VSUBS" "sky130_fd_pr__nfet_01v8_QFRGQ5_0/VSUBS" -169.122 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8924 -480 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_QFRGQ5_0/VSUBS" "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#"
merge "sky130_fd_pr__nfet_01v8_QFRGQ5_0/a_n158_n131#" "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/VSUBS"
merge "sky130_fd_pr__res_xhigh_po_0p35_MC8RW6_0/VSUBS" "VSS"
