Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 17:31:49 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  18          
TIMING-18  Warning           Missing input or output delay               12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3004)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7749)
5. checking no_input_delay (1)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3004)
---------------------------
 There are 1421 register/latch pins with no clock driven by root clock pin: VGA/pixCounter_reg[1]/Q (HIGH)

 There are 1565 register/latch pins with no clock driven by root clock pin: pixCounter_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: seg_ctrl/clock_250Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7749)
---------------------------------------------------
 There are 7749 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.061        0.000                      0                  119        0.180        0.000                      0                  119        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.061        0.000                      0                  119        0.180        0.000                      0                  119        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 3.421ns (41.647%)  route 4.793ns (58.353%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.672     5.275    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  VGA/ImageData/MemoryArray_reg_8_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    VGA/ImageData/MemoryArray_reg_8_0_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  VGA/ImageData/MemoryArray_reg_9_0/DOADO[0]
                         net (fo=1, routed)           3.055    11.692    VGA/ImageData/MemoryArray_reg_9_0_n_35
    SLICE_X38Y81         LUT5 (Prop_lut5_I1_O)        0.124    11.816 r  VGA/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           1.673    13.489    VGA/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.550    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 3.545ns (44.851%)  route 4.359ns (55.149%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.863     5.465    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.337 r  VGA/ImageData/MemoryArray_reg_2_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.402    VGA/ImageData/MemoryArray_reg_2_3_n_0
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.827 r  VGA/ImageData/MemoryArray_reg_3_3/DOADO[0]
                         net (fo=1, routed)           1.411    10.239    VGA/ImageData/MemoryArray_reg_3_3_n_35
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124    10.363 r  VGA/ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           2.020    12.383    VGA/ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.507 r  VGA/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.862    13.369    VGA/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.557    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.545ns (46.100%)  route 4.145ns (53.900%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.898     5.500    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.372 r  VGA/ImageData/MemoryArray_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.437    VGA/ImageData/MemoryArray_reg_2_6_n_0
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.862 r  VGA/ImageData/MemoryArray_reg_3_6/DOADO[0]
                         net (fo=1, routed)           1.726    10.589    VGA/ImageData/MemoryArray_reg_3_6_n_35
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.713 r  VGA/ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.081    11.794    VGA/ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.918 r  VGA/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.272    13.190    VGA/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.557    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 3.421ns (43.919%)  route 4.368ns (56.081%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.667     5.270    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.142 r  VGA/ImageData/MemoryArray_reg_8_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.207    VGA/ImageData/MemoryArray_reg_8_4_n_0
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.632 r  VGA/ImageData/MemoryArray_reg_9_4/DOADO[0]
                         net (fo=1, routed)           3.216    11.848    VGA/ImageData/MemoryArray_reg_9_4_n_35
    SLICE_X62Y82         LUT5 (Prop_lut5_I1_O)        0.124    11.972 r  VGA/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           1.087    13.059    VGA/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.550    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_6_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 3.545ns (46.467%)  route 4.084ns (53.533%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.647     5.250    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.122 r  VGA/ImageData/MemoryArray_reg_6_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.187    VGA/ImageData/MemoryArray_reg_6_2_n_0
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.612 r  VGA/ImageData/MemoryArray_reg_7_2/DOADO[0]
                         net (fo=1, routed)           2.521    11.134    VGA/ImageData/MemoryArray_reg_7_2_n_35
    SLICE_X62Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.258 r  VGA/ImageData/MemoryArray_reg_i_14/O
                         net (fo=1, routed)           0.286    11.544    VGA/ImageData/MemoryArray_reg_i_14_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.668 r  VGA/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           1.211    12.879    VGA/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.550    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.545ns (50.002%)  route 3.545ns (49.998%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.893     5.495    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.367 r  VGA/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.432    VGA/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.857 r  VGA/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=1, routed)           2.213    11.070    VGA/ImageData/MemoryArray_reg_1_5_n_35
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  VGA/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.690    11.884    VGA/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I4_O)        0.124    12.008 r  VGA/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.577    12.585    VGA/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.557    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_6_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.545ns (51.182%)  route 3.381ns (48.818%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.767     5.369    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  VGA/ImageData/MemoryArray_reg_6_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    VGA/ImageData/MemoryArray_reg_6_1_n_0
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  VGA/ImageData/MemoryArray_reg_7_1/DOADO[0]
                         net (fo=1, routed)           1.888    10.619    VGA/ImageData/MemoryArray_reg_7_1_n_35
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.743 r  VGA/ImageData/MemoryArray_reg_i_15/O
                         net (fo=1, routed)           0.303    11.047    VGA/ImageData/MemoryArray_reg_i_15_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  VGA/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           1.125    12.295    VGA/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.259    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.629    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.545ns (51.383%)  route 3.354ns (48.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.750     5.352    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  VGA/ImageData/MemoryArray_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    VGA/ImageData/MemoryArray_reg_2_7_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  VGA/ImageData/MemoryArray_reg_3_7/DOADO[0]
                         net (fo=1, routed)           1.760    10.474    VGA/ImageData/MemoryArray_reg_3_7_n_35
    SLICE_X62Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  VGA/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           0.797    11.396    VGA/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I4_O)        0.124    11.520 r  VGA/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.732    12.251    VGA/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.549    14.971    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.259    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.629    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 VGA/ImageData/VGA/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ImageData/MemoryArray_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.642ns (9.962%)  route 5.803ns (90.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.615     5.218    VGA/ImageData/clock_100_IBUF_BUFG
    SLICE_X56Y68         FDCE                                         r  VGA/ImageData/VGA/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518     5.736 f  VGA/ImageData/VGA/ImageData/MemoryArray_reg_2_0_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           4.508    10.244    VGA/ImageData/VGA/ImageData/MemoryArray_reg_2_0_cooolgate_en_sig_10
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.124    10.368 r  VGA/ImageData/MemoryArray_reg_2_3_ENARDEN_cooolgate_en_gate_25_LOPT_REMAP/O
                         net (fo=1, routed)           1.295    11.662    VGA/ImageData/MemoryArray_reg_2_3_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y0          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.734    15.157    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_3/CLKARDCLK
                         clock pessimism              0.187    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.865    VGA/ImageData/MemoryArray_reg_2_3
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 VGA/ImageData/VGA/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ImageData/MemoryArray_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.642ns (11.979%)  route 4.717ns (88.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.806     5.409    VGA/ImageData/clock_100_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  VGA/ImageData/VGA/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.518     5.927 f  VGA/ImageData/VGA/ImageData/MemoryArray_reg_8_0_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=8, routed)           1.852     7.779    VGA/ImageData/VGA/ImageData/MemoryArray_reg_8_0_cooolgate_en_sig_37
    SLICE_X8Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.903 r  VGA/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           2.865    10.768    VGA/ImageData/MemoryArray_reg_8_0_ENARDEN_cooolgate_en_sig_38
    RAMB36_X0Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.550    14.972    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_0/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.674    VGA/ImageData/MemoryArray_reg_8_0
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.288ns (51.358%)  route 0.273ns (48.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.563     1.482    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg_ctrl/count_250Hz_reg[0]/Q
                         net (fo=4, routed)           0.273     1.896    seg_ctrl/count_250Hz[0]
    SLICE_X44Y99         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.043 r  seg_ctrl/count_250Hz0_carry/O[0]
                         net (fo=1, routed)           0.000     2.043    seg_ctrl/data0[1]
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.839     2.004    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105     1.863    seg_ctrl/count_250Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.308ns (53.033%)  route 0.273ns (46.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.563     1.482    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg_ctrl/count_250Hz_reg[0]/Q
                         net (fo=4, routed)           0.273     1.896    seg_ctrl/count_250Hz[0]
    SLICE_X44Y99         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.063 r  seg_ctrl/count_250Hz0_carry/O[2]
                         net (fo=1, routed)           0.000     2.063    seg_ctrl/data0[3]
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.839     2.004    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105     1.863    seg_ctrl/count_250Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.009%)  route 0.184ns (31.991%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.813    seg_ctrl/count_250Hz[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.010 r  seg_ctrl/count_250Hz0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.011    seg_ctrl/count_250Hz0_carry_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.065 r  seg_ctrl/count_250Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.065    seg_ctrl/data0[5]
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[5]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    seg_ctrl/count_250Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.316ns (53.671%)  route 0.273ns (46.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.563     1.482    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg_ctrl/count_250Hz_reg[0]/Q
                         net (fo=4, routed)           0.273     1.896    seg_ctrl/count_250Hz[0]
    SLICE_X44Y99         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     2.071 r  seg_ctrl/count_250Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     2.071    seg_ctrl/data0[2]
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.839     2.004    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[2]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105     1.863    seg_ctrl/count_250Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.608%)  route 0.184ns (31.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.813    seg_ctrl/count_250Hz[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.010 r  seg_ctrl/count_250Hz0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.011    seg_ctrl/count_250Hz0_carry_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.076 r  seg_ctrl/count_250Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.076    seg_ctrl/data0[7]
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    seg_ctrl/count_250Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.330ns (54.747%)  route 0.273ns (45.253%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.563     1.482    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg_ctrl/count_250Hz_reg[0]/Q
                         net (fo=4, routed)           0.273     1.896    seg_ctrl/count_250Hz[0]
    SLICE_X44Y99         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     2.085 r  seg_ctrl/count_250Hz0_carry/O[3]
                         net (fo=1, routed)           0.000     2.085    seg_ctrl/data0[4]
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.839     2.004    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[4]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105     1.863    seg_ctrl/count_250Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.231ns (39.712%)  route 0.351ns (60.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[3]/Q
                         net (fo=2, routed)           0.066     1.695    seg_ctrl/count_250Hz[3]
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  seg_ctrl/count_250Hz[0]_i_3/O
                         net (fo=3, routed)           0.285     2.025    seg_ctrl/count_250Hz[0]_i_3_n_0
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.045     2.070 r  seg_ctrl/count_250Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     2.070    seg_ctrl/count_250Hz_0[0]
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  seg_ctrl/count_250Hz_reg[0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.092     1.844    seg_ctrl/count_250Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.428ns (69.889%)  route 0.184ns (30.111%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.813    seg_ctrl/count_250Hz[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.010 r  seg_ctrl/count_250Hz0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.011    seg_ctrl/count_250Hz0_carry_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.101 r  seg_ctrl/count_250Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.101    seg_ctrl/data0[6]
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[6]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    seg_ctrl/count_250Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.428ns (69.889%)  route 0.184ns (30.111%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.813    seg_ctrl/count_250Hz[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.010 r  seg_ctrl/count_250Hz0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.011    seg_ctrl/count_250Hz0_carry_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.101 r  seg_ctrl/count_250Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.101    seg_ctrl/data0[8]
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  seg_ctrl/count_250Hz_reg[8]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    seg_ctrl/count_250Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.431ns (70.036%)  route 0.184ns (29.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.569     1.488    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.813    seg_ctrl/count_250Hz[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.010 r  seg_ctrl/count_250Hz0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.011    seg_ctrl/count_250Hz0_carry_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.050 r  seg_ctrl/count_250Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.050    seg_ctrl/count_250Hz0_carry__0_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.104 r  seg_ctrl/count_250Hz0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.104    seg_ctrl/data0[9]
    SLICE_X44Y101        FDRE                                         r  seg_ctrl/count_250Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.998    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X44Y101        FDRE                                         r  seg_ctrl/count_250Hz_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    seg_ctrl/count_250Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  VGA/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  VGA/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   VGA/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   VGA/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  VGA/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   VGA/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   VGA/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  VGA/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  VGA/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  VGA/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97  pixCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C



