Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jun 23 13:01:57 2025
| Host         : SwigSwag running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning   Missing input or output delay               27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.892        0.000                      0                 9093        0.035        0.000                      0                 9093        4.020        0.000                       0                  3380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.892        0.000                      0                 9093        0.035        0.000                      0                 9093        4.020        0.000                       0                  3380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 1.990ns (22.625%)  route 6.805ns (77.375%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.863     5.465    gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.347 f  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/DOADO[6]
                         net (fo=7, routed)           1.409     7.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_34_0[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_36/O
                         net (fo=8, routed)           1.901     9.780    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_48_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_14/O
                         net (fo=7, routed)           0.416    10.320    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_53_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_26/O
                         net (fo=7, routed)           1.247    11.691    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_57_in
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124    11.815 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_10/O
                         net (fo=7, routed)           0.702    12.517    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_62_in
    SLICE_X60Y64         MUXF7 (Prop_muxf7_S_O)       0.314    12.831 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[4]_i_2/O
                         net (fo=1, routed)           1.132    13.963    gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/dataNodeOutputs_1[4]
    SLICE_X60Y81         LUT6 (Prop_lut6_I2_O)        0.298    14.261 r  gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/pixelColorSprite[4]_i_1/O
                         net (fo=1, routed)           0.000    14.261    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[4]
    SLICE_X60Y81         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.499    14.922    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.079    15.152    gameTop/graphicEngineVGA/pixelColorSprite_reg[4]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 1.967ns (22.757%)  route 6.676ns (77.243%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.863     5.465    gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.347 f  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/DOADO[6]
                         net (fo=7, routed)           1.409     7.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_34_0[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_36/O
                         net (fo=8, routed)           1.901     9.780    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_48_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_14/O
                         net (fo=7, routed)           0.416    10.320    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_53_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_26/O
                         net (fo=7, routed)           1.247    11.691    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_57_in
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124    11.815 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_10/O
                         net (fo=7, routed)           0.679    12.494    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_62_in
    SLICE_X60Y64         MUXF7 (Prop_muxf7_S_O)       0.292    12.786 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[0]_i_2/O
                         net (fo=1, routed)           1.026    13.812    gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/dataNodeOutputs_1[0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I2_O)        0.297    14.109 r  gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/pixelColorSprite[0]_i_1/O
                         net (fo=1, routed)           0.000    14.109    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[0]
    SLICE_X60Y81         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.499    14.922    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y81         FDRE (Setup_fdre_C_D)        0.077    15.150    gameTop/graphicEngineVGA/pixelColorSprite_reg[0]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 1.972ns (23.125%)  route 6.555ns (76.875%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.863     5.465    gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.347 f  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/DOADO[6]
                         net (fo=7, routed)           1.409     7.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_34_0[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_36/O
                         net (fo=8, routed)           1.901     9.780    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_48_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_14/O
                         net (fo=7, routed)           0.416    10.320    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_53_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_26/O
                         net (fo=7, routed)           1.247    11.691    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_57_in
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124    11.815 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_10/O
                         net (fo=7, routed)           0.671    12.486    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_62_in
    SLICE_X61Y64         MUXF7 (Prop_muxf7_S_O)       0.296    12.782 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_2/O
                         net (fo=1, routed)           0.913    13.695    gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/dataNodeOutputs_1[5]
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.298    13.993 r  gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/pixelColorSprite[5]_i_1/O
                         net (fo=1, routed)           0.000    13.993    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[5]
    SLICE_X61Y82         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.501    14.924    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.031    15.106    gameTop/graphicEngineVGA/pixelColorSprite_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.953ns (23.036%)  route 6.525ns (76.964%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.863     5.465    gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.347 f  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/DOADO[6]
                         net (fo=7, routed)           1.409     7.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_34_0[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_36/O
                         net (fo=8, routed)           1.901     9.780    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_48_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_14/O
                         net (fo=7, routed)           0.416    10.320    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_53_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_26/O
                         net (fo=7, routed)           1.247    11.691    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_57_in
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124    11.815 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_10/O
                         net (fo=7, routed)           0.679    12.494    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_62_in
    SLICE_X61Y64         MUXF7 (Prop_muxf7_S_O)       0.276    12.770 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[2]_i_2/O
                         net (fo=1, routed)           0.874    13.644    gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/dataNodeOutputs_1[2]
    SLICE_X61Y80         LUT6 (Prop_lut6_I2_O)        0.299    13.943 r  gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/pixelColorSprite[2]_i_1/O
                         net (fo=1, routed)           0.000    13.943    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[2]
    SLICE_X61Y80         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.498    14.921    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)        0.029    15.101    gameTop/graphicEngineVGA/pixelColorSprite_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 1.967ns (23.313%)  route 6.470ns (76.687%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.863     5.465    gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.347 f  gameTop/graphicEngineVGA/spriteMemories_0/RamInitSpWf/RAM_reg/DOADO[6]
                         net (fo=7, routed)           1.409     7.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[5]_i_34_0[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_36/O
                         net (fo=8, routed)           1.901     9.780    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_48_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.904 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite[5]_i_14/O
                         net (fo=7, routed)           0.416    10.320    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_53_in
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_26/O
                         net (fo=7, routed)           1.247    11.691    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_57_in
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124    11.815 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSpriteValid_i_10/O
                         net (fo=7, routed)           0.530    12.345    gameTop/graphicEngineVGA/multiHotPriortyReductionTree/p_62_in
    SLICE_X60Y65         MUXF7 (Prop_muxf7_S_O)       0.292    12.637 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree/i_/pixelColorSprite_reg[3]_i_2/O
                         net (fo=1, routed)           0.968    13.605    gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/dataNodeOutputs_1[3]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.297    13.902 r  gameTop/graphicEngineVGA/spriteMemories_121/RamInitSpWf/pixelColorSprite[3]_i_1/O
                         net (fo=1, routed)           0.000    13.902    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[3]
    SLICE_X60Y80         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.498    14.921    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)        0.077    15.149    gameTop/graphicEngineVGA/pixelColorSprite_reg[3]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_3562_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.564ns (29.104%)  route 6.246ns (70.896%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.630     5.233    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=235, routed)         4.339    10.089    gameTop/graphicEngineVGA/CounterXReg_reg_n_0_[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.213 r  gameTop/graphicEngineVGA/RAM_reg_i_20__20/O
                         net (fo=1, routed)           0.000    10.213    gameTop/graphicEngineVGA/RAM_reg_i_20__20_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.726 r  gameTop/graphicEngineVGA/RAM_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    10.726    gameTop/graphicEngineVGA/RAM_reg_i_4__5_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.049 r  gameTop/graphicEngineVGA/RAM_reg_i_3__4/O[1]
                         net (fo=2, routed)           0.801    11.851    gameTop/graphicEngineVGA/RAM_reg_i_3__4_n_6
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.306    12.157 r  gameTop/graphicEngineVGA/_T_3562_1_i_17/O
                         net (fo=1, routed)           0.000    12.157    gameTop/graphicEngineVGA/_T_3562_1_i_17_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.689 r  gameTop/graphicEngineVGA/_T_3562_1_reg_i_11/CO[3]
                         net (fo=1, routed)           0.613    13.301    gameTop/graphicEngineVGA/_T_570
    SLICE_X12Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.425 f  gameTop/graphicEngineVGA/_T_3562_1_i_4/O
                         net (fo=1, routed)           0.493    13.918    gameTop/graphicEngineVGA/_T_3562_1_i_4_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124    14.042 r  gameTop/graphicEngineVGA/_T_3562_1_i_1/O
                         net (fo=1, routed)           0.000    14.042    gameTop/graphicEngineVGA/_T_3562_10
    SLICE_X12Y43         FDRE                                         r  gameTop/graphicEngineVGA/_T_3562_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.692    15.114    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y43         FDRE                                         r  gameTop/graphicEngineVGA/_T_3562_1_reg/C
                         clock pessimism              0.187    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.081    15.347    gameTop/graphicEngineVGA/_T_3562_1_reg
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.262ns (15.721%)  route 6.766ns (84.279%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.617     5.219    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/Q
                         net (fo=77, routed)          5.942    11.679    gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep_n_0
    SLICE_X17Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.803 r  gameTop/graphicEngineVGA/RAM_reg_i_30/O
                         net (fo=1, routed)           0.000    11.803    gameTop/graphicEngineVGA/RAM_reg_i_30_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.201 r  gameTop/graphicEngineVGA/RAM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.201    gameTop/graphicEngineVGA/RAM_reg_i_6_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.423 r  gameTop/graphicEngineVGA/RAM_reg_i_5__0/O[0]
                         net (fo=1, routed)           0.824    13.247    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/ADDRBWRADDR[9]
    RAMB18_X0Y17         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.726    15.149    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.293    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    14.552    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_3526_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.783ns (20.434%)  route 6.942ns (79.566%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.617     5.219    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/Q
                         net (fo=77, routed)          5.942    11.679    gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep_n_0
    SLICE_X17Y38         LUT2 (Prop_lut2_I0_O)        0.124    11.803 r  gameTop/graphicEngineVGA/RAM_reg_i_30/O
                         net (fo=1, routed)           0.000    11.803    gameTop/graphicEngineVGA/RAM_reg_i_30_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.201 r  gameTop/graphicEngineVGA/RAM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.201    gameTop/graphicEngineVGA/RAM_reg_i_6_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.514 f  gameTop/graphicEngineVGA/RAM_reg_i_5__0/O[3]
                         net (fo=1, routed)           0.839    13.353    gameTop/graphicEngineVGA/RAM_reg_i_5__0_n_4
    SLICE_X18Y40         LUT4 (Prop_lut4_I1_O)        0.306    13.659 f  gameTop/graphicEngineVGA/_T_3526_1_i_4/O
                         net (fo=1, routed)           0.162    13.821    gameTop/graphicEngineVGA/_T_3526_1_i_4_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.945 r  gameTop/graphicEngineVGA/_T_3526_1_i_1/O
                         net (fo=1, routed)           0.000    13.945    gameTop/graphicEngineVGA/_T_3526_10
    SLICE_X18Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_3526_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.687    15.109    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X18Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_3526_1_reg/C
                         clock pessimism              0.180    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029    15.283    gameTop/graphicEngineVGA/_T_3526_1_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 1.262ns (15.800%)  route 6.726ns (84.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.617     5.219    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/Q
                         net (fo=77, routed)          5.962    11.699    gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.823 r  gameTop/graphicEngineVGA/RAM_reg_i_14__13/O
                         net (fo=1, routed)           0.000    11.823    gameTop/graphicEngineVGA/RAM_reg_i_14__13_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.221 r  gameTop/graphicEngineVGA/RAM_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.221    gameTop/graphicEngineVGA/RAM_reg_i_2__1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.443 r  gameTop/graphicEngineVGA/RAM_reg_i_1__1/O[0]
                         net (fo=1, routed)           0.764    13.207    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/ADDRARDADDR[9]
    RAMB18_X0Y17         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.728    15.151    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.180    15.331    
                         clock uncertainty           -0.035    15.295    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.554    gameTop/graphicEngineVGA/spriteMemories_2/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_3517_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 1.783ns (20.349%)  route 6.979ns (79.651%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.617     5.219    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep/Q
                         net (fo=77, routed)          5.962    11.699    gameTop/graphicEngineVGA/CounterYReg_reg[2]_rep_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.823 r  gameTop/graphicEngineVGA/RAM_reg_i_14__13/O
                         net (fo=1, routed)           0.000    11.823    gameTop/graphicEngineVGA/RAM_reg_i_14__13_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.221 r  gameTop/graphicEngineVGA/RAM_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.221    gameTop/graphicEngineVGA/RAM_reg_i_2__1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.534 f  gameTop/graphicEngineVGA/RAM_reg_i_1__1/O[3]
                         net (fo=1, routed)           0.852    13.386    gameTop/graphicEngineVGA/RAM_reg_i_1__1_n_4
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.306    13.692 f  gameTop/graphicEngineVGA/_T_3517_1_i_4/O
                         net (fo=1, routed)           0.165    13.857    gameTop/graphicEngineVGA/_T_3517_1_i_4_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.981 r  gameTop/graphicEngineVGA/_T_3517_1_i_1/O
                         net (fo=1, routed)           0.000    13.981    gameTop/graphicEngineVGA/_T_3517_10
    SLICE_X12Y43         FDRE                                         r  gameTop/graphicEngineVGA/_T_3517_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.692    15.114    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y43         FDRE                                         r  gameTop/graphicEngineVGA/_T_3517_1_reg/C
                         clock pessimism              0.180    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.077    15.336    gameTop/graphicEngineVGA/_T_3517_1_reg
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Randomizer_16/place_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/Randomizer_16/place_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.301%)  route 0.237ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.629     1.549    gameTop/gameLogic/Randomizer_16/clock_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  gameTop/gameLogic/Randomizer_16/place_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gameTop/gameLogic/Randomizer_16/place_reg[7]/Q
                         net (fo=4, routed)           0.237     1.927    gameTop/gameLogic/Randomizer_16/place_reg_n_0_[7]
    SLICE_X48Y37         FDRE                                         r  gameTop/gameLogic/Randomizer_16/place_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.903     2.068    gameTop/gameLogic/Randomizer_16/clock_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  gameTop/gameLogic/Randomizer_16/place_reg[6]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.078     1.892    gameTop/gameLogic/Randomizer_16/place_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/_T_3643_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_3643_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.601%)  route 0.244ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.556     1.475    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_3643_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  gameTop/graphicEngineVGA/_T_3643_1_reg/Q
                         net (fo=1, routed)           0.244     1.861    gameTop/graphicEngineVGA/_T_3643_1
    SLICE_X54Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_3643_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.822     1.987    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_3643_0_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.052     1.788    gameTop/graphicEngineVGA/_T_3643_0_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Xstart_124_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_124_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.784%)  route 0.220ns (63.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.563     1.482    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X49Y87         FDRE                                         r  gameTop/gameLogic/Xstart_124_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  gameTop/gameLogic/Xstart_124_reg[1]/Q
                         net (fo=5, routed)           0.220     1.830    gameTop/graphicEngineVGA/spriteXPositionReg_124_reg[10]_0[1]
    SLICE_X52Y87         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_124_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.830     1.995    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_124_reg[1]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.012     1.756    gameTop/graphicEngineVGA/spriteXPositionReg_124_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Ystart_12_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.844%)  route 0.348ns (71.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.565     1.484    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X55Y51         FDSE                                         r  gameTop/gameLogic/Ystart_12_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  gameTop/gameLogic/Ystart_12_reg[6]/Q
                         net (fo=27, routed)          0.348     1.973    gameTop/graphicEngineVGA/spriteYPositionReg_12_reg[9]_0[6]
    SLICE_X43Y43         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.909     2.074    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_12_reg[6]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.070     1.893    gameTop/graphicEngineVGA/spriteYPositionReg_12_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.647     1.567    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X73Y31         FDRE                                         r  gameTop/soundEngine/toneIndex_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  gameTop/soundEngine/toneIndex_6_reg[6]/Q
                         net (fo=5, routed)           0.181     1.889    gameTop/soundEngine/tone_6/RamInitSpWf/Q[6]
    RAMB18_X2Y12         RAMB18E1                                     r  gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.965     2.130    gameTop/soundEngine/tone_6/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X2Y12         RAMB18E1                                     r  gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.505     1.625    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.808    gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Randomizer_10/place_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/Randomizer_10/place_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.542%)  route 0.225ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.631     1.551    gameTop/gameLogic/Randomizer_10/clock_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  gameTop/gameLogic/Randomizer_10/place_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  gameTop/gameLogic/Randomizer_10/place_reg[5]/Q
                         net (fo=7, routed)           0.225     1.917    gameTop/gameLogic/Randomizer_10/place_reg_n_0_[5]
    SLICE_X54Y52         FDRE                                         r  gameTop/gameLogic/Randomizer_10/place_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.835     2.000    gameTop/gameLogic/Randomizer_10/clock_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  gameTop/gameLogic/Randomizer_10/place_reg[4]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.085     1.834    gameTop/gameLogic/Randomizer_10/place_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.647     1.567    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X73Y31         FDRE                                         r  gameTop/soundEngine/toneIndex_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  gameTop/soundEngine/toneIndex_6_reg[6]/Q
                         net (fo=5, routed)           0.181     1.889    gameTop/soundEngine/tone_6/RamInitSpWf/Q[6]
    RAMB18_X2Y12         RAMB18E1                                     r  gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.963     2.128    gameTop/soundEngine/tone_6/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X2Y12         RAMB18E1                                     r  gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.623    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.806    gameTop/soundEngine/tone_6/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.574     1.493    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=4, routed)           0.169     1.826    gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/ADDRARDADDR[7]
    RAMB18_X0Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.888     2.053    gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y37         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.574     1.493    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=4, routed)           0.169     1.826    gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/ADDRARDADDR[7]
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.888     2.053    gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Randomizer_10/place_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/Randomizer_10/placeholder_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.767%)  route 0.203ns (52.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.631     1.551    gameTop/gameLogic/Randomizer_10/clock_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  gameTop/gameLogic/Randomizer_10/place_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 f  gameTop/gameLogic/Randomizer_10/place_reg[5]/Q
                         net (fo=7, routed)           0.203     1.895    gameTop/gameLogic/Randomizer_10/place_reg_n_0_[5]
    SLICE_X55Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  gameTop/gameLogic/Randomizer_10/placeholder[5]_i_1/O
                         net (fo=1, routed)           0.000     1.940    gameTop/gameLogic/Randomizer_10/placeholder[5]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  gameTop/gameLogic/Randomizer_10/placeholder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.835     2.000    gameTop/gameLogic/Randomizer_10/clock_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  gameTop/gameLogic/Randomizer_10/placeholder_reg[5]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.091     1.840    gameTop/gameLogic/Randomizer_10/placeholder_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41  gameTop/graphicEngineVGA/backBufferMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37  gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38  gameTop/graphicEngineVGA/backBufferShadowMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39  gameTop/graphicEngineVGA/backBufferShadowMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y46  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y46  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y93  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y93  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y90  gameTop/graphicEngineVGA/_T_4648_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y90  gameTop/graphicEngineVGA/_T_4648_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y54  _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y54  _T_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y51  _T_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y51  _T_2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y93  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y93  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y90  gameTop/graphicEngineVGA/_T_4648_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y90  gameTop/graphicEngineVGA/_T_4648_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y54  _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y54  _T_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y51  _T_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y51  _T_2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/soundEngine/channel_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_soundOutput_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.484ns  (logic 4.288ns (31.800%)  route 9.196ns (68.200%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.806     5.409    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  gameTop/soundEngine/channel_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  gameTop/soundEngine/channel_2_reg/Q
                         net (fo=2, routed)           2.932     8.858    gameTop/soundEngine/channel_2_reg_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.982 r  gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.569     9.551    gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_2_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.675 r  gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.696    15.371    io_soundOutput_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    18.893 r  io_soundOutput_0_OBUF_inst/O
                         net (fo=0)                   0.000    18.893    io_soundOutput_0
    F16                                                               r  io_soundOutput_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 4.214ns (48.342%)  route 4.503ns (51.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.630     5.233    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.478     5.711 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           4.503    10.214    io_Vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.736    13.950 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.950    io_Vsync
    B12                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 4.214ns (50.341%)  route 4.156ns (49.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.636     5.239    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.478     5.717 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           4.156     9.873    io_Hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.736    13.609 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.609    io_Hsync
    B11                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4655_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.066ns (51.589%)  route 3.816ns (48.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.633     5.236    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_4655_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  gameTop/graphicEngineVGA/_T_4655_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.816     9.570    lopt_10
    B4                   OBUF (Prop_obuf_I_O)         3.548    13.118 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.118    io_vgaRed[1]
    B4                                                                r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4656_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 3.994ns (51.503%)  route 3.761ns (48.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.716     5.319    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X73Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4656_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  gameTop/graphicEngineVGA/_T_4656_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.761     9.536    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.074 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.074    io_vgaGreen[0]
    C6                                                                r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4656_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 4.001ns (51.733%)  route 3.733ns (48.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.716     5.319    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X73Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4656_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  gameTop/graphicEngineVGA/_T_4656_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.733     9.507    lopt_6
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.052 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.052    io_vgaGreen[1]
    A5                                                                r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4655_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.053ns (52.092%)  route 3.728ns (47.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.633     5.236    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_4655_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  gameTop/graphicEngineVGA/_T_4655_reg[2]/Q
                         net (fo=1, routed)           3.728     9.481    io_vgaRed_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.016 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.016    io_vgaRed[2]
    C5                                                                r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4655_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.070ns (52.505%)  route 3.681ns (47.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.633     5.236    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_4655_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  gameTop/graphicEngineVGA/_T_4655_reg[3]/Q
                         net (fo=1, routed)           3.681     9.435    io_vgaRed_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.552    12.986 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.986    io_vgaRed[3]
    A4                                                                r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4656_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.002ns (52.476%)  route 3.625ns (47.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.716     5.319    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X73Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4656_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  gameTop/graphicEngineVGA/_T_4656_reg[3]/Q
                         net (fo=1, routed)           3.625     9.399    io_vgaGreen_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    12.946 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.946    io_vgaGreen[3]
    A6                                                                r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 4.003ns (52.555%)  route 3.614ns (47.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.716     5.319    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X72Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.614     9.388    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.935 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.935    io_vgaBlue[0]
    B7                                                                r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.433ns (73.537%)  route 0.516ns (26.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.573     1.492    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.516     2.172    io_missingFrameError_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.442 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.442    io_missingFrameError
    V11                                                               r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_backBufferWriteError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.435ns (61.815%)  route 0.886ns (38.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.575     1.494    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/Q
                         net (fo=2, routed)           0.886     2.545    io_backBufferWriteError_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.815 r  io_backBufferWriteError_OBUF_inst/O
                         net (fo=0)                   0.000     3.815    io_backBufferWriteError
    V12                                                               r  io_backBufferWriteError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4656_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.388ns (54.915%)  route 1.140ns (45.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X73Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4656_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4656_reg[2]/Q
                         net (fo=1, routed)           1.140     2.796    io_vgaGreen_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.043 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.043    io_vgaGreen[2]
    B6                                                                r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4657_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.365ns (52.792%)  route 1.221ns (47.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X72Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4657_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4657_reg[2]/Q
                         net (fo=1, routed)           1.221     2.877    io_vgaBlue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.102 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.102    io_vgaBlue[2]
    D7                                                                r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4657_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.393ns (53.145%)  route 1.228ns (46.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X72Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4657_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4657_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.228     2.884    lopt_2
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.136 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.136    io_vgaBlue[1]
    C7                                                                r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.389ns (52.914%)  route 1.236ns (47.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X72Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4657_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.236     2.892    lopt
    B7                   OBUF (Prop_obuf_I_O)         1.248     4.140 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.140    io_vgaBlue[0]
    B7                                                                r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4657_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.393ns (53.023%)  route 1.234ns (46.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X72Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4657_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4657_reg[3]/Q
                         net (fo=1, routed)           1.234     2.891    io_vgaBlue_OBUF[1]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.143 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.143    io_vgaBlue[3]
    D8                                                                r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4655_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.400ns (52.659%)  route 1.259ns (47.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.568     1.487    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_4655_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  gameTop/graphicEngineVGA/_T_4655_reg[2]/Q
                         net (fo=1, routed)           1.259     2.910    io_vgaRed_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     4.146 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.146    io_vgaRed[2]
    C5                                                                r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4656_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.388ns (52.764%)  route 1.243ns (47.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.596     1.515    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X73Y97         FDRE                                         r  gameTop/graphicEngineVGA/_T_4656_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  gameTop/graphicEngineVGA/_T_4656_reg[3]/Q
                         net (fo=1, routed)           1.243     2.899    io_vgaGreen_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.146 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.146    io_vgaGreen[3]
    A6                                                                r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_4655_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.418ns (53.292%)  route 1.243ns (46.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.568     1.487    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y93         FDRE                                         r  gameTop/graphicEngineVGA/_T_4655_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  gameTop/graphicEngineVGA/_T_4655_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.243     2.895    lopt_8
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.149 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.149    io_vgaRed[0]
    A3                                                                r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw_0
                            (input port)
  Destination:            gameTop/_T_17_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 1.478ns (30.796%)  route 3.320ns (69.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  io_sw_0 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  io_sw_0_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.798    gameTop/io_sw_0
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_17_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.492     4.915    gameTop/clock_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_17_2_reg/C

Slack:                    inf
  Source:                 io_sw_7
                            (input port)
  Destination:            gameTop/_T_38_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.508ns (34.165%)  route 2.906ns (65.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_sw_7 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_7
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  io_sw_7_IBUF_inst/O
                         net (fo=1, routed)           2.906     4.414    gameTop/io_sw_7
    SLICE_X56Y73         FDRE                                         r  gameTop/_T_38_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.490     4.913    gameTop/clock_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  gameTop/_T_38_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.524ns (35.247%)  route 2.800ns (64.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.800     4.324    reset_IBUF
    SLICE_X62Y54         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.511     4.934    clock_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_sw_1
                            (input port)
  Destination:            gameTop/_T_20_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.480ns (34.796%)  route 2.773ns (65.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  io_sw_1 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_1
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  io_sw_1_IBUF_inst/O
                         net (fo=1, routed)           2.773     4.252    gameTop/io_sw_1
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_20_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.496     4.919    gameTop/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_20_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.486ns (35.337%)  route 2.719ns (64.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           2.719     4.205    gameTop/io_btnU
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.487     4.910    gameTop/clock_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.480ns (35.379%)  route 2.703ns (64.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           2.703     4.183    gameTop/io_btnD
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.492     4.915    gameTop/clock_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 1.477ns (36.240%)  route 2.598ns (63.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           2.598     4.074    gameTop/io_btnC
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.487     4.910    gameTop/clock_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 1.467ns (36.715%)  route 2.529ns (63.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           2.529     3.997    gameTop/io_btnR
    SLICE_X57Y73         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.490     4.913    gameTop/clock_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_sw_2
                            (input port)
  Destination:            gameTop/_T_23_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.485ns (37.997%)  route 2.423ns (62.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  io_sw_2 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  io_sw_2_IBUF_inst/O
                         net (fo=1, routed)           2.423     3.909    gameTop/io_sw_2
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_23_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.496     4.919    gameTop/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_23_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.488ns (38.448%)  route 2.382ns (61.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           2.382     3.870    gameTop/io_btnL
    SLICE_X59Y74         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        1.492     4.915    gameTop/clock_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  gameTop/_T_11_2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.256ns (19.114%)  route 1.082ns (80.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.338    gameTop/io_btnL
    SLICE_X59Y74         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.821     1.986    gameTop/clock_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_sw_2
                            (input port)
  Destination:            gameTop/_T_23_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.253ns (18.898%)  route 1.085ns (81.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  io_sw_2 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_sw_2_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.338    gameTop/io_sw_2
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_23_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.820     1.985    gameTop/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_23_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.235ns (17.261%)  route 1.128ns (82.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.364    gameTop/io_btnR
    SLICE_X57Y73         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.820     1.985    gameTop/clock_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.244ns (17.139%)  route 1.182ns (82.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.182     1.426    gameTop/io_btnC
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.818     1.983    gameTop/clock_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.248ns (17.149%)  route 1.197ns (82.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.197     1.445    gameTop/io_btnD
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.821     1.986    gameTop/clock_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.254ns (17.447%)  route 1.200ns (82.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.453    gameTop/io_btnU
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.818     1.983    gameTop/clock_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_sw_1
                            (input port)
  Destination:            gameTop/_T_20_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.247ns (16.561%)  route 1.247ns (83.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  io_sw_1 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  io_sw_1_IBUF_inst/O
                         net (fo=1, routed)           1.247     1.494    gameTop/io_sw_1
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_20_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.820     1.985    gameTop/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/_T_20_2_reg/C

Slack:                    inf
  Source:                 io_sw_7
                            (input port)
  Destination:            gameTop/_T_38_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.275ns (17.568%)  route 1.293ns (82.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_sw_7 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_7
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  io_sw_7_IBUF_inst/O
                         net (fo=1, routed)           1.293     1.568    gameTop/io_sw_7
    SLICE_X56Y73         FDRE                                         r  gameTop/_T_38_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.820     1.985    gameTop/clock_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  gameTop/_T_38_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.292ns (18.410%)  route 1.292ns (81.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    reset_IBUF
    SLICE_X62Y54         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.839     2.004    clock_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_sw_0
                            (input port)
  Destination:            gameTop/_T_17_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.245ns (14.189%)  route 1.484ns (85.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  io_sw_0 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  io_sw_0_IBUF_inst/O
                         net (fo=1, routed)           1.484     1.730    gameTop/io_sw_0
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_17_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3379, routed)        0.821     1.986    gameTop/clock_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  gameTop/_T_17_2_reg/C





