###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:03:21 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         0.799
+ Phase Shift                   3.000
= Required Time                 3.133
- Arrival Time                  2.720
= Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.528 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.102 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    2.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    2.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0       | A ^ -> Y v     | MUX2X1   | 0.203 | 0.145 |   2.720 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.203 | 0.000 |   2.720 |    3.133 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.167 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.178 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.373 | 0.012 |   0.931 |    0.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.949
- Setup                         0.739
+ Phase Shift                   3.000
= Required Time                 3.209
- Arrival Time                  2.708
= Slack Time                    0.502
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.602 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.079 | 0.141 |   1.241 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.321 | 0.356 |   1.597 |    2.099 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.148 | 0.300 |   1.897 |    2.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.102 | 0.098 |   1.995 |    2.497 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.135 | 0.139 |   2.134 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.217 | 0.165 |   2.300 |    2.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.276 | 0.251 |   2.551 |    3.052 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.203 | 0.157 |   2.708 |    3.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.203 | 0.000 |   2.708 |    3.209 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.402 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.257 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.089 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.407 | 0.036 |   0.949 |    0.447 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.960
- Setup                         0.682
+ Phase Shift                   3.000
= Required Time                 3.278
- Arrival Time                  2.738
= Slack Time                    0.540
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.656 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.229 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0        | B ^ -> Y v     | AOI21X1  | 0.195 | 0.163 |   2.738 |    3.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.195 | 0.000 |   2.738 |    3.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.440 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.295 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.051 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.347 | 0.019 |   0.960 |    0.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.972
- Setup                         0.531
+ Phase Shift                   3.000
= Required Time                 3.440
- Arrival Time                  2.897
= Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.660 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.087 | 0.252 |   2.192 |    2.735 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.059 | 0.066 |   2.257 |    2.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.119 | 0.093 |   2.351 |    2.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.143 |   2.494 |    3.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   2.740 |    3.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1538_0         | B ^ -> Y v     | AOI21X1  | 0.188 | 0.156 |   2.896 |    3.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.188 | 0.000 |   2.897 |    3.440 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.047 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.391 | 0.034 |   0.972 |    0.428 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.974
- Setup                         0.691
+ Phase Shift                   3.000
= Required Time                 3.283
- Arrival Time                  2.716
= Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.684 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0       | A ^ -> Y v     | NAND3X1  | 0.172 | 0.120 |   2.059 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | B v -> Y v     | AND2X2   | 0.195 | 0.340 |   2.399 |    2.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A v -> Y ^     | INVX8    | 0.174 | 0.166 |   2.565 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0       | B ^ -> Y v     | AOI21X1  | 0.198 | 0.150 |   2.715 |    3.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.198 | 0.000 |   2.716 |    3.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.467 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.023 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.391 | 0.036 |   0.974 |    0.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.972
- Setup                         0.607
+ Phase Shift                   3.000
= Required Time                 3.365
- Arrival Time                  2.783
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.699 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.173 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B ^ -> Y v     | AOI21X1  | 0.194 | 0.192 |   2.782 |    3.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.194 | 0.000 |   2.783 |    3.365 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.483 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.338 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |    0.008 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.410 | 0.060 |   0.972 |    0.389 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.943
- Setup                         0.595
+ Phase Shift                   3.000
= Required Time                 3.348
- Arrival Time                  2.754
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.711 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.284 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0        | B ^ -> Y v     | AOI21X1  | 0.191 | 0.178 |   2.753 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.754 |    3.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.495 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.350 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.004 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.346 | 0.014 |   0.943 |    0.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.974
- Setup                         0.629
+ Phase Shift                   3.000
= Required Time                 3.345
- Arrival Time                  2.727
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.734 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    2.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.209 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A ^ -> Y v     | MUX2X1   | 0.195 | 0.136 |   2.727 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.195 | 0.000 |   2.727 |    3.345 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.518 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.373 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.027 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.410 | 0.061 |   0.974 |    0.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.950
- Setup                         0.625
+ Phase Shift                   3.000
= Required Time                 3.324
- Arrival Time                  2.694
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.730 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.079 | 0.141 |   1.241 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.321 | 0.356 |   1.597 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.148 | 0.300 |   1.897 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.102 | 0.098 |   1.995 |    2.625 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.135 | 0.139 |   2.134 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.217 | 0.165 |   2.300 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.276 | 0.251 |   2.551 |    3.181 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.193 | 0.143 |   2.694 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.193 | 0.001 |   2.694 |    3.324 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.530 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.385 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.039 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    0.320 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.974
- Setup                         0.605
+ Phase Shift                   3.000
= Required Time                 3.368
- Arrival Time                  2.728
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.757 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    2.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.231 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A ^ -> Y v     | MUX2X1   | 0.194 | 0.137 |   2.728 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.194 | 0.000 |   2.728 |    3.368 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.540 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.050 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.409 | 0.062 |   0.974 |    0.333 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.391
+ Phase Shift                   3.000
= Required Time                 3.561
- Arrival Time                  2.919
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.759 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.087 | 0.252 |   2.192 |    2.834 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.059 | 0.066 |   2.257 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.119 | 0.093 |   2.351 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.143 |   2.494 |    3.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   2.740 |    3.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2062_0         | B ^ -> Y v     | AOI21X1  | 0.179 | 0.178 |   2.918 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.179 | 0.000 |   2.919 |    3.561 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.543 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.398 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.052 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.955
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.565
- Arrival Time                  2.910
= Slack Time                    0.654
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.771 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.344 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.087 | 0.252 |   2.192 |    2.846 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.059 | 0.066 |   2.257 |    2.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.119 | 0.093 |   2.351 |    3.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.143 |   2.494 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   2.740 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1562_0         | B ^ -> Y v     | AOI21X1  | 0.178 | 0.170 |   2.910 |    3.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.178 | 0.000 |   2.910 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.064 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.014 |   0.955 |    0.300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.973
- Setup                         0.442
+ Phase Shift                   3.000
= Required Time                 3.531
- Arrival Time                  2.868
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.779 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.352 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.087 | 0.252 |   2.192 |    2.855 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.059 | 0.066 |   2.257 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.119 | 0.093 |   2.351 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.143 |   2.494 |    3.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   2.740 |    3.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A ^ -> Y v     | MUX2X1   | 0.183 | 0.128 |   2.868 |    3.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.183 | 0.000 |   2.868 |    3.531 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.072 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.393 | 0.035 |   0.973 |    0.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.997
- Setup                         0.544
+ Phase Shift                   3.000
= Required Time                 3.453
- Arrival Time                  2.786
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.783 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.356 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.258 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B ^ -> Y v     | AOI21X1  | 0.191 | 0.195 |   2.785 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.786 |    3.453 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.076 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.441 | 0.097 |   0.997 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.405
+ Phase Shift                   3.000
= Required Time                 3.547
- Arrival Time                  2.879
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.768 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.079 | 0.141 |   1.241 |    1.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.321 | 0.356 |   1.597 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.281 | 0.242 |   1.839 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.085 | 0.256 |   2.095 |    2.764 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.061 | 0.067 |   2.163 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.093 | 0.073 |   2.236 |    2.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.235 | 0.200 |   2.436 |    3.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.307 | 0.269 |   2.704 |    3.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.177 | 0.174 |   2.878 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.879 |    3.547 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.078 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.946
- Setup                         0.433
+ Phase Shift                   3.000
= Required Time                 3.513
- Arrival Time                  2.845
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.785 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.784 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.357 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B v -> Y ^     | AOI21X1  | 0.165 | 0.155 |   2.844 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.165 | 0.001 |   2.845 |    3.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.078 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.406 | 0.034 |   0.946 |    0.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.937
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.521
- Arrival Time                  2.850
= Slack Time                    0.670
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.786 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.360 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.091 | 0.077 |   2.026 |    2.696 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.083 | 0.084 |   2.110 |    2.780 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.182 |   2.292 |    2.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.195 | 0.138 |   2.429 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   2.712 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   2.850 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   2.850 |    3.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.570 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.425 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.080 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.378 | 0.017 |   0.937 |    0.266 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.951
- Setup                         0.536
+ Phase Shift                   3.000
= Required Time                 3.416
- Arrival Time                  2.745
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.787 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.360 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    2.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0        | B ^ -> Y v     | AOI21X1  | 0.188 | 0.169 |   2.744 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.188 | 0.000 |   2.745 |    3.416 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.426 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.080 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.388 | 0.032 |   0.951 |    0.281 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.970
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.542
- Arrival Time                  2.870
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.772 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.079 | 0.141 |   1.241 |    1.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.321 | 0.356 |   1.597 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.281 | 0.242 |   1.839 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.085 | 0.256 |   2.095 |    2.767 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.061 | 0.067 |   2.163 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.093 | 0.073 |   2.236 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.235 | 0.200 |   2.436 |    3.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.307 | 0.269 |   2.704 |    3.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.165 |   2.869 |    3.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.870 |    3.542 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.572 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.427 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.081 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    0.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.390 | 0.032 |   0.970 |    0.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.949
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.534
- Arrival Time                  2.861
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.789 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.788 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.362 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.191 | 0.172 |   2.860 |    3.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.191 | 0.000 |   2.861 |    3.534 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.573 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.082 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.367 | 0.039 |   0.949 |    0.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.977
- Setup                         0.430
+ Phase Shift                   3.000
= Required Time                 3.546
- Arrival Time                  2.873
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.773 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.079 | 0.141 |   1.241 |    1.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.321 | 0.356 |   1.597 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.281 | 0.242 |   1.839 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.085 | 0.256 |   2.095 |    2.768 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.061 | 0.067 |   2.163 |    2.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.093 | 0.073 |   2.236 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.235 | 0.200 |   2.436 |    3.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.307 | 0.269 |   2.704 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.169 |   2.873 |    3.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.873 |    3.546 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.573 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.082 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.374 | 0.347 |   0.938 |    0.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.394 | 0.039 |   0.977 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.381
+ Phase Shift                   3.000
= Required Time                 3.571
- Arrival Time                  2.898
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.789 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.363 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.087 | 0.252 |   2.192 |    2.865 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.059 | 0.066 |   2.257 |    2.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.119 | 0.093 |   2.351 |    3.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.143 |   2.494 |    3.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.296 | 0.247 |   2.740 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1529_0         | B ^ -> Y v     | AOI21X1  | 0.164 | 0.158 |   2.898 |    3.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   2.898 |    3.571 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.573 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.083 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.955
- Setup                         0.421
+ Phase Shift                   3.000
= Required Time                 3.533
- Arrival Time                  2.856
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.794 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.091 | 0.077 |   2.026 |    2.703 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.083 | 0.084 |   2.110 |    2.787 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.182 |   2.292 |    2.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.195 | 0.138 |   2.429 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   2.712 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   2.856 |    3.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   2.856 |    3.533 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.577 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.087 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.389 | 0.035 |   0.955 |    0.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.947
- Setup                         0.569
+ Phase Shift                   3.000
= Required Time                 3.379
- Arrival Time                  2.698
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.797 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.370 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC302_FE_OCPN219_wena | A ^ -> Y v     | INVX4    | 0.094 | 0.101 |   2.040 |    2.721 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2369_0         | B v -> Y ^     | NAND2X1  | 0.109 | 0.105 |   2.146 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | A ^ -> Y v     | NAND2X1  | 0.184 | 0.146 |   2.292 |    2.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.280 | 0.236 |   2.527 |    3.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2299_0         | B ^ -> Y v     | AOI21X1  | 0.190 | 0.170 |   2.697 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.190 | 0.000 |   2.698 |    3.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.436 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.090 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.366 | 0.037 |   0.947 |    0.266 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.940
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.537
- Arrival Time                  2.855
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.799 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.372 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.091 | 0.077 |   2.026 |    2.708 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.083 | 0.084 |   2.110 |    2.793 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.182 |   2.292 |    2.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.195 | 0.138 |   2.429 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.140 | 0.283 |   2.712 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   2.854 |    3.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.855 |    3.537 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.438 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.092 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.346 | 0.010 |   0.940 |    0.258 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.942
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.528
- Arrival Time                  2.842
= Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.802 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.375 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.802 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.187 | 0.173 |   2.841 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.187 | 0.000 |   2.842 |    3.528 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.586 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.441 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.095 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.365 | 0.032 |   0.942 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.975
- Setup                         0.436
+ Phase Shift                   3.000
= Required Time                 3.539
- Arrival Time                  2.851
= Slack Time                    0.688
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.804 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.377 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.804 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.377 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.172 | 0.161 |   2.850 |    3.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.851 |    3.539 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.588 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.443 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.097 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.409 | 0.062 |   0.975 |    0.287 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.930
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.520
- Arrival Time                  2.831
= Slack Time                    0.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.805 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.378 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.805 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1550_0         | B v -> Y ^     | AOI21X1  | 0.161 | 0.163 |   2.831 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.831 |    3.520 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.589 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.444 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.098 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.358 | 0.020 |   0.930 |    0.241 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.938
- Setup                         0.414
+ Phase Shift                   3.000
= Required Time                 3.524
- Arrival Time                  2.831
= Slack Time                    0.693
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.809 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.809 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | A v -> Y ^     | MUX2X1   | 0.175 | 0.163 |   2.831 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.175 | 0.000 |   2.831 |    3.524 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.593 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.448 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.102 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.363 | 0.028 |   0.938 |    0.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.949
- Setup                         0.435
+ Phase Shift                   3.000
= Required Time                 3.515
- Arrival Time                  2.822
= Slack Time                    0.693
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.809 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.809 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.382 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.169 | 0.133 |   2.821 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.822 |    3.515 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.593 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.448 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.102 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.407 | 0.037 |   0.949 |    0.256 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.950
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.535
- Arrival Time                  2.835
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.816 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.389 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.816 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.176 | 0.167 |   2.835 |    3.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.835 |    3.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.600 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.455 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.109 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.961
- Setup                         0.438
+ Phase Shift                   3.000
= Required Time                 3.522
- Arrival Time                  2.821
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.817 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.817 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.390 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.183 | 0.132 |   2.821 |    3.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   2.821 |    3.522 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.111 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.410 | 0.048 |   0.961 |    0.259 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.950
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.535
- Arrival Time                  2.834
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.817 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.817 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.165 |   2.833 |    3.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.834 |    3.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.111 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.367 | 0.040 |   0.950 |    0.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.967
- Setup                         0.431
+ Phase Shift                   3.000
= Required Time                 3.536
- Arrival Time                  2.832
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.820 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.393 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.820 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.089 |   2.205 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.273 | 0.213 |   2.418 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.285 | 0.271 |   2.689 |    3.393 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B v -> Y ^     | AOI21X1  | 0.150 | 0.143 |   2.832 |    3.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   2.832 |    3.536 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.459 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.113 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.410 | 0.055 |   0.967 |    0.263 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.405
+ Phase Shift                   3.000
= Required Time                 3.547
- Arrival Time                  2.836
= Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.828 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.401 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.828 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | A v -> Y ^     | MUX2X1   | 0.170 | 0.167 |   2.835 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.836 |    3.547 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.121 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.241 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.001
- Setup                         0.540
+ Phase Shift                   3.000
= Required Time                 3.460
- Arrival Time                  2.747
= Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.830 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    1.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.403 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    3.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.304 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A ^ -> Y v     | MUX2X1   | 0.191 | 0.156 |   2.746 |    3.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.747 |    3.460 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.123 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.439 | 0.101 |   1.001 |    0.287 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.955
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.551
- Arrival Time                  2.819
= Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.848 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.116 | 0.249 |   2.198 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.157 | 0.094 |   2.291 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   2.493 |    3.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   2.669 |    3.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.155 | 0.150 |   2.819 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.155 | 0.000 |   2.819 |    3.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.141 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.014 |   0.955 |    0.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.935
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.520
- Arrival Time                  2.786
= Slack Time                    0.734
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.850 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.091 | 0.077 |   2.026 |    2.759 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.083 | 0.084 |   2.110 |    2.844 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.182 |   2.292 |    3.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.195 | 0.138 |   2.429 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC253_n32       | A v -> Y v     | BUFX2    | 0.095 | 0.221 |   2.650 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_397_0          | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   2.786 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   2.786 |    3.520 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.489 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.143 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.377 | 0.015 |   0.935 |    0.201 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.549
- Arrival Time                  2.814
= Slack Time                    0.735
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.851 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.147 | 0.323 |   2.013 |    2.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.104 | 0.103 |   2.116 |    2.851 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.094 |   2.210 |    2.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.200 |   2.410 |    3.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.292 | 0.258 |   2.668 |    3.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1347_0         | B v -> Y ^     | AOI21X1  | 0.145 | 0.146 |   2.814 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.145 | 0.000 |   2.814 |    3.549 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.490 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.144 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.942
- Setup                         0.405
+ Phase Shift                   3.000
= Required Time                 3.537
- Arrival Time                  2.798
= Slack Time                    0.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.855 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.428 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.116 | 0.249 |   2.198 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.157 | 0.094 |   2.291 |    3.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   2.493 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   2.669 |    3.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2110_0       | B v -> Y ^     | AOI21X1  | 0.174 | 0.129 |   2.798 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.798 |    3.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.639 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.494 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.148 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    0.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.346 | 0.012 |   0.942 |    0.203 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.549
- Arrival Time                  2.807
= Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.859 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.116 | 0.249 |   2.198 |    2.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.157 | 0.094 |   2.291 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   2.493 |    3.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   2.669 |    3.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | A v -> Y ^     | MUX2X1   | 0.141 | 0.138 |   2.807 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   2.807 |    3.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.642 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.497 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.152 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.012 |   0.952 |    0.210 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.959
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.555
- Arrival Time                  2.809
= Slack Time                    0.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.863 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.116 | 0.249 |   2.198 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.157 | 0.094 |   2.291 |    3.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.225 | 0.201 |   2.493 |    3.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.180 | 0.176 |   2.669 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A v -> Y ^     | MUX2X1   | 0.147 | 0.140 |   2.808 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.809 |    3.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.647 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.502 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.156 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.345 | 0.350 |   0.940 |    0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.347 | 0.018 |   0.959 |    0.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.999
- Setup                         0.469
+ Phase Shift                   3.000
= Required Time                 3.530
- Arrival Time                  2.780
= Slack Time                    0.750
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.866 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.341 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B ^ -> Y v     | AOI21X1  | 0.185 | 0.189 |   2.780 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.185 | 0.000 |   2.780 |    3.530 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.505 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.160 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.386 | 0.309 |   0.900 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.440 | 0.100 |   0.999 |    0.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.943
- Setup                         0.443
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.743
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.873 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.446 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_755_0        | B ^ -> Y v     | AOI21X1  | 0.183 | 0.167 |   2.743 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.183 | 0.000 |   2.743 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.512 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.166 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.339 |   0.930 |    0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.346 | 0.013 |   0.943 |    0.186 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.735
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.880 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_752_0        | B ^ -> Y v     | AOI21X1  | 0.183 | 0.159 |   2.735 |    3.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.183 | 0.000 |   2.735 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.664 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.519 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.173 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.388 | 0.032 |   0.952 |    0.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.921
- Setup                         0.404
+ Phase Shift                   3.000
= Required Time                 3.517
- Arrival Time                  2.750
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.883 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.104 | 0.253 |   2.192 |    2.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.196 | 0.247 |   2.440 |    3.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   2.605 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1864_0       | B v -> Y ^     | AOI21X1  | 0.144 | 0.145 |   2.749 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.144 | 0.000 |   2.750 |    3.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.667 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.522 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.177 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.350 | 0.011 |   0.921 |    0.154 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.949
- Setup                         0.440
+ Phase Shift                   3.000
= Required Time                 3.509
- Arrival Time                  2.737
= Slack Time                    0.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.889 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.462 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.260 | 0.259 |   1.949 |    2.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.100 | 0.219 |   2.168 |    2.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.142 |   2.310 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.337 | 0.265 |   2.575 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_876_0        | B ^ -> Y v     | AOI21X1  | 0.183 | 0.161 |   2.736 |    3.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.183 | 0.000 |   2.737 |    3.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.672 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.528 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.182 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.355 | 0.329 |   0.919 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.387 | 0.030 |   0.949 |    0.177 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.934
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.524
- Arrival Time                  2.746
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.894 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.104 | 0.253 |   2.192 |    2.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.196 | 0.247 |   2.440 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   2.605 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B v -> Y ^     | MUX2X1   | 0.150 | 0.141 |   2.746 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.150 | 0.000 |   2.746 |    3.524 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.678 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.533 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.187 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.361 | 0.024 |   0.934 |    0.156 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.938
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.528
- Arrival Time                  2.750
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.894 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.104 | 0.253 |   2.192 |    2.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.196 | 0.247 |   2.440 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.176 | 0.165 |   2.605 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A v -> Y ^     | MUX2X1   | 0.146 | 0.145 |   2.750 |    3.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   2.750 |    3.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.678 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.533 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.187 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.333 | 0.319 |   0.910 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.363 | 0.028 |   0.938 |    0.160 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.976
- Setup                         0.429
+ Phase Shift                   3.000
= Required Time                 3.547
- Arrival Time                  2.765
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.898 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.071 | 0.160 |   1.276 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.322 | 0.413 |   1.689 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.280 | 0.250 |   1.939 |    2.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.101 | 0.262 |   2.201 |    2.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.182 | 0.138 |   2.339 |    3.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.343 | 0.252 |   2.591 |    3.373 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B ^ -> Y v     | AOI21X1  | 0.182 | 0.174 |   2.765 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.182 | 0.000 |   2.765 |    3.547 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.682 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.089 | 0.145 |   0.245 |   -0.537 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.418 | 0.346 |   0.591 |   -0.191 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.365 | 0.322 |   0.912 |    0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.409 | 0.064 |   0.976 |    0.194 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

