// Seed: 1727254722
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  id_4 :
  assert property (@(1) 1)
  else id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3
    , id_7,
    input tri id_4
    , id_8,
    input uwire id_5
);
  assign id_7 = 1;
  always @(posedge 1 or posedge 1) id_7 = 1;
  module_0(
      id_8, id_7, id_7
  );
endmodule
