Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Sep 23 13:11:40 2019
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.054        0.000                      0                   60        0.094        0.000                      0                   60        3.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.054        0.000                      0                   60        0.094        0.000                      0                   60        3.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 2.034ns (73.224%)  route 0.744ns (26.776%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.205 r  cnter2_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.205    cnter2_reg_reg[28]_i_1_n_6
    SLICE_X43Y55         FDCE                                         r  cnter2_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnter2_reg_reg[29]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.923ns (72.110%)  route 0.744ns (27.890%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.094 r  cnter2_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.094    cnter2_reg_reg[28]_i_1_n_7
    SLICE_X43Y55         FDCE                                         r  cnter2_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnter2_reg_reg[28]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.920ns (72.079%)  route 0.744ns (27.921%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.091 r  cnter2_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.091    cnter2_reg_reg[24]_i_1_n_6
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[25]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.899ns (71.857%)  route 0.744ns (28.143%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.070 r  cnter2_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.070    cnter2_reg_reg[24]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[27]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.825ns (71.046%)  route 0.744ns (28.954%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.996 r  cnter2_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.996    cnter2_reg_reg[24]_i_1_n_5
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[26]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.809ns (70.864%)  route 0.744ns (29.136%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.980 r  cnter2_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.980    cnter2_reg_reg[24]_i_1_n_7
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnter2_reg_reg[24]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.806ns (70.830%)  route 0.744ns (29.170%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  cnter2_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.977    cnter2_reg_reg[20]_i_1_n_6
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[21]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.785ns (70.588%)  route 0.744ns (29.412%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  cnter2_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.956    cnter2_reg_reg[20]_i_1_n_4
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[23]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter1_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.739     5.408    clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.864 r  cnter1_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.344    cnter1_reg_reg_n_0_[1]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.036 r  cnter1_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.036    cnter1_reg_reg[28]_i_1_n_6
    SLICE_X43Y65         FDCE                                         r  cnter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.557    12.949    clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  cnter1_reg_reg[29]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.342    
    SLICE_X43Y65         FDCE (Setup_fdce_C_D)        0.062    13.404    cnter1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.711ns (69.701%)  route 0.744ns (30.299%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  cnter2_reg_reg[5]/Q
                         net (fo=1, routed)           0.743     6.626    cnter2_reg_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.300 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.301    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.882 r  cnter2_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.882    cnter2_reg_reg[20]_i_1_n_5
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnter2_reg_reg[22]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.062    13.258    cnter2_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  5.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  cnter2_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    cnter2_reg_reg[8]_i_1_n_7
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  cnter2_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    cnter2_reg_reg[8]_i_1_n_5
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  cnter2_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    cnter2_reg_reg[8]_i_1_n_4
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[11]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  cnter2_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    cnter2_reg_reg[8]_i_1_n_6
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  cnter2_reg_reg[9]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  cnter2_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    cnter2_reg_reg[12]_i_1_n_7
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[12]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  cnter2_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    cnter2_reg_reg[12]_i_1_n_5
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[14]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.046 r  cnter2_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    cnter2_reg_reg[12]_i_1_n_6
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[13]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.046 r  cnter2_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    cnter2_reg_reg[12]_i_1_n_4
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  cnter2_reg_reg[15]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  cnter2_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    cnter2_reg_reg[16]_i_1_n_7
    SLICE_X43Y52         FDCE                                         r  cnter2_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  cnter2_reg_reg[16]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnter2_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  cnter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  cnter2_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    cnter2_reg_reg_n_0_[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  cnter2_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    cnter2_reg_reg[16]_i_1_n_5
    SLICE_X43Y52         FDCE                                         r  cnter2_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  cnter2_reg_reg[18]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.105     1.877    cnter2_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    cnter1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    cnter1_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    cnter1_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    cnter1_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    cnter1_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    cnter1_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    cnter1_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y62    cnter1_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y62    cnter1_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cnter2_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cnter2_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    cnter2_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    cnter2_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    cnter2_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    cnter2_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cnter2_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cnter2_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cnter2_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cnter2_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    cnter1_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    cnter1_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    cnter1_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    cnter1_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    cnter1_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    cnter1_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    cnter1_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    cnter1_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    cnter1_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    cnter1_reg_reg[17]/C



