// Seed: 928632865
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  supply0 id_3 = id_3 * 1 - {1 == 1{(1)}};
  wire id_4;
  wire id_5;
  assign id_4 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  assign id_4 = id_4 - id_1 <= 1 && 1;
  assign id_4 = id_2;
  always @(posedge id_1)
    if (1) id_4 <= "";
    else begin
      $display(1);
    end
  wire id_5;
  module_0(
      id_5, id_5
  );
endmodule
