Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Sep 25 11:59:52 2024
| Host              : archlinux running 64-bit Arch Linux
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file register_array_timing_summary_routed.rpt -pb register_array_timing_summary_routed.pb -rpx register_array_timing_summary_routed.rpx -warn_on_violation
| Design            : register_array
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.222     -769.121                  12978                32834        0.011        0.000                      0                32834        0.975        0.000                       0                 32755  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.222     -769.121                  12978                32834        0.011        0.000                      0                32834        0.975        0.000                       0                 32755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :        12978  Failing Endpoints,  Worst Slack       -0.222ns,  Total Violation     -769.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 register_reg[370][3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[369][11]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.706ns (26.715%)  route 1.937ns (73.285%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 5.153 - 2.500 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.916ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.831ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.162     3.168    clk_IBUF_BUFG
    SLICE_X183Y304       FDSE                                         r  register_reg[370][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y304       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.247 r  register_reg[370][3]/Q
                         net (fo=10, routed)          0.402     3.649    register_reg[370][3]
    SLICE_X186Y304       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.738 r  register[369][31]_i_135/O
                         net (fo=1, routed)           0.016     3.754    register[369][31]_i_135_n_0
    SLICE_X186Y304       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.944 r  register_reg[369][31]_i_88/CO[7]
                         net (fo=1, routed)           0.026     3.970    register_reg[369][31]_i_88_n_0
    SLICE_X186Y305       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.992 r  register_reg[369][31]_i_39/CO[7]
                         net (fo=48, routed)          0.399     4.391    register_reg[369][31]_i_39_n_0
    SLICE_X184Y304       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     4.463 f  register[369][8]_i_2/O
                         net (fo=5, routed)           0.280     4.743    register[369][8]_i_2_n_0
    SLICE_X184Y301       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     4.831 r  register[369][31]_i_59/O
                         net (fo=1, routed)           0.380     5.211    register[369][31]_i_59_n_0
    SLICE_X186Y301       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     5.304 r  register_reg[369][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.330    register_reg[369][31]_i_22_n_0
    SLICE_X186Y302       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     5.352 r  register_reg[369][31]_i_3/CO[7]
                         net (fo=32, routed)          0.335     5.688    register_reg[369][31]_i_3_n_0
    SLICE_X184Y302       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     5.739 r  register[369][11]_i_1/O
                         net (fo=1, routed)           0.072     5.811    tmp_register[369][11]
    SLICE_X184Y302       FDSE                                         r  register_reg[369][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.939     5.153    clk_IBUF_BUFG
    SLICE_X184Y302       FDSE                                         r  register_reg[369][11]/C
                         clock pessimism              0.447     5.599    
                         clock uncertainty           -0.035     5.564    
    SLICE_X184Y302       FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.589    register_reg[369][11]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 register_reg[723][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[724][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.929ns (36.026%)  route 1.650ns (63.974%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 5.270 - 2.500 ) 
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.916ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.831ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.353     3.359    clk_IBUF_BUFG
    SLICE_X37Y354        FDRE                                         r  register_reg[723][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y354        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.437 r  register_reg[723][1]/Q
                         net (fo=10, routed)          0.349     3.786    register_reg[723][1]
    SLICE_X39Y352        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     3.876 r  register[724][31]_i_121/O
                         net (fo=1, routed)           0.013     3.889    register[724][31]_i_121_n_0
    SLICE_X39Y352        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.081 r  register_reg[724][31]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.107    register_reg[724][31]_i_57_n_0
    SLICE_X39Y353        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.129 r  register_reg[724][31]_i_23/CO[7]
                         net (fo=48, routed)          0.329     4.458    register_reg[724][31]_i_23_n_0
    SLICE_X40Y353        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.581 f  register[724][5]_i_2/O
                         net (fo=6, routed)           0.286     4.867    register[724][5]_i_2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.017 r  register[724][31]_i_79/O
                         net (fo=1, routed)           0.287     5.304    register[724][31]_i_79_n_0
    SLICE_X40Y356        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     5.409 r  register_reg[724][31]_i_40/CO[7]
                         net (fo=1, routed)           0.026     5.435    register_reg[724][31]_i_40_n_0
    SLICE_X40Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.450 r  register_reg[724][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.476    register_reg[724][31]_i_22_n_0
    SLICE_X40Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.532 r  register_reg[724][31]_i_3/O[0]
                         net (fo=32, routed)          0.241     5.773    register_reg[724][31]_i_3_n_15
    SLICE_X42Y358        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     5.871 r  register[724][24]_i_1/O
                         net (fo=1, routed)           0.067     5.938    tmp_register[724][24]
    SLICE_X42Y358        FDRE                                         r  register_reg[724][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.057     5.270    clk_IBUF_BUFG
    SLICE_X42Y358        FDRE                                         r  register_reg[724][24]/C
                         clock pessimism              0.458     5.729    
                         clock uncertainty           -0.035     5.693    
    SLICE_X42Y358        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.718    register_reg[724][24]
  -------------------------------------------------------------------
                         required time                          5.718    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 register_reg[760][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[761][7]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.737ns (28.508%)  route 1.848ns (71.492%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 5.271 - 2.500 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.916ns, distribution 1.433ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.831ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.349     3.355    clk_IBUF_BUFG
    SLICE_X51Y413        FDRE                                         r  register_reg[760][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y413        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.434 r  register_reg[760][0]/Q
                         net (fo=10, routed)          0.358     3.792    register_reg[760][0]
    SLICE_X53Y410        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.917 r  register[761][31]_i_55/O
                         net (fo=1, routed)           0.013     3.930    register[761][31]_i_55_n_0
    SLICE_X53Y410        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.122 r  register_reg[761][31]_i_5/CO[7]
                         net (fo=1, routed)           0.026     4.148    register_reg[761][31]_i_5_n_0
    SLICE_X53Y411        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.170 r  register_reg[761][31]_i_2/CO[7]
                         net (fo=144, routed)         0.346     4.517    register_reg[761][31]_i_2_n_0
    SLICE_X54Y413        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.635 r  register[761][31]_i_108/O
                         net (fo=2, routed)           0.167     4.802    register[761][31]_i_108_n_0
    SLICE_X54Y410        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.837 r  register[761][31]_i_59/O
                         net (fo=1, routed)           0.428     5.265    register[761][31]_i_59_n_0
    SLICE_X52Y410        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     5.358 r  register_reg[761][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.384    register_reg[761][31]_i_22_n_0
    SLICE_X52Y411        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     5.406 r  register_reg[761][31]_i_3/CO[7]
                         net (fo=32, routed)          0.411     5.817    register_reg[761][31]_i_3_n_0
    SLICE_X56Y410        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     5.868 r  register[761][7]_i_1/O
                         net (fo=1, routed)           0.072     5.940    tmp_register[761][7]
    SLICE_X56Y410        FDSE                                         r  register_reg[761][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.057     5.271    clk_IBUF_BUFG
    SLICE_X56Y410        FDSE                                         r  register_reg[761][7]/C
                         clock pessimism              0.463     5.734    
                         clock uncertainty           -0.035     5.698    
    SLICE_X56Y410        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.723    register_reg[761][7]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 register_reg[370][3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[369][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.706ns (26.766%)  route 1.932ns (73.234%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 5.153 - 2.500 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.916ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.831ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.162     3.168    clk_IBUF_BUFG
    SLICE_X183Y304       FDSE                                         r  register_reg[370][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y304       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.247 r  register_reg[370][3]/Q
                         net (fo=10, routed)          0.402     3.649    register_reg[370][3]
    SLICE_X186Y304       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.738 r  register[369][31]_i_135/O
                         net (fo=1, routed)           0.016     3.754    register[369][31]_i_135_n_0
    SLICE_X186Y304       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.944 r  register_reg[369][31]_i_88/CO[7]
                         net (fo=1, routed)           0.026     3.970    register_reg[369][31]_i_88_n_0
    SLICE_X186Y305       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.992 r  register_reg[369][31]_i_39/CO[7]
                         net (fo=48, routed)          0.399     4.391    register_reg[369][31]_i_39_n_0
    SLICE_X184Y304       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     4.463 f  register[369][8]_i_2/O
                         net (fo=5, routed)           0.280     4.743    register[369][8]_i_2_n_0
    SLICE_X184Y301       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     4.831 r  register[369][31]_i_59/O
                         net (fo=1, routed)           0.380     5.211    register[369][31]_i_59_n_0
    SLICE_X186Y301       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     5.304 r  register_reg[369][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.330    register_reg[369][31]_i_22_n_0
    SLICE_X186Y302       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     5.352 r  register_reg[369][31]_i_3/CO[7]
                         net (fo=32, routed)          0.336     5.689    register_reg[369][31]_i_3_n_0
    SLICE_X184Y302       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     5.740 r  register[369][12]_i_1/O
                         net (fo=1, routed)           0.066     5.806    tmp_register[369][12]
    SLICE_X184Y302       FDRE                                         r  register_reg[369][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.939     5.153    clk_IBUF_BUFG
    SLICE_X184Y302       FDRE                                         r  register_reg[369][12]/C
                         clock pessimism              0.447     5.599    
                         clock uncertainty           -0.035     5.564    
    SLICE_X184Y302       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.589    register_reg[369][12]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 register_reg[133][4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[132][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.737ns (28.224%)  route 1.874ns (71.776%))
  Logic Levels:           7  (CARRY8=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 5.123 - 2.500 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 0.916ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.831ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.149     3.155    clk_IBUF_BUFG
    SLICE_X163Y361       FDSE                                         r  register_reg[133][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y361       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.234 r  register_reg[133][4]/Q
                         net (fo=10, routed)          0.341     3.575    register_reg[133][4]
    SLICE_X165Y364       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.698 r  register[131][31]_i_134/O
                         net (fo=1, routed)           0.010     3.708    register[131][31]_i_134_n_0
    SLICE_X165Y364       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.863 r  register_reg[131][31]_i_88/CO[7]
                         net (fo=1, routed)           0.026     3.889    register_reg[131][31]_i_88_n_0
    SLICE_X165Y365       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.911 r  register_reg[131][31]_i_39/CO[7]
                         net (fo=48, routed)          0.292     4.203    register_reg[131][31]_i_39_n_0
    SLICE_X164Y366       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.327 r  register[131][27]_i_2/O
                         net (fo=6, routed)           0.447     4.773    register[131][27]_i_2_n_0
    SLICE_X169Y365       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     4.823 r  register[132][31]_i_6/O
                         net (fo=1, routed)           0.375     5.198    register[132][31]_i_6_n_0
    SLICE_X166Y364       CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.095     5.293 r  register_reg[132][31]_i_2/CO[7]
                         net (fo=32, routed)          0.336     5.629    register_reg[132][31]_i_2_n_0
    SLICE_X169Y364       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     5.718 r  register[132][11]_i_1/O
                         net (fo=1, routed)           0.048     5.766    tmp_register[132][11]
    SLICE_X169Y364       FDRE                                         r  register_reg[132][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.910     5.123    clk_IBUF_BUFG
    SLICE_X169Y364       FDRE                                         r  register_reg[132][11]/C
                         clock pessimism              0.440     5.564    
                         clock uncertainty           -0.035     5.528    
    SLICE_X169Y364       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.553    register_reg[132][11]
  -------------------------------------------------------------------
                         required time                          5.553    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 register_reg[723][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[724][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.931ns (36.202%)  route 1.641ns (63.798%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 5.270 - 2.500 ) 
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.916ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.831ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.353     3.359    clk_IBUF_BUFG
    SLICE_X37Y354        FDRE                                         r  register_reg[723][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y354        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.437 r  register_reg[723][1]/Q
                         net (fo=10, routed)          0.349     3.786    register_reg[723][1]
    SLICE_X39Y352        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     3.876 r  register[724][31]_i_121/O
                         net (fo=1, routed)           0.013     3.889    register[724][31]_i_121_n_0
    SLICE_X39Y352        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.081 r  register_reg[724][31]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.107    register_reg[724][31]_i_57_n_0
    SLICE_X39Y353        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.129 r  register_reg[724][31]_i_23/CO[7]
                         net (fo=48, routed)          0.329     4.458    register_reg[724][31]_i_23_n_0
    SLICE_X40Y353        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.581 f  register[724][5]_i_2/O
                         net (fo=6, routed)           0.286     4.867    register[724][5]_i_2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.017 r  register[724][31]_i_79/O
                         net (fo=1, routed)           0.287     5.304    register[724][31]_i_79_n_0
    SLICE_X40Y356        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     5.409 r  register_reg[724][31]_i_40/CO[7]
                         net (fo=1, routed)           0.026     5.435    register_reg[724][31]_i_40_n_0
    SLICE_X40Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.450 r  register_reg[724][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.476    register_reg[724][31]_i_22_n_0
    SLICE_X40Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.532 r  register_reg[724][31]_i_3/O[0]
                         net (fo=32, routed)          0.244     5.776    register_reg[724][31]_i_3_n_15
    SLICE_X42Y358        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.876 r  register[724][27]_i_1/O
                         net (fo=1, routed)           0.055     5.931    tmp_register[724][27]
    SLICE_X42Y358        FDRE                                         r  register_reg[724][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.057     5.270    clk_IBUF_BUFG
    SLICE_X42Y358        FDRE                                         r  register_reg[724][27]/C
                         clock pessimism              0.458     5.729    
                         clock uncertainty           -0.035     5.693    
    SLICE_X42Y358        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.718    register_reg[724][27]
  -------------------------------------------------------------------
                         required time                          5.718    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 register_reg[723][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[724][10]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.882ns (34.290%)  route 1.690ns (65.710%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 5.274 - 2.500 ) 
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.916ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.831ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.353     3.359    clk_IBUF_BUFG
    SLICE_X37Y354        FDRE                                         r  register_reg[723][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y354        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.437 r  register_reg[723][1]/Q
                         net (fo=10, routed)          0.349     3.786    register_reg[723][1]
    SLICE_X39Y352        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     3.876 r  register[724][31]_i_121/O
                         net (fo=1, routed)           0.013     3.889    register[724][31]_i_121_n_0
    SLICE_X39Y352        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.081 r  register_reg[724][31]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.107    register_reg[724][31]_i_57_n_0
    SLICE_X39Y353        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.129 r  register_reg[724][31]_i_23/CO[7]
                         net (fo=48, routed)          0.329     4.458    register_reg[724][31]_i_23_n_0
    SLICE_X40Y353        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.581 f  register[724][5]_i_2/O
                         net (fo=6, routed)           0.286     4.867    register[724][5]_i_2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.017 r  register[724][31]_i_79/O
                         net (fo=1, routed)           0.287     5.304    register[724][31]_i_79_n_0
    SLICE_X40Y356        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     5.409 r  register_reg[724][31]_i_40/CO[7]
                         net (fo=1, routed)           0.026     5.435    register_reg[724][31]_i_40_n_0
    SLICE_X40Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.450 r  register_reg[724][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.476    register_reg[724][31]_i_22_n_0
    SLICE_X40Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.532 r  register_reg[724][31]_i_3/O[0]
                         net (fo=32, routed)          0.299     5.831    register_reg[724][31]_i_3_n_15
    SLICE_X40Y358        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.882 r  register[724][10]_i_1/O
                         net (fo=1, routed)           0.049     5.931    tmp_register[724][10]
    SLICE_X40Y358        FDSE                                         r  register_reg[724][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.061     5.274    clk_IBUF_BUFG
    SLICE_X40Y358        FDSE                                         r  register_reg[724][10]/C
                         clock pessimism              0.458     5.733    
                         clock uncertainty           -0.035     5.697    
    SLICE_X40Y358        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.722    register_reg[724][10]
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 register_reg[212][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[214][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.815ns (31.842%)  route 1.744ns (68.158%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 5.230 - 2.500 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.916ns, distribution 1.331ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.831ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.247     3.253    clk_IBUF_BUFG
    SLICE_X186Y416       FDRE                                         r  register_reg[212][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y416       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.330 r  register_reg[212][2]/Q
                         net (fo=9, routed)           0.297     3.627    register_reg[212][2]
    SLICE_X186Y414       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.727 r  register[214][31]_i_120/O
                         net (fo=1, routed)           0.016     3.743    register[214][31]_i_120_n_0
    SLICE_X186Y414       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.933 r  register_reg[214][31]_i_57/CO[7]
                         net (fo=1, routed)           0.026     3.959    register_reg[214][31]_i_57_n_0
    SLICE_X186Y415       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.981 r  register_reg[214][31]_i_23/CO[7]
                         net (fo=48, routed)          0.373     4.354    register_reg[214][31]_i_23_n_0
    SLICE_X186Y411       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.407 f  register[214][12]_i_2/O
                         net (fo=5, routed)           0.309     4.716    register[214][12]_i_2_n_0
    SLICE_X184Y409       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.814 r  register[214][31]_i_75/O
                         net (fo=1, routed)           0.325     5.139    register[214][31]_i_75_n_0
    SLICE_X185Y410       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     5.194 r  register_reg[214][31]_i_40/CO[7]
                         net (fo=1, routed)           0.026     5.220    register_reg[214][31]_i_40_n_0
    SLICE_X185Y411       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.235 r  register_reg[214][31]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.261    register_reg[214][31]_i_22_n_0
    SLICE_X185Y412       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.317 r  register_reg[214][31]_i_3/O[0]
                         net (fo=32, routed)          0.297     5.615    register_reg[214][31]_i_3_n_15
    SLICE_X185Y420       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     5.764 r  register[214][23]_i_1/O
                         net (fo=1, routed)           0.049     5.813    tmp_register[214][23]
    SLICE_X185Y420       FDRE                                         r  register_reg[214][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.017     5.230    clk_IBUF_BUFG
    SLICE_X185Y420       FDRE                                         r  register_reg[214][23]/C
                         clock pessimism              0.385     5.616    
                         clock uncertainty           -0.035     5.580    
    SLICE_X185Y420       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.605    register_reg[214][23]
  -------------------------------------------------------------------
                         required time                          5.605    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 register_reg[212][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[211][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.786ns (31.501%)  route 1.709ns (68.499%))
  Logic Levels:           7  (CARRY8=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 5.196 - 2.500 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.271ns (routing 0.916ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.831ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.271     3.277    clk_IBUF_BUFG
    SLICE_X186Y420       FDRE                                         r  register_reg[212][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y420       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.356 r  register_reg[212][26]/Q
                         net (fo=9, routed)           0.281     3.637    register_reg[212][26]
    SLICE_X186Y413       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.785 r  register[211][31]_i_67/O
                         net (fo=1, routed)           0.022     3.807    register[211][31]_i_67_n_0
    SLICE_X186Y413       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.973 r  register_reg[211][31]_i_22/CO[7]
                         net (fo=64, routed)          0.441     4.414    p_0_out__0__1
    SLICE_X183Y413       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.465 f  register[211][10]_i_2/O
                         net (fo=4, routed)           0.122     4.587    max[106][10]
    SLICE_X183Y415       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.735 r  register[211][31]_i_75/O
                         net (fo=1, routed)           0.364     5.099    register[211][31]_i_75_n_0
    SLICE_X185Y415       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     5.182 r  register_reg[211][31]_i_23/CO[7]
                         net (fo=1, routed)           0.026     5.208    register_reg[211][31]_i_23_n_0
    SLICE_X185Y416       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.230 r  register_reg[211][31]_i_4/CO[7]
                         net (fo=32, routed)          0.394     5.624    register_reg[211][31]_i_4_n_0
    SLICE_X184Y415       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.713 r  register[211][14]_i_1/O
                         net (fo=1, routed)           0.059     5.772    tmp_register[211][14]
    SLICE_X184Y415       FDRE                                         r  register_reg[211][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.983     5.196    clk_IBUF_BUFG
    SLICE_X184Y415       FDRE                                         r  register_reg[211][14]/C
                         clock pessimism              0.385     5.582    
                         clock uncertainty           -0.035     5.546    
    SLICE_X184Y415       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.571    register_reg[211][14]
  -------------------------------------------------------------------
                         required time                          5.571    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 register_reg[723][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[723][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.865ns (32.742%)  route 1.777ns (67.258%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 5.301 - 2.500 ) 
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.916ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.831ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.353     3.359    clk_IBUF_BUFG
    SLICE_X37Y354        FDRE                                         r  register_reg[723][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y354        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.437 r  register_reg[723][1]/Q
                         net (fo=10, routed)          0.349     3.786    register_reg[723][1]
    SLICE_X39Y352        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     3.876 r  register[724][31]_i_121/O
                         net (fo=1, routed)           0.013     3.889    register[724][31]_i_121_n_0
    SLICE_X39Y352        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.081 r  register_reg[724][31]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.107    register_reg[724][31]_i_57_n_0
    SLICE_X39Y353        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.129 r  register_reg[724][31]_i_23/CO[7]
                         net (fo=48, routed)          0.329     4.458    register_reg[724][31]_i_23_n_0
    SLICE_X40Y353        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.581 r  register[724][5]_i_2/O
                         net (fo=6, routed)           0.414     4.995    register[724][5]_i_2_n_0
    SLICE_X38Y356        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.084 r  register[723][31]_i_26/O
                         net (fo=1, routed)           0.231     5.315    register[723][31]_i_26_n_0
    SLICE_X39Y356        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     5.425 r  register_reg[723][31]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.451    register_reg[723][31]_i_4_n_0
    SLICE_X39Y357        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.466 r  register_reg[723][31]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.492    register_reg[723][31]_i_3_n_0
    SLICE_X39Y358        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.548 r  register_reg[723][31]_i_2/O[0]
                         net (fo=32, routed)          0.310     5.858    register_reg[723][31]_i_2_n_15
    SLICE_X37Y353        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     5.948 r  register[723][8]_i_1/O
                         net (fo=1, routed)           0.053     6.001    tmp_register[723][8]
    SLICE_X37Y353        FDRE                                         r  register_reg[723][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA14                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     2.904 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.904    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.904 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.190    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.214 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.087     5.301    clk_IBUF_BUFG
    SLICE_X37Y353        FDRE                                         r  register_reg[723][8]/C
                         clock pessimism              0.510     5.811    
                         clock uncertainty           -0.035     5.776    
    SLICE_X37Y353        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.801    register_reg[723][8]
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                 -0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 register_reg[645][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[646][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.973%)  route 0.098ns (55.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      1.974ns (routing 0.831ns, distribution 1.143ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.916ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.974     2.687    clk_IBUF_BUFG
    SLICE_X87Y374        FDRE                                         r  register_reg[645][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y374        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.745 r  register_reg[645][26]/Q
                         net (fo=9, routed)           0.074     2.819    register_reg[645][26]
    SLICE_X86Y374        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.841 r  register[646][26]_i_1/O
                         net (fo=1, routed)           0.024     2.865    tmp_register[646][26]
    SLICE_X86Y374        FDRE                                         r  register_reg[646][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.239     3.245    clk_IBUF_BUFG
    SLICE_X86Y374        FDRE                                         r  register_reg[646][26]/C
                         clock pessimism             -0.450     2.795    
    SLICE_X86Y374        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.855    register_reg[646][26]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 register_reg[949][4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[950][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.550%)  route 0.093ns (53.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Net Delay (Source):      2.015ns (routing 0.831ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.916ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.015     2.729    clk_IBUF_BUFG
    SLICE_X66Y448        FDSE                                         r  register_reg[949][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.788 r  register_reg[949][4]/Q
                         net (fo=10, routed)          0.069     2.857    register_reg[949][4]
    SLICE_X67Y448        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.879 r  register[950][4]_i_1/O
                         net (fo=1, routed)           0.024     2.903    tmp_register[950][4]
    SLICE_X67Y448        FDRE                                         r  register_reg[950][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.279     3.285    clk_IBUF_BUFG
    SLICE_X67Y448        FDRE                                         r  register_reg[950][4]/C
                         clock pessimism             -0.454     2.831    
    SLICE_X67Y448        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.891    register_reg[950][4]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 register_reg[638][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[637][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.080ns (26.812%)  route 0.218ns (73.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.948ns (routing 0.831ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.916ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.948     2.662    clk_IBUF_BUFG
    SLICE_X80Y359        FDRE                                         r  register_reg[638][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y359        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.720 r  register_reg[638][22]/Q
                         net (fo=10, routed)          0.183     2.903    register_reg[638][22]
    SLICE_X81Y362        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.925 r  register[637][22]_i_1/O
                         net (fo=1, routed)           0.035     2.960    tmp_register[637][22]
    SLICE_X81Y362        FDRE                                         r  register_reg[637][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.259     3.265    clk_IBUF_BUFG
    SLICE_X81Y362        FDRE                                         r  register_reg[637][22]/C
                         clock pessimism             -0.377     2.888    
    SLICE_X81Y362        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.948    register_reg[637][22]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 register_reg[100][1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[99][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.080ns (41.811%)  route 0.111ns (58.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.791ns (routing 0.831ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.916ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.791     2.505    clk_IBUF_BUFG
    SLICE_X141Y413       FDSE                                         r  register_reg[100][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y413       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.563 r  register_reg[100][1]/Q
                         net (fo=10, routed)          0.075     2.638    register_reg[100][1]
    SLICE_X142Y413       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.660 r  register[99][1]_i_1/O
                         net (fo=1, routed)           0.036     2.696    tmp_register[99][1]
    SLICE_X142Y413       FDRE                                         r  register_reg[99][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.047     3.053    clk_IBUF_BUFG
    SLICE_X142Y413       FDRE                                         r  register_reg[99][1]/C
                         clock pessimism             -0.430     2.623    
    SLICE_X142Y413       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.683    register_reg[99][1]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 register_reg[637][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[635][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.080ns (27.895%)  route 0.207ns (72.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.946ns (routing 0.831ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.916ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.946     2.660    clk_IBUF_BUFG
    SLICE_X84Y359        FDRE                                         r  register_reg[637][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y359        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.718 r  register_reg[637][29]/Q
                         net (fo=10, routed)          0.183     2.900    register_reg[637][29]
    SLICE_X86Y364        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.922 r  register[635][29]_i_1/O
                         net (fo=1, routed)           0.024     2.946    tmp_register[635][29]
    SLICE_X86Y364        FDRE                                         r  register_reg[635][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.244     3.250    clk_IBUF_BUFG
    SLICE_X86Y364        FDRE                                         r  register_reg[635][29]/C
                         clock pessimism             -0.377     2.873    
    SLICE_X86Y364        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.933    register_reg[635][29]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 register_reg[233][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[232][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.081ns (32.015%)  route 0.172ns (67.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      2.019ns (routing 0.831ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.291ns (routing 0.916ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.019     2.733    clk_IBUF_BUFG
    SLICE_X198Y417       FDRE                                         r  register_reg[233][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y417       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.792 r  register_reg[233][19]/Q
                         net (fo=10, routed)          0.150     2.942    register_reg[233][19]
    SLICE_X198Y423       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.964 r  register[232][19]_i_1/O
                         net (fo=1, routed)           0.022     2.986    tmp_register[232][19]
    SLICE_X198Y423       FDRE                                         r  register_reg[232][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.291     3.297    clk_IBUF_BUFG
    SLICE_X198Y423       FDRE                                         r  register_reg[232][19]/C
                         clock pessimism             -0.385     2.912    
    SLICE_X198Y423       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.972    register_reg[232][19]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 register_reg[762][1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[763][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.433%)  route 0.092ns (53.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Net Delay (Source):      2.079ns (routing 0.831ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.916ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.079     2.792    clk_IBUF_BUFG
    SLICE_X52Y409        FDSE                                         r  register_reg[762][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y409        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.850 r  register_reg[762][1]/Q
                         net (fo=10, routed)          0.070     2.921    register_reg[762][1]
    SLICE_X51Y408        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.943 r  register[763][1]_i_1/O
                         net (fo=1, routed)           0.022     2.965    tmp_register[763][1]
    SLICE_X51Y408        FDRE                                         r  register_reg[763][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.347     3.353    clk_IBUF_BUFG
    SLICE_X51Y408        FDRE                                         r  register_reg[763][1]/C
                         clock pessimism             -0.463     2.890    
    SLICE_X51Y408        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.950    register_reg[763][1]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 register_reg[600][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[599][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (46.965%)  route 0.090ns (53.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      1.949ns (routing 0.831ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.916ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.949     2.663    clk_IBUF_BUFG
    SLICE_X74Y319        FDRE                                         r  register_reg[600][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y319        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.721 r  register_reg[600][14]/Q
                         net (fo=10, routed)          0.068     2.789    register_reg[600][14]
    SLICE_X73Y318        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.811 r  register[599][14]_i_1/O
                         net (fo=1, routed)           0.022     2.833    tmp_register[599][14]
    SLICE_X73Y318        FDRE                                         r  register_reg[599][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.198     3.204    clk_IBUF_BUFG
    SLICE_X73Y318        FDRE                                         r  register_reg[599][14]/C
                         clock pessimism             -0.446     2.758    
    SLICE_X73Y318        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.818    register_reg[599][14]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 register_reg[715][3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[713][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.114ns (40.129%)  route 0.170ns (59.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      2.055ns (routing 0.831ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.348ns (routing 0.916ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.055     2.769    clk_IBUF_BUFG
    SLICE_X48Y359        FDSE                                         r  register_reg[715][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y359        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.826 r  register_reg[715][3]/Q
                         net (fo=10, routed)          0.148     2.974    register_reg[715][3]
    SLICE_X49Y364        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     3.031 r  register[713][3]_i_1/O
                         net (fo=1, routed)           0.022     3.053    tmp_register[713][3]
    SLICE_X49Y364        FDRE                                         r  register_reg[713][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.348     3.354    clk_IBUF_BUFG
    SLICE_X49Y364        FDRE                                         r  register_reg[713][3]/C
                         clock pessimism             -0.377     2.977    
    SLICE_X49Y364        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.037    register_reg[713][3]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 register_reg[220][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            register_reg[219][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.081ns (39.437%)  route 0.124ns (60.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      2.022ns (routing 0.831ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.916ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.022     2.735    clk_IBUF_BUFG
    SLICE_X188Y421       FDRE                                         r  register_reg[220][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y421       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.794 r  register_reg[220][16]/Q
                         net (fo=10, routed)          0.102     2.897    register_reg[220][16]
    SLICE_X188Y418       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.919 r  register[219][16]_i_1/O
                         net (fo=1, routed)           0.022     2.941    tmp_register[219][16]
    SLICE_X188Y418       FDRE                                         r  register_reg[219][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.244     3.250    clk_IBUF_BUFG
    SLICE_X188Y418       FDRE                                         r  register_reg[219][16]/C
                         clock pessimism             -0.385     2.865    
    SLICE_X188Y418       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.925    register_reg[219][16]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         2.500       1.210      BUFGCE_X0Y168   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X128Y452  register_reg[0][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X127Y454  register_reg[0][0]_lopt_replica/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X128Y451  register_reg[0][10]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X127Y454  register_reg[0][10]_lopt_replica/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X128Y452  register_reg[0][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X126Y453  register_reg[0][11]_lopt_replica/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X127Y452  register_reg[0][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X127Y454  register_reg[0][12]_lopt_replica/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950      SLICE_X127Y452  register_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y451  register_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y451  register_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y451  register_reg[0][10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y451  register_reg[0][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X127Y454  register_reg[0][10]_lopt_replica/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975      SLICE_X128Y452  register_reg[0][11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_reg[0][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.301ns  (logic 1.090ns (33.014%)  route 2.211ns (66.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.011     3.017    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.098 r  register_reg[0][12]_lopt_replica/Q
                         net (fo=1, routed)           2.211     5.309    register_reg[0][12]_lopt_replica_1
    AW14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.009     6.318 r  max_entry_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.318    max_entry[12]
    AW14                                                              r  max_entry[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.221ns  (logic 1.093ns (33.932%)  route 2.128ns (66.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.916ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.006     3.012    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.093 r  register_reg[0][19]/Q
                         net (fo=6, routed)           2.128     5.221    max_entry_OBUF[19]
    AV14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.012     6.233 r  max_entry_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.233    max_entry[19]
    AV14                                                              r  max_entry[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 1.037ns (32.753%)  route 2.129ns (67.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.916ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.984     2.990    clk_IBUF_BUFG
    SLICE_X125Y454       FDSE                                         r  register_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y454       FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.071 r  register_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           2.129     5.200    register_reg[0][3]_lopt_replica_1
    AN13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.956     6.156 r  max_entry_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.156    max_entry[3]
    AN13                                                              r  max_entry[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.050ns (33.605%)  route 2.074ns (66.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.916ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.006     3.012    clk_IBUF_BUFG
    SLICE_X127Y454       FDSE                                         r  register_reg[0][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.093 r  register_reg[0][1]_lopt_replica/Q
                         net (fo=1, routed)           2.074     5.167    register_reg[0][1]_lopt_replica_1
    AR13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.969     6.136 r  max_entry_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.136    max_entry[1]
    AR13                                                              r  max_entry[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 1.093ns (35.086%)  route 2.023ns (64.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.916ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.005     3.011    clk_IBUF_BUFG
    SLICE_X128Y454       FDRE                                         r  register_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y454       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.088 r  register_reg[0][22]/Q
                         net (fo=7, routed)           2.023     5.111    max_entry_OBUF[22]
    AY12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.016     6.127 r  max_entry_OBUF[22]_inst/O
                         net (fo=0)                   0.000     6.127    max_entry[22]
    AY12                                                              r  max_entry[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.052ns  (logic 1.090ns (35.720%)  route 1.962ns (64.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.916ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.005     3.011    clk_IBUF_BUFG
    SLICE_X128Y454       FDRE                                         r  register_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y454       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.091 r  register_reg[0][18]/Q
                         net (fo=7, routed)           1.962     5.053    max_entry_OBUF[18]
    AU14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.010     6.063 r  max_entry_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.063    max_entry[18]
    AU14                                                              r  max_entry[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.905ns  (logic 1.091ns (37.560%)  route 1.814ns (62.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.916ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.984     2.990    clk_IBUF_BUFG
    SLICE_X125Y454       FDRE                                         r  register_reg[0][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y454       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.069 r  register_reg[0][15]_lopt_replica/Q
                         net (fo=1, routed)           1.814     4.883    register_reg[0][15]_lopt_replica_1
    AV13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.012     5.895 r  max_entry_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.895    max_entry[15]
    AV13                                                              r  max_entry[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 1.048ns (36.618%)  route 1.814ns (63.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.011     3.017    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.098 r  register_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           1.814     4.912    register_reg[0][8]_lopt_replica_1
    AR15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.967     5.879 r  max_entry_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.879    max_entry[8]
    AR15                                                              r  max_entry[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.697ns  (logic 1.121ns (41.555%)  route 1.576ns (58.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.916ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.989     2.995    clk_IBUF_BUFG
    SLICE_X127Y450       FDRE                                         r  register_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y450       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.075 r  register_reg[0][31]/Q
                         net (fo=6, routed)           1.576     4.651    max_entry_OBUF[31]
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.041     5.692 r  max_entry_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.692    max_entry[31]
    BC9                                                               r  max_entry[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 1.121ns (42.688%)  route 1.505ns (57.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.916ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.989     2.995    clk_IBUF_BUFG
    SLICE_X127Y450       FDRE                                         r  register_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y450       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.075 r  register_reg[0][27]/Q
                         net (fo=6, routed)           1.505     4.580    max_entry_OBUF[27]
    BB10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.041     5.621 r  max_entry_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.621    max_entry[27]
    BB10                                                              r  max_entry[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.071ns  (logic 0.481ns (44.891%)  route 0.590ns (55.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.507ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.101     1.551    clk_IBUF_BUFG
    SLICE_X126Y453       FDRE                                         r  register_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y453       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  register_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           0.590     2.179    register_reg[0][11]_lopt_replica_1
    AP14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.443     2.621 r  max_entry_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.621    max_entry[11]
    AP14                                                              r  max_entry[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.505ns (47.094%)  route 0.567ns (52.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.507ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.102     1.552    clk_IBUF_BUFG
    SLICE_X126Y454       FDRE                                         r  register_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y454       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.590 r  register_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           0.567     2.157    register_reg[0][4]_lopt_replica_1
    AT14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.467     2.623 r  max_entry_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.623    max_entry[4]
    AT14                                                              r  max_entry[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.540ns (48.812%)  route 0.566ns (51.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.507ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.101     1.551    clk_IBUF_BUFG
    SLICE_X126Y453       FDRE                                         r  register_reg[0][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y453       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.590 r  register_reg[0][13]_lopt_replica/Q
                         net (fo=1, routed)           0.566     2.156    register_reg[0][13]_lopt_replica_1
    AW13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.501     2.656 r  max_entry_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.656    max_entry[13]
    AW13                                                              r  max_entry[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.482ns (43.558%)  route 0.624ns (56.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.507ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.102     1.552    clk_IBUF_BUFG
    SLICE_X125Y454       FDRE                                         r  register_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y454       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.591 r  register_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           0.624     2.215    register_reg[0][6]_lopt_replica_1
    AL14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.443     2.657 r  max_entry_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.657    max_entry[6]
    AL14                                                              r  max_entry[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.542ns (48.120%)  route 0.584ns (51.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.507ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.114     1.563    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.602 r  register_reg[0][14]_lopt_replica/Q
                         net (fo=1, routed)           0.584     2.186    register_reg[0][14]_lopt_replica_1
    AU13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.503     2.689 r  max_entry_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.689    max_entry[14]
    AU13                                                              r  max_entry[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.488ns (42.644%)  route 0.657ns (57.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.507ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.111     1.560    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.599 r  register_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           0.657     2.256    register_reg[0][2]_lopt_replica_1
    AM13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.449     2.706 r  max_entry_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.706    max_entry[2]
    AM13                                                              r  max_entry[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.491ns (42.704%)  route 0.659ns (57.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.507ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.111     1.560    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.599 r  register_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           0.659     2.258    register_reg[0][0]_lopt_replica_1
    AP13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.452     2.710 r  max_entry_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.710    max_entry[0]
    AP13                                                              r  max_entry[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.481ns (41.827%)  route 0.669ns (58.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.507ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.114     1.563    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y454       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.602 r  register_reg[0][10]_lopt_replica/Q
                         net (fo=1, routed)           0.669     2.271    register_reg[0][10]_lopt_replica_1
    AN14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.442     2.713 r  max_entry_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.713    max_entry[10]
    AN14                                                              r  max_entry[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.564ns (48.528%)  route 0.598ns (51.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.108ns (routing 0.507ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.108     1.558    clk_IBUF_BUFG
    SLICE_X127Y451       FDRE                                         r  register_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y451       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.598 r  register_reg[0][23]/Q
                         net (fo=6, routed)           0.598     2.196    max_entry_OBUF[23]
    BA12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.524     2.720 r  max_entry_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.720    max_entry[23]
    BA12                                                              r  max_entry[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            max_entry[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.564ns (48.649%)  route 0.595ns (51.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.507ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.112     1.562    clk_IBUF_BUFG
    SLICE_X128Y454       FDRE                                         r  register_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y454       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.600 r  register_reg[0][20]/Q
                         net (fo=7, routed)           0.595     2.195    max_entry_OBUF[20]
    BA11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.526     2.721 r  max_entry_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.721    max_entry[20]
    BA11                                                              r  max_entry[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         32850 Endpoints
Min Delay         32850 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 new_entry[13]
                            (input port)
  Destination:            register_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 0.727ns (23.014%)  route 2.431ns (76.986%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.775ns (routing 0.831ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV16                                              0.000     0.000 r  new_entry[13] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[13]_inst/I
    AV16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.582     0.582 r  new_entry_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.582    new_entry_IBUF[13]_inst/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.582 r  new_entry_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.124     2.706    new_entry_IBUF[13]
    SLICE_X126Y452       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     2.851 r  register[0][13]_i_1/O
                         net (fo=2, routed)           0.307     3.158    register[13]
    SLICE_X127Y452       FDRE                                         r  register_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.775     2.489    clk_IBUF_BUFG
    SLICE_X127Y452       FDRE                                         r  register_reg[0][13]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 0.817ns (26.195%)  route 2.303ns (73.805%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.763ns (routing 0.831ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.822     2.481    replace_IBUF
    SLICE_X127Y451       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     2.639 r  register[0][3]_i_1/O
                         net (fo=2, routed)           0.481     3.120    register[3]
    SLICE_X125Y454       FDSE                                         r  register_reg[0][3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.763     2.477    clk_IBUF_BUFG
    SLICE_X125Y454       FDSE                                         r  register_reg[0][3]_lopt_replica/C

Slack:                    inf
  Source:                 new_entry[13]
                            (input port)
  Destination:            register_reg[0][13]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.076ns  (logic 0.727ns (23.628%)  route 2.349ns (76.372%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 0.831ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV16                                              0.000     0.000 r  new_entry[13] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[13]_inst/I
    AV16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.582     0.582 r  new_entry_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.582    new_entry_IBUF[13]_inst/OUT
    AV16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.582 r  new_entry_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.124     2.706    new_entry_IBUF[13]
    SLICE_X126Y452       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     2.851 r  register[0][13]_i_1/O
                         net (fo=2, routed)           0.225     3.076    register[13]
    SLICE_X126Y453       FDRE                                         r  register_reg[0][13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.765     2.479    clk_IBUF_BUFG
    SLICE_X126Y453       FDRE                                         r  register_reg[0][13]_lopt_replica/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 0.797ns (26.172%)  route 2.249ns (73.828%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.778ns (routing 0.831ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.679     2.338    replace_IBUF
    SLICE_X127Y451       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.476 r  register[0][0]_i_1/O
                         net (fo=2, routed)           0.570     3.046    register[0]
    SLICE_X128Y452       FDRE                                         r  register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.778     2.492    clk_IBUF_BUFG
    SLICE_X128Y452       FDRE                                         r  register_reg[0][0]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.817ns (27.592%)  route 2.145ns (72.408%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.774ns (routing 0.831ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.822     2.481    replace_IBUF
    SLICE_X127Y451       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     2.639 r  register[0][3]_i_1/O
                         net (fo=2, routed)           0.323     2.962    register[3]
    SLICE_X127Y451       FDSE                                         r  register_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.774     2.488    clk_IBUF_BUFG
    SLICE_X127Y451       FDSE                                         r  register_reg[0][3]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.956ns  (logic 0.796ns (26.939%)  route 2.160ns (73.061%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.778ns (routing 0.831ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.638     2.297    replace_IBUF
    SLICE_X126Y452       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     2.434 r  register[0][6]_i_1/O
                         net (fo=2, routed)           0.522     2.956    register[6]
    SLICE_X128Y452       FDRE                                         r  register_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.778     2.492    clk_IBUF_BUFG
    SLICE_X128Y452       FDRE                                         r  register_reg[0][6]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.910ns  (logic 0.782ns (26.884%)  route 2.128ns (73.116%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.775ns (routing 0.831ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.638     2.297    replace_IBUF
    SLICE_X126Y452       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.420 r  register[0][4]_i_1/O
                         net (fo=2, routed)           0.490     2.910    register[4]
    SLICE_X127Y452       FDRE                                         r  register_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.775     2.489    clk_IBUF_BUFG
    SLICE_X127Y452       FDRE                                         r  register_reg[0][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            register_reg[309][19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.897ns  (logic 0.687ns (23.721%)  route 2.210ns (76.279%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 0.831ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    rst_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    rst_IBUF
    BUFGCE_X0Y191        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  rst_IBUF_BUFG_inst/O
                         net (fo=32754, routed)       1.887     2.897    rst_IBUF_BUFG
    SLICE_X208Y296       FDRE                                         r  register_reg[309][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.058     2.772    clk_IBUF_BUFG
    SLICE_X208Y296       FDRE                                         r  register_reg[309][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            register_reg[310][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.897ns  (logic 0.687ns (23.721%)  route 2.210ns (76.279%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 0.831ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    rst_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    rst_IBUF
    BUFGCE_X0Y191        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  rst_IBUF_BUFG_inst/O
                         net (fo=32754, routed)       1.887     2.897    rst_IBUF_BUFG
    SLICE_X208Y296       FDRE                                         r  register_reg[310][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.058     2.772    clk_IBUF_BUFG
    SLICE_X208Y296       FDRE                                         r  register_reg[310][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            register_reg[309][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.896ns  (logic 0.687ns (23.730%)  route 2.209ns (76.270%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 0.831ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    rst_IBUF_inst/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.982    rst_IBUF
    BUFGCE_X0Y191        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.010 r  rst_IBUF_BUFG_inst/O
                         net (fo=32754, routed)       1.886     2.896    rst_IBUF_BUFG
    SLICE_X208Y295       FDRE                                         r  register_reg[309][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       2.058     2.772    clk_IBUF_BUFG
    SLICE_X208Y295       FDRE                                         r  register_reg[309][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 new_entry[2]
                            (input port)
  Destination:            register_reg[0][2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.199ns (22.364%)  route 0.690ns (77.636%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.568ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL15                                              0.000     0.000 r  new_entry[2] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[2]_inst/I
    AL15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.177     0.177 r  new_entry_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    new_entry_IBUF[2]_inst/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.177 r  new_entry_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.594     0.771    new_entry_IBUF[2]
    SLICE_X127Y451       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.793 r  register[0][2]_i_1/O
                         net (fo=2, routed)           0.096     0.888    register[2]
    SLICE_X127Y454       FDRE                                         r  register_reg[0][2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.257     1.932    clk_IBUF_BUFG
    SLICE_X127Y454       FDRE                                         r  register_reg[0][2]_lopt_replica/C

Slack:                    inf
  Source:                 new_entry[4]
                            (input port)
  Destination:            register_reg[0][4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.222ns (24.740%)  route 0.675ns (75.260%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.568ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP16                                              0.000     0.000 r  new_entry[4] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[4]_inst/I
    AP16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.200     0.200 r  new_entry_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.200    new_entry_IBUF[4]_inst/OUT
    AP16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.200 r  new_entry_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.573     0.773    new_entry_IBUF[4]
    SLICE_X126Y452       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     0.795 r  register[0][4]_i_1/O
                         net (fo=2, routed)           0.102     0.896    register[4]
    SLICE_X126Y454       FDRE                                         r  register_reg[0][4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.248     1.923    clk_IBUF_BUFG
    SLICE_X126Y454       FDRE                                         r  register_reg[0][4]_lopt_replica/C

Slack:                    inf
  Source:                 new_entry[2]
                            (input port)
  Destination:            register_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.199ns (21.705%)  route 0.717ns (78.295%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.568ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL15                                              0.000     0.000 r  new_entry[2] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[2]_inst/I
    AL15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.177     0.177 r  new_entry_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    new_entry_IBUF[2]_inst/OUT
    AL15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.177 r  new_entry_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.594     0.771    new_entry_IBUF[2]
    SLICE_X127Y451       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.793 r  register[0][2]_i_1/O
                         net (fo=2, routed)           0.123     0.915    register[2]
    SLICE_X128Y451       FDRE                                         r  register_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.260     1.935    clk_IBUF_BUFG
    SLICE_X128Y451       FDRE                                         r  register_reg[0][2]/C

Slack:                    inf
  Source:                 new_entry[6]
                            (input port)
  Destination:            register_reg[0][6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.221ns (24.039%)  route 0.699ns (75.961%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.247ns (routing 0.568ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  new_entry[6] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[6]_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  new_entry_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    new_entry_IBUF[6]_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  new_entry_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.558     0.738    new_entry_IBUF[6]
    SLICE_X126Y452       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.779 r  register[0][6]_i_1/O
                         net (fo=2, routed)           0.141     0.920    register[6]
    SLICE_X125Y454       FDRE                                         r  register_reg[0][6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.247     1.922    clk_IBUF_BUFG
    SLICE_X125Y454       FDRE                                         r  register_reg[0][6]_lopt_replica/C

Slack:                    inf
  Source:                 new_entry[5]
                            (input port)
  Destination:            register_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.223ns (24.025%)  route 0.705ns (75.975%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.262ns (routing 0.568ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR16                                              0.000     0.000 r  new_entry[5] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[5]_inst/I
    AR16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  new_entry_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    new_entry_IBUF[5]_inst/OUT
    AR16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  new_entry_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.631     0.832    new_entry_IBUF[5]
    SLICE_X129Y452       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.854 r  register[0][5]_i_1/O
                         net (fo=2, routed)           0.074     0.928    register[5]
    SLICE_X129Y452       FDRE                                         r  register_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.262     1.937    clk_IBUF_BUFG
    SLICE_X129Y452       FDRE                                         r  register_reg[0][5]/C

Slack:                    inf
  Source:                 new_entry[1]
                            (input port)
  Destination:            register_reg[0][1]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.208ns (22.432%)  route 0.721ns (77.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.568ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN16                                              0.000     0.000 r  new_entry[1] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[1]_inst/I
    AN16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.185     0.185 r  new_entry_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.185    new_entry_IBUF[1]_inst/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.185 r  new_entry_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.635     0.820    new_entry_IBUF[1]
    SLICE_X127Y451       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.843 r  register[0][1]_i_1/O
                         net (fo=2, routed)           0.086     0.929    register[1]
    SLICE_X127Y454       FDSE                                         r  register_reg[0][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.257     1.932    clk_IBUF_BUFG
    SLICE_X127Y454       FDSE                                         r  register_reg[0][1]_lopt_replica/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.344ns (36.920%)  route 0.588ns (63.080%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.262ns (routing 0.568ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.579     0.871    replace_IBUF
    SLICE_X128Y451       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     0.922 r  register[0][30]_i_1/O
                         net (fo=1, routed)           0.009     0.931    register[30]
    SLICE_X128Y451       FDRE                                         r  register_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.262     1.937    clk_IBUF_BUFG
    SLICE_X128Y451       FDRE                                         r  register_reg[0][30]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.344ns (36.895%)  route 0.588ns (63.105%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.568ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.579     0.872    replace_IBUF
    SLICE_X128Y454       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     0.923 r  register[0][18]_i_1/O
                         net (fo=1, routed)           0.009     0.932    register[18]
    SLICE_X128Y454       FDRE                                         r  register_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.260     1.935    clk_IBUF_BUFG
    SLICE_X128Y454       FDRE                                         r  register_reg[0][18]/C

Slack:                    inf
  Source:                 new_entry[1]
                            (input port)
  Destination:            register_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.208ns (22.360%)  route 0.724ns (77.640%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.255ns (routing 0.568ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN16                                              0.000     0.000 r  new_entry[1] (IN)
                         net (fo=0)                   0.000     0.000    new_entry_IBUF[1]_inst/I
    AN16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.185     0.185 r  new_entry_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.185    new_entry_IBUF[1]_inst/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.185 r  new_entry_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.635     0.820    new_entry_IBUF[1]
    SLICE_X127Y451       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.843 r  register[0][1]_i_1/O
                         net (fo=2, routed)           0.089     0.932    register[1]
    SLICE_X127Y451       FDSE                                         r  register_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.255     1.930    clk_IBUF_BUFG
    SLICE_X127Y451       FDSE                                         r  register_reg[0][1]/C

Slack:                    inf
  Source:                 replace
                            (input port)
  Destination:            register_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.343ns (36.748%)  route 0.590ns (63.252%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.568ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BA10                                              0.000     0.000 r  replace (IN)
                         net (fo=0)                   0.000     0.000    replace_IBUF_inst/I
    BA10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  replace_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    replace_IBUF_inst/OUT
    BA10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  replace_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.582     0.875    replace_IBUF
    SLICE_X128Y454       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.050     0.925 r  register[0][22]_i_1/O
                         net (fo=1, routed)           0.008     0.933    register[22]
    SLICE_X128Y454       FDRE                                         r  register_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=32754, routed)       1.260     1.935    clk_IBUF_BUFG
    SLICE_X128Y454       FDRE                                         r  register_reg[0][22]/C





