D:\ICEcube2\synpbase\bin64\c_hdl.exe  -osyn  D:\ICEcube2\sbt_backend\Projects\Clk48Mhz\Clk48Mhz_Implmnt\synwork\Clk48Mhz_comp.srs  -hdllog  D:\ICEcube2\sbt_backend\Projects\Clk48Mhz\Clk48Mhz_Implmnt\synlog\Clk48Mhz_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver  -encrypt  -pro  -dmgen  D:\ICEcube2\sbt_backend\Projects\Clk48Mhz\Clk48Mhz_Implmnt\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work "D:\FPGA Code\blinky\blinky.vhdl" 
rc:0 success:1 runtime:2
file:D:\ICEcube2\sbt_backend\Projects\Clk48Mhz\Clk48Mhz_Implmnt\synwork\Clk48Mhz_comp.srs|io:o|time:1516389964|size:5130|exec:0
file:D:\ICEcube2\sbt_backend\Projects\Clk48Mhz\Clk48Mhz_Implmnt\synlog\Clk48Mhz_compiler.srr|io:o|time:1516389964|size:7536|exec:0
file:D:\FPGA Code\blinky\blinky.vhdl|io:i|time:1516389949|size:4654|exec:0
file:D:\ICEcube2\synpbase\bin\c_hdl.exe|io:i|time:1516312661|size:1338368|exec:1
file:D:\ICEcube2\synpbase\bin64\c_hdl.exe|io:i|time:1516312662|size:1754112|exec:1
