
Efinix FPGA Placement and Routing.
Version: 2021.1.165 
Compiled: Jun 25 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Users/user/Desktop/final project/obstacle_whicle.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0008718 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 11.044 MB, end = 11.044 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 78.408 MB
VDB Netlist Checker resident set memory usage: begin = 19.588 MB, end = 19.788 MB, delta = 0.2 MB
	VDB Netlist Checker peak resident set memory usage = 58.264 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Users/user/Desktop/final project/outflow/obstacle_whicle.interface.csv'.
Successfully processed interface constraints file "C:/Users/user/Desktop/final project/outflow/obstacle_whicle.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #1(echo[2]) has no fanout.
Removing input.
logical_block #2(echo[1]) has no fanout.
Removing input.
logical_block #3(echo[0]) has no fanout.
Removing input.
Pass 0: Swept away 3 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 3 blocks in total.
Removed 0 LUT buffers.
Sweeped away 3 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Users/user/Desktop/final project/obstacle_whicle.vdb".
Netlist pre-processing took 0.0057437 seconds.
	Netlist pre-processing took 0 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 11.004 MB, end = 11.044 MB, delta = 0.04 MB
	Netlist pre-processing peak virtual memory usage = 78.408 MB
Netlist pre-processing resident set memory usage: begin = 19.348 MB, end = 20.212 MB, delta = 0.864 MB
	Netlist pre-processing peak resident set memory usage = 58.264 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "C:/Users/user/Desktop/final project/work_pnr\obstacle_whicle.net_proto" took 0 seconds
Creating IO constraints file 'C:/Users/user/Desktop/final project/work_pnr\obstacle_whicle.io_place'
Packing took 0.0012937 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 14.548 MB, end = 14.548 MB, delta = 0 MB
	Packing peak virtual memory usage = 78.408 MB
Packing resident set memory usage: begin = 23.712 MB, end = 23.952 MB, delta = 0.24 MB
	Packing peak resident set memory usage = 58.264 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Users/user/Desktop/final project/work_pnr\obstacle_whicle.net_proto
Read proto netlist for file "C:/Users/user/Desktop/final project/work_pnr\obstacle_whicle.net_proto" took 0 seconds
Setup net and block data structure took 0.001 seconds
Packed netlist loading took 0.0137187 seconds.
	Packed netlist loading took 0.015625 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 14.548 MB, end = 15.204 MB, delta = 0.656 MB
	Packed netlist loading peak virtual memory usage = 78.408 MB
Packed netlist loading resident set memory usage: begin = 23.968 MB, end = 24.808 MB, delta = 0.84 MB
	Packed netlist loading peak resident set memory usage = 63.852 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Users/user/Desktop/final project/outflow/obstacle_whicle.interface.csv'.
Successfully processed interface constraints file "C:/Users/user/Desktop/final project/outflow/obstacle_whicle.interface.csv".
Writing IO placement constraints to 'C:/Users/user/Desktop/final project/outflow\obstacle_whicle.interface.io'.

Reading placement constraints from 'C:/Users/user/Desktop/final project/outflow\obstacle_whicle.interface.io'.

Reading placement constraints from 'C:/Users/user/Desktop/final project/work_pnr\obstacle_whicle.io_place'.
WARNING(1): motor_L_forward has no assigned placement; it will be placed randomly.
WARNING(2): motor_R_forward has no assigned placement; it will be placed randomly.
WARNING(3): motor_L_backward has no assigned placement; it will be placed randomly.
WARNING(4): motor_R_backward has no assigned placement; it will be placed randomly.
4 IOs will have random placement.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
WARNING(5): No constrained clocks found. Qplacer will be run with timing driven mode disabled.
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1         249     -2147483647         4.9%
          2         169     -2147483647         8.3%
          3         134     -2147483647        11.7%
          4         124     -2147483647        15.2%
          5          85     -2147483647        24.1%
          6         114     -2147483647        24.1%
          7         121     -2147483647        26.6%
          8         118     -2147483647        26.6%
          9         108     -2147483647        36.3%
         10         102     -2147483647        40.8%
         11          98     -2147483647        47.9%
         12          99     -2147483647        53.6%
         13          96     -2147483647        65.5%
         14         101     -2147483647        65.5%
         15         100     -2147483647        66.5%
         16         100     -2147483647        69.8%
         17         101     -2147483647        71.5%
         18          92     -2147483647        71.5%
         19          91     -2147483647        71.5%
         20          93     -2147483647        71.5%
         21          87     -2147483647        79.2%
         22          93     -2147483647        79.2%
         23          88     -2147483647        83.8%
         24          90     -2147483647        85.2%
         25          87     -2147483647        88.5%
         26          85     -2147483647        88.5%
         27          88     -2147483647        89.0%
         28          87     -2147483647        90.6%
         29          81     -2147483647        91.2%
         30          83     -2147483647        91.2%
         31          78     -2147483647        93.4%
         32          81     -2147483647        93.4%
         33          78     -2147483647        95.0%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0          78              NA        30.0
          1         220              NA        30.0
          2         381              NA        30.0
          3         281              NA        30.0
          4         294              NA        30.0
          5         355              NA        30.0
          6         329              NA        30.0
          7         253              NA        30.0
          8         301              NA        30.0
          9         277              NA        30.0
         10         286              NA        30.0
         11         246              NA        30.0
         12         226              NA        30.0
         13         216              NA        30.0
         14         241              NA        30.0
         15         198              NA        30.0
         16         185              NA        30.0
         17         191              NA        30.0
         18         197              NA        30.0
         19         152              NA        30.0
         20         188              NA        30.0
         21         134              NA        30.0
         22         146              NA        30.0
         23         141              NA        30.0
         24         172              NA        30.0
         25         140              NA        30.0
         26         133              NA        30.0
         27         115              NA        30.0
         28         121              NA        30.0
         29         149              NA        30.0
         30         162              NA        30.0
         31         142              NA        30.0
         32         119              NA        30.0
         33         102              NA        30.0
         34         115              NA        30.0
         35         104              NA        30.0
         36          97              NA        30.0
         37         106              NA        29.7
         38          93              NA        29.1
         39         105              NA        28.4
         40          95              NA        27.8
         41          87              NA        27.1
         42          85              NA        25.9
         43          89              NA        25.1
         44          91              NA        24.2
         45          77              NA        23.3
         46          72              NA        22.4
         47          67              NA        20.6
Placement successful: 69 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.00905551 at 42,110
Congestion-weighted HPWL per net: 0.754839

Reading placement constraints from 'C:/Users/user/Desktop/final project/outflow/obstacle_whicle.qplace'.
Finished Realigning Types (34 blocks needed type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: -1e+09 ns
Successfully created FPGA place file 'C:/Users/user/Desktop/final project/outflow/obstacle_whicle.place'
Placement took 1.64874 seconds.
	Placement took 2.15625 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 15.204 MB, end = 25.22 MB, delta = 10.016 MB
	Placement peak virtual memory usage = 78.408 MB
Placement resident set memory usage: begin = 24.816 MB, end = 32.316 MB, delta = 7.5 MB
	Placement peak resident set memory usage = 72.084 MB
***** Ending stage placement *****
