#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar  2 23:21:22 2023
# Process ID: 27208
# Current directory: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9160 D:\Alinx\Alinx7010\Self_learning\ov5640_mnist_serial\ov5640_mnist_serial.xpr
# Log file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/vivado.log
# Journal file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/W1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/W2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/b1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/b2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/batch_normalization.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/fcnn_W.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/fcnn_b.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/five.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/test.coe] -no_script -reset -force -quiet
remove_files  {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/W1.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/W2.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/b1.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/b2.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/batch_normalization.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/fcnn_W.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/fcnn_b.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/five.coe D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/test.coe}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/repo [current_project]
update_ip_catalog
set_property -dict [list CONFIG.Coe_File {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/fcnn_W.coe}] [get_ips fcnnW_blkmem]
set_property -dict [list CONFIG.Coe_File {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/fcnn_W.coe}] [get_ips fcnnW_blkmem]
launch_simulation
source mnist_process_tb.tcl
add_wave {{/mnist_process_tb/mnist_process/cmos_pclk}} {{/mnist_process_tb/mnist_process/load_start}} {{/mnist_process_tb/mnist_process/mnist_data_valid}} {{/mnist_process_tb/mnist_process/mnist_data}} {{/mnist_process_tb/mnist_process/number_o}} {{/mnist_process_tb/mnist_process/weights_conv1}} {{/mnist_process_tb/mnist_process/bias_conv1}} {{/mnist_process_tb/mnist_process/weights_conv2}} {{/mnist_process_tb/mnist_process/bias_conv2}} {{/mnist_process_tb/mnist_process/bn}} {{/mnist_process_tb/mnist_process/fcnn_W}} {{/mnist_process_tb/mnist_process/fcnn_b}} {{/mnist_process_tb/mnist_process/W1}} {{/mnist_process_tb/mnist_process/B1}} {{/mnist_process_tb/mnist_process/W2}} {{/mnist_process_tb/mnist_process/B2}} {{/mnist_process_tb/mnist_process/BN}} {{/mnist_process_tb/mnist_process/FCNN_W}} {{/mnist_process_tb/mnist_process/FCNN_b}} {{/mnist_process_tb/mnist_process/weight1_load_addr}} {{/mnist_process_tb/mnist_process/weight2_load_addr}} {{/mnist_process_tb/mnist_process/weight1_load_addr_r}} {{/mnist_process_tb/mnist_process/weight2_load_addr_r}} {{/mnist_process_tb/mnist_process/bias1_load_addr}} {{/mnist_process_tb/mnist_process/bias2_load_addr}} {{/mnist_process_tb/mnist_process/bias1_load_addr_r}} {{/mnist_process_tb/mnist_process/bias2_load_addr_r}} {{/mnist_process_tb/mnist_process/bn_load_addr}} {{/mnist_process_tb/mnist_process/bn_load_addr_r}} {{/mnist_process_tb/mnist_process/fcnnW_load_addr}} {{/mnist_process_tb/mnist_process/fcnnW_load_addr_r}} {{/mnist_process_tb/mnist_process/fcnnW_buffer_addr}} {{/mnist_process_tb/mnist_process/fcnnW_buffer_addr_r}} {{/mnist_process_tb/mnist_process/fcnnW_wr_en}} {{/mnist_process_tb/mnist_process/fcnnb_load_addr}} {{/mnist_process_tb/mnist_process/fcnnb_load_addr_r}} {{/mnist_process_tb/mnist_process/load_fcnn_addr}} {{/mnist_process_tb/mnist_process/select_fcnn_addr}} {{/mnist_process_tb/mnist_process/select_fcnn_addr_r}} {{/mnist_process_tb/mnist_process/BN_step_r}} {{/mnist_process_tb/mnist_process/BN_step_r2}} {{/mnist_process_tb/mnist_process/BN_step}} {{/mnist_process_tb/mnist_process/fcnn_addr}} {{/mnist_process_tb/mnist_process/load_state}} {{/mnist_process_tb/mnist_process/conv1out_data_valid}} {{/mnist_process_tb/mnist_process/conv1out_data}} {{/mnist_process_tb/mnist_process/pool1out_data_valid}} {{/mnist_process_tb/mnist_process/pool1out_data}} {{/mnist_process_tb/mnist_process/conv2out_data_valid}} {{/mnist_process_tb/mnist_process/conv2out_data}} {{/mnist_process_tb/mnist_process/pool2out_data_valid}} {{/mnist_process_tb/mnist_process/pool2out_data}} {{/mnist_process_tb/mnist_process/select_fcnn_data}} {{/mnist_process_tb/mnist_process/classified_data_valid_r}} {{/mnist_process_tb/mnist_process/classified_data_valid}} {{/mnist_process_tb/mnist_process/classified_data}} {{/mnist_process_tb/mnist_process/bn_data_valid}} {{/mnist_process_tb/mnist_process/bn_data}} {{/mnist_process_tb/mnist_process/bn_in_data_cal}} {{/mnist_process_tb/mnist_process/sigmoid_data_valid}} {{/mnist_process_tb/mnist_process/sigmoid_data_valid_r}} {{/mnist_process_tb/mnist_process/sigmoid_data_valid_r2}} {{/mnist_process_tb/mnist_process/sigmoid_data_valid_r3}} {{/mnist_process_tb/mnist_process/sigmoid_data}} {{/mnist_process_tb/mnist_process/sigmoid_data_r}} {{/mnist_process_tb/mnist_process/fcnn_mul}} {{/mnist_process_tb/mnist_process/fcnn_data}} {{/mnist_process_tb/mnist_process/image_data}} {{/mnist_process_tb/mnist_process/image_data_valid}} {{/mnist_process_tb/mnist_process/fcnn_temp}} {{/mnist_process_tb/mnist_process/result_data}} {{/mnist_process_tb/mnist_process/maxdata}} 
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg
set_property xsim.view {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/mnist_process_tb_behav.wcfg D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/max_pooling_tb_behav.wcfg D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg} [get_filesets sim_1]
run 40 us
run 40 us
reset_run fcnnW_blkmem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name input_ram -dir d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {input_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {784} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips input_ram]
generate_target {instantiation_template} [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci]
generate_target all [get_files  d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci]
catch { config_ip_cache -export [get_ips -all input_ram] }
export_ip_user_files -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci]
launch_runs -jobs 20 input_ram_synth_1
export_simulation -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci] -directory D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name layer1_ram -dir d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {layer1_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {48} CONFIG.Write_Depth_A {5000} CONFIG.Read_Width_A {48} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {48} CONFIG.Read_Width_B {48} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips layer1_ram]
generate_target {instantiation_template} [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci]
catch { config_ip_cache -export [get_ips -all layer1_ram] }
export_ip_user_files -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci]
launch_runs -jobs 20 layer1_ram_synth_1
export_simulation -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci] -directory D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {3920}] [get_ips layer1_ram]
generate_target all [get_files  d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci]
catch { config_ip_cache -export [get_ips -all layer1_ram] }
export_ip_user_files -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci] -no_script -sync -force -quiet
reset_run layer1_ram_synth_1
launch_runs -jobs 20 layer1_ram_synth_1
export_simulation -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/layer1_ram/layer1_ram.xci] -directory D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {160} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips classify_ram]
generate_target all [get_files  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/classify_ram/classify_ram.xci]
catch { config_ip_cache -export [get_ips -all classify_ram] }
export_ip_user_files -of_objects [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/classify_ram/classify_ram.xci] -no_script -sync -force -quiet
reset_run classify_ram_synth_1
launch_runs -jobs 20 classify_ram_synth_1
export_simulation -of_objects [get_files D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/classify_ram/classify_ram.xci] -directory D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
relaunch_sim
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Write_Rate {0}] [get_ips input_ram]
generate_target all [get_files  d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci]
catch { config_ip_cache -export [get_ips -all input_ram] }
export_ip_user_files -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci] -no_script -sync -force -quiet
reset_run input_ram_synth_1
launch_runs -jobs 20 input_ram_synth_1
export_simulation -of_objects [get_files d:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/ip/input_ram/input_ram.xci] -directory D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/sim_scripts -ip_user_files_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files -ipstatic_source_dir D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/modelsim} {questa=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/questa} {riviera=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/riviera} {activehdl=D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 40 us
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
relaunch_sim
run 40 us
relaunch_sim
run 40 us
relaunch_sim
run 40 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 40 us
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 400 us
relaunch_sim
run 400 us
relaunch_sim
run 400 us
relaunch_sim
run 400 us
relaunch_sim
run 400 us
relaunch_sim
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 400 us
relaunch_sim
run 400 us
relaunch_sim
run 400 us
save_wave_config {D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/mnist_process_tb_behav.wcfg}
relaunch_sim
run 100 us
close_sim
