#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan  4 15:09:48 2023
# Process ID: 22632
# Current directory: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19840 I:\GitHub\FPGA-Study\DavinciDEV\Projet-ILA\MyFirstProjet\MyFirstProjet.xpr
# Log file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/vivado.log
# Journal file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet\vivado.jou
# Running On: LAPTOPBGVQ5Q3G, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8437 MB
#-----------------------------------------------------------
start_gui
open_project I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at I:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.484 ; gain = 338.598
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_twinkle I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci
INFO: [Project 1-386] Moving file 'I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci' from fileset 'ila_twinkle' to fileset 'sources_1'.
file delete -force I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle
file delete -force i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_twinkle
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE1_WIDTH {2} \
  CONFIG.C_PROBE2_WIDTH {26} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 38e9bc67feb14468 to dir: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/ip/2022.2/3/8/38e9bc67feb14468/ila_twinkle.dcp to i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/ip/2022.2/3/8/38e9bc67feb14468/ila_twinkle_sim_netlist.v to i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/ip/2022.2/3/8/38e9bc67feb14468/ila_twinkle_sim_netlist.vhdl to i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/ip/2022.2/3/8/38e9bc67feb14468/ila_twinkle_stub.v to i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/ip/2022.2/3/8/38e9bc67feb14468/ila_twinkle_stub.vhdl to i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_0/ila_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ila_0, cache-ID = 38e9bc67feb14468; cache size = 16.263 MB.
config_ip_cache: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.562 ; gain = 0.000
export_ip_user_files -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci'
export_simulation -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci] -directory I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/sim_scripts -ip_user_files_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files -ipstatic_source_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/ipstatic -lib_map_path [list {modelsim=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/modelsim} {questa=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/questa} {riviera=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/riviera} {activehdl=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/utils_1/imports/synth_1/ledtwinkle.dcp with file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/synth_1/ledtwinkle.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Jan  4 15:14:46 2023] Launched synth_1...
Run output will be captured here: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/synth_1/runme.log
[Wed Jan  4 15:14:46 2023] Launched impl_1...
Run output will be captured here: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/utils_1/imports/synth_1/ledtwinkle.dcp with file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/synth_1/ledtwinkle.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Jan  4 15:18:32 2023] Launched synth_1...
Run output will be captured here: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/synth_1/runme.log
[Wed Jan  4 15:18:33 2023] Launched impl_1...
Run output will be captured here: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1313.957 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3489.332 ; gain = 2175.375
set_property PROGRAM.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jan-04 15:24:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jan-04 15:24:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 15:24:41 2023...
