# RTL2GDS_JOURNEY
Its my journey towards learning through SOC tapeout program 

---

## ðŸ§° Tools & Technologies

Here are some tools I will be using or have started using:

- **RTL & Simulation:** Verilog / SystemVerilog, GTKWave  
- **Synthesis:** Yosys  
- **Physical Design / PnR:** OpenLane (and its backend tools)  
- **Layout & Verification:** Magic, Netgen, DRC/LVS tools  
- **Workflow & Environment:** Linux, Git, Docker (if used), Scripts  

---

## ðŸ”Ž Key Learnings (So Far)

- How to install & configure the toolchain  
- Setting up simulation & basic RTL modules  
- (Add more as you go, for each week)  

---

## ðŸ”— Useful Links

- [VSD / IIT Gandhinagar Tapeout Program](#)  
- [OpenLane Documentation](https://github.com/The-OpenROAD-Project/OpenLane)  
- [Yosys](https://yosyshq.net/yosys/)  
- My profiles: [LinkedIn](#) | [YouTube](#) | [Instagram](#)

---

## ðŸ‘¤ About Me

**Vijay Kumar**  
Aspiring VLSI / SoC Designer | Exploring open-source ASIC flows | Documenting my learning journey

---

*Thank you to VSD & IIT Gandhinagar for this wonderful opportunity. Let's push RTL â†’ GDS together!*
