git clone --depth 1 --no-tags https://github.com/Derrick-Derrickson/ECE4063_Merlin_Tom_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59081297
git clone --depth 1 --no-tags https://github.com/mtangy/MIPS-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60163839
git clone --depth 1 --no-tags https://github.com/daotaylor/RepositoryDavid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58889112
git clone --depth 1 --no-tags https://github.com/JanAlvaro/TuAlmuerzo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59951367
git clone --depth 1 --no-tags https://github.com/divstha/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59766102
git clone --depth 1 --no-tags https://github.com/eemei/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60410626
git clone --depth 1 --no-tags https://github.com/Noelpc/Proyecto_3_grupo_5_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60418411
git clone --depth 1 --no-tags https://github.com/Alina-L/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62554429
git clone --depth 1 --no-tags https://github.com/rishikanthc/Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58456084
git clone --depth 1 --no-tags https://github.com/markstar14/Basys-2-Board-2-Player-Guessing-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59379176
git clone --depth 1 --no-tags https://github.com/fearmi/Proyecto_3_Lab_digitales_I_Semestre16_Coto_Ferencz_G7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59529882
git clone --depth 1 --no-tags https://github.com/SS4G/Thu_synthesize_tmeplate_and_script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67322862
git clone --depth 1 --no-tags https://github.com/edwardjchou/SystemVerilogRSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66884232
git clone --depth 1 --no-tags https://github.com/Tybus/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65915028
git clone --depth 1 --no-tags https://github.com/nadaawad/real-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61379478
git clone --depth 1 --no-tags https://github.com/aleksbelov/TKU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61445201
git clone --depth 1 --no-tags https://github.com/RahmanQureshi/ECE352-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62939235
git clone --depth 1 --no-tags https://github.com/jasonchang117/Simple-SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62056174
git clone --depth 1 --no-tags https://github.com/SherryTang/qd_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64063464
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/fault_attack_program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63979227
git clone --depth 1 --no-tags https://github.com/Morozzzko/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63581491
git clone --depth 1 --no-tags https://github.com/tfors/cookiecutter-fpga-cvgt-devkit-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66219855
git clone --depth 1 --no-tags https://github.com/jvsqzj/Test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66223580
git clone --depth 1 --no-tags https://github.com/RunzheYang/mips32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67424300
git clone --depth 1 --no-tags https://github.com/ZimpleX/FFT_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59261917
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proyecto_2_grupo_10_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58009848
git clone --depth 1 --no-tags https://github.com/roule-marcel/libsoftcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60163104
git clone --depth 1 --no-tags https://github.com/yakiracherie/cpe142.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57895155
git clone --depth 1 --no-tags https://github.com/nsupanuth/VGA-GAME_-_On-The-Run.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58130803
git clone --depth 1 --no-tags https://github.com/andrewaca/bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59481329
git clone --depth 1 --no-tags https://github.com/danyalmohammadi/multi-level-adc-HDL-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59431620
git clone --depth 1 --no-tags https://github.com/m13253/de0_nano_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58624140
git clone --depth 1 --no-tags https://github.com/brgccf/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58410964
git clone --depth 1 --no-tags https://github.com/katmanzell/combined_acc_sound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59597823
git clone --depth 1 --no-tags https://github.com/JFHwang/Temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59717865
git clone --depth 1 --no-tags https://github.com/rdou/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59632971
git clone --depth 1 --no-tags https://github.com/kkiningh/ee382c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59720030
git clone --depth 1 --no-tags https://github.com/DigitialLogicSummerCourse2016/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60518034
git clone --depth 1 --no-tags https://github.com/reflectiveLeprechan/hardwarevirtual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57157226
git clone --depth 1 --no-tags https://github.com/pbzw/Sample-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62143588
git clone --depth 1 --no-tags https://github.com/ruchou/NTHU-digital-logic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62325326
git clone --depth 1 --no-tags https://github.com/dipalptl/AWGN_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62156694
git clone --depth 1 --no-tags https://github.com/bobowang2333/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62224322
git clone --depth 1 --no-tags https://github.com/violetguos/multicycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62582017
git clone --depth 1 --no-tags https://github.com/kAzec/FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61792456
git clone --depth 1 --no-tags https://github.com/rarilurelo/updown_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66998169
git clone --depth 1 --no-tags https://github.com/asquared/fpga-audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66391399
git clone --depth 1 --no-tags https://github.com/IsmMadCam/Laboratorio_Digitales_Proyecto_2_Grupo_8_sem_II_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66031742
git clone --depth 1 --no-tags https://github.com/shiniaas/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67289383
git clone --depth 1 --no-tags https://github.com/anilse/VGA_Game_Console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67111419
git clone --depth 1 --no-tags https://github.com/ymherklotz/sobel_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63505571
git clone --depth 1 --no-tags https://github.com/nekoworkz/Sia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65456757
git clone --depth 1 --no-tags https://github.com/reedv/Simple-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66746663
git clone --depth 1 --no-tags https://github.com/Jamnam/AWGN_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64911704
git clone --depth 1 --no-tags https://github.com/ssscassio/Tec499-T03-Antares-R2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63111129
git clone --depth 1 --no-tags https://github.com/mezzaine/Machine-Language-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65040994
git clone --depth 1 --no-tags https://github.com/quyetluu/Altera_verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63886120
git clone --depth 1 --no-tags https://github.com/NustyNUts/I2Cmaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63228705
git clone --depth 1 --no-tags https://github.com/theunnecessarythings/Processor_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64817083
git clone --depth 1 --no-tags https://github.com/bedy93/Sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56964271
git clone --depth 1 --no-tags https://github.com/Martoni/cocotb_wb_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58153406
git clone --depth 1 --no-tags https://github.com/blackyabhishek/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58215190
git clone --depth 1 --no-tags https://github.com/ztlbells/DSD-homework-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57300627
git clone --depth 1 --no-tags https://github.com/Noelpc/Proy_2_grupo_1_sem_1_2016_Gabriel_Madrigal_Noel_Perez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57436852
git clone --depth 1 --no-tags https://github.com/jbw3/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57347956
git clone --depth 1 --no-tags https://github.com/includeamin/Mips_32_bit_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61664253
git clone --depth 1 --no-tags https://github.com/nakatsuka-y/cpu-making.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61850688
git clone --depth 1 --no-tags https://github.com/strikepark/parking_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60401630
git clone --depth 1 --no-tags https://github.com/br90218/NCTU_CO_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60259350
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60373537
git clone --depth 1 --no-tags https://github.com/Maxfooo/VerilogTools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62178967
git clone --depth 1 --no-tags https://github.com/m13253/verilog-simple-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62057204
git clone --depth 1 --no-tags https://github.com/brunofurtadofontana/sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62225791
git clone --depth 1 --no-tags https://github.com/WayneDingding/AWGN_VerilogDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62258193
git clone --depth 1 --no-tags https://github.com/x32feng/ece429.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60625936
git clone --depth 1 --no-tags https://github.com/hw271/LC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59761316
git clone --depth 1 --no-tags https://github.com/Jafet95/proy_3_grupo_2_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57925190
git clone --depth 1 --no-tags https://github.com/jigangujs/clk_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59342703
git clone --depth 1 --no-tags https://github.com/eugenelet/Hardware_Division_and_Root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63322103
git clone --depth 1 --no-tags https://github.com/jmtimko5/Wall-EProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64277712
git clone --depth 1 --no-tags https://github.com/DigitialLogicSummerCourse2016/PipeLine-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61472289
git clone --depth 1 --no-tags https://github.com/Jamnam/AWGN_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64683219
git clone --depth 1 --no-tags https://github.com/lantti/DLTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62503278
git clone --depth 1 --no-tags https://github.com/Raimmaster/OrgCompLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65602098
git clone --depth 1 --no-tags https://github.com/LubaTovbin/ATA_IDE_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66959300
git clone --depth 1 --no-tags https://github.com/RegExrTech/VerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67181431
git clone --depth 1 --no-tags https://github.com/gelloria/PG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67259238
git clone --depth 1 --no-tags https://github.com/madprogrammer/fpga-libs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67309920
git clone --depth 1 --no-tags https://github.com/alexsternberg/CMPE140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67654498
git clone --depth 1 --no-tags https://github.com/mdavidsaver/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56984154
git clone --depth 1 --no-tags https://github.com/ptracton/pmodacl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61772455
git clone --depth 1 --no-tags https://github.com/dsantamaria1/lab3_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58408201
git clone --depth 1 --no-tags https://github.com/sameeriitkgp/fast-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58131533
git clone --depth 1 --no-tags https://github.com/knielsen/ice40_pll_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64505546
git clone --depth 1 --no-tags https://github.com/eugenelet/BubbleSort_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62901872
git clone --depth 1 --no-tags https://github.com/Izil/Pipelined-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64928415
git clone --depth 1 --no-tags https://github.com/Smolyarov/crystal_fmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64844888
git clone --depth 1 --no-tags https://github.com/spinlockirqsave/atlys_tcp_socket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65325380
git clone --depth 1 --no-tags https://github.com/agerardocarmona94/REPOSITORIO_PROYECTO_3_TODOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59237724
