PHM_PlatformCaps_SamuPowerGating	,	V_22
smu7_powerdown_samu	,	F_17
smu7_powerup_vce	,	F_16
CG_GFX_OTHERS_MGCG_MASK	,	V_68
smum_send_msg_to_smc	,	F_2
PP_GROUP_MASK	,	V_42
PP_GROUP_SHIFT	,	V_43
CG_RLC_MGCG_MASK	,	V_67
SMU_VCE_TABLE	,	V_13
CG_GFX_3DCG_MASK	,	V_59
smu7_update_uvd_dpm	,	F_5
PP_BLOCK_SHIFT	,	V_46
smu7_powerup_samu	,	F_18
enable	,	V_3
PPSMC_MSG_UVDPowerOFF	,	V_15
AMD_IP_BLOCK_TYPE_VCE	,	V_36
samu_power_gated	,	V_30
phm_cf_want_vce_power_gating	,	F_15
msg_id	,	V_37
smu7_powerdown_uvd	,	F_9
PP_BLOCK_GFX_RLC	,	V_61
PPSMC_MSG_VCEDPM_Disable	,	V_8
smu7_powergate_uvd	,	F_20
CG_GFX_RLC_LS_MASK	,	V_62
CG_SYS_SDMA_MGLS_MASK	,	V_84
CGS_SYSTEM_INFO_GFX_CU_INFO	,	V_93
CG_SYS_MC_MGLS_MASK	,	V_75
size	,	V_91
AMD_CG_STATE_GATE	,	V_33
smu7_powergate_samu	,	F_24
device	,	V_31
CG_GFX_CGCG_MASK	,	V_53
smum_send_msg_to_smc_with_parameter	,	F_13
PPSMC_MSG_VCEPowerON	,	V_21
sys_info	,	V_88
uvd_power_gated	,	V_28
PPSMC_MSG_VCEPowerOFF	,	V_20
SMU_SAMU_TABLE	,	V_14
PP_GROUP_SYS	,	V_69
smu7_disable_clock_power_gating	,	F_19
PP_BLOCK_GFX_3D	,	V_58
result	,	V_90
active_cus	,	V_89
SMU_UVD_TABLE	,	V_12
smu7_powerdown_vce	,	F_14
vce_power_gated	,	V_29
cgs_system_info	,	V_87
cgs_query_system_info	,	F_27
hwmgr	,	V_2
PP_STATE_CG	,	V_50
PP_BLOCK_GFX_CP	,	V_63
smu7_hwmgr	,	V_25
PP_STATE_SUPPORT_CG	,	V_48
uint32_t	,	T_1
PP_BLOCK_GFX_MG	,	V_65
CG_GFX_CGLS_MASK	,	V_57
smum_update_smc_table	,	F_6
AMD_IP_BLOCK_TYPE_UVD	,	V_32
EINVAL	,	V_54
smu7_enable_disable_vce_dpm	,	F_3
smu7_powerup_uvd	,	F_11
AMD_PG_STATE_GATE	,	V_34
PP_BLOCK_SYS_SDMA	,	V_82
PP_STATE_LS	,	V_56
PPSMC_MSG_SAMPowerON	,	V_24
msg	,	V_38
PP_BLOCK_SYS_MC	,	V_73
data	,	V_26
CG_SYS_BIF_MGCG_MASK	,	V_71
AMD_CG_STATE_UNGATE	,	V_35
PPSMC_MSG_GFX_CU_PG_DISABLE	,	V_95
smu7_update_vce_dpm	,	F_7
PP_STATE_SUPPORT_LS	,	V_55
smu7_update_samu_dpm	,	F_8
CG_GFX_CP_LS_MASK	,	V_64
CG_CPF_MGCG_MASK	,	V_66
PPSMC_MSG_SAMUDPM_Enable	,	V_9
feature_mask	,	V_40
PPSMC_MSG_EnableClockGatingFeature	,	V_51
cgs_set_powergating_state	,	F_22
cgs_set_clockgating_state	,	F_21
PHM_PlatformCaps_UVDDynamicPowerGating	,	V_18
PPSMC_MSG_VCEDPM_Enable	,	V_7
PP_BLOCK_GFX_CG	,	V_47
CG_SYS_ROM_MASK	,	V_86
smumgr	,	V_4
phm_cap_enabled	,	F_12
CG_SYS_DRM_MGCG_MASK	,	V_77
CG_SYS_BIF_MGLS_MASK	,	V_72
phm_cf_want_uvd_power_gating	,	F_10
smu7_powergate_vce	,	F_23
PP_BLOCK_MASK	,	V_45
PPSMC_MSG_SAMPowerOFF	,	V_23
bgate	,	V_11
CG_SYS_HDP_MGCG_MASK	,	V_80
info_id	,	V_92
PPSMC_MSG_UVDDPM_Enable	,	V_5
PPSMC_MSG_UVDPowerON	,	V_19
PP_BLOCK_SYS_DRM	,	V_76
CG_SYS_DRM_MGLS_MASK	,	V_78
platformCaps	,	V_17
smu7_enable_per_cu_power_gating	,	F_26
PP_ENABLE_GFX_CG_THRU_SMU	,	V_41
smu7_update_clock_gatings	,	F_25
PPSMC_MSG_GFX_CU_PG_ENABLE	,	V_94
PPSMC_MSG_UVDDPM_Disable	,	V_6
PP_BLOCK_SYS_HDP	,	V_79
platform_descriptor	,	V_16
backend	,	V_27
value	,	V_39
PP_BLOCK_SYS_BIF	,	V_70
pp_hwmgr	,	V_1
PPSMC_MSG_SAMUDPM_Disable	,	V_10
PPSMC_Msg	,	T_2
CG_SYS_HDP_MGLS_MASK	,	V_81
PP_BLOCK_SYS_ROM	,	V_85
smu7_enable_disable_samu_dpm	,	F_4
PP_STATE_MASK	,	V_49
PPSMC_MSG_DisableClockGatingFeature	,	V_52
CG_GFX_3DLS_MASK	,	V_60
PP_GROUP_GFX	,	V_44
smu7_enable_disable_uvd_dpm	,	F_1
CG_SYS_MC_MGCG_MASK	,	V_74
CG_SYS_SDMA_MGCG_MASK	,	V_83
