

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Tue Sep 23 21:33:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214  |activation_accelerator_Pipeline_VITIS_LOOP_144_15  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222  |activation_accelerator_Pipeline_VITIS_LOOP_144_14  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230  |activation_accelerator_Pipeline_VITIS_LOOP_144_13  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238  |activation_accelerator_Pipeline_VITIS_LOOP_144_12  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246   |activation_accelerator_Pipeline_VITIS_LOOP_292_5   |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252   |activation_accelerator_Pipeline_VITIS_LOOP_283_4   |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258   |activation_accelerator_Pipeline_VITIS_LOOP_144_1   |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266  |activation_accelerator_Pipeline_VITIS_LOOP_144_11  |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274   |activation_accelerator_Pipeline_VITIS_LOOP_316_6   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283   |activation_accelerator_Pipeline_VITIS_LOOP_185_1   |    98308|    98308|  0.983 ms|  0.983 ms|  98308|  98308|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289   |activation_accelerator_Pipeline_VITIS_LOOP_190_2   |    98315|    98315|  0.983 ms|  0.983 ms|  98315|  98315|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296   |activation_accelerator_Pipeline_VITIS_LOOP_196_3   |    32784|    32784|  0.328 ms|  0.328 ms|  32784|  32784|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305   |activation_accelerator_Pipeline_VITIS_LOOP_170_1   |    98311|    98311|  0.983 ms|  0.983 ms|  98311|  98311|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311   |activation_accelerator_Pipeline_VITIS_LOOP_175_2   |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319   |activation_accelerator_Pipeline_VITIS_LOOP_159_1   |    32794|    32794|  0.328 ms|  0.328 ms|  32794|  32794|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326   |activation_accelerator_Pipeline_VITIS_LOOP_151_1   |    32791|    32791|  0.328 ms|  0.328 ms|  32791|  32791|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333   |activation_accelerator_Pipeline_VITIS_LOOP_205_1   |    32775|    32775|  0.328 ms|  0.328 ms|  32775|  32775|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341   |activation_accelerator_Pipeline_VITIS_LOOP_275_3   |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351   |activation_accelerator_Pipeline_VITIS_LOOP_262_1   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360   |activation_accelerator_Pipeline_VITIS_LOOP_265_2   |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 62 10 34 53 56 57 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 33 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 33 
53 --> 54 
54 --> 55 
55 --> 33 
56 --> 33 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 33 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 71 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 72 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 73 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 74 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 75 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%var_1_loc = alloca i64 1"   --->   Operation 76 'alloca' 'var_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 77 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sum_sq_loc = alloca i64 1"   --->   Operation 78 'alloca' 'sum_sq_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln248 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [activation_accelerator.cpp:248]   --->   Operation 79 'spectopmodule' 'spectopmodule_ln248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_7, void @empty_6, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_5, void @empty_6, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 32768, void @empty_4, void @empty_6, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_30, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:259]   --->   Operation 99 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:259]   --->   Operation 100 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (0.44ns)   --->   "%switch_ln261 = switch i32 %stage_read, void %if.end104, i32 0, void %VITIS_LOOP_262_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_316_6" [activation_accelerator.cpp:261]   --->   Operation 101 'switch' 'switch_ln261' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:316]   --->   Operation 102 'partselect' 'trunc_ln9' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.44ns)   --->   "%switch_ln271 = switch i32 %config_r_read, void %if.end82, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc46.preheader, i32 2, void %for.inc59.preheader, i32 3, void %for.inc.i33.preheader, i32 4, void %for.inc.i52.preheader, i32 5, void %for.inc.i74.preheader, i32 6, void %for.inc.i93.preheader" [activation_accelerator.cpp:271]   --->   Operation 103 'switch' 'switch_ln271' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_15, i32 %x, i16 %buf0"   --->   Operation 104 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_14, i32 %x, i16 %buf0"   --->   Operation 105 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_13, i32 %x, i16 %buf0"   --->   Operation 106 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_12, i32 %x, i16 %buf0"   --->   Operation 107 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_292_5, i16 %buf2"   --->   Operation 108 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_283_4, i16 %buf2"   --->   Operation 109 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_1, i32 %x, i16 %buf0"   --->   Operation 110 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_11, i32 %y, i16 %buf1"   --->   Operation 111 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:262]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:265]   --->   Operation 113 'partselect' 'trunc_ln1' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i63 %trunc_ln9" [activation_accelerator.cpp:316]   --->   Operation 114 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln316" [activation_accelerator.cpp:316]   --->   Operation 115 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (7.30ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 32768" [activation_accelerator.cpp:316]   --->   Operation 116 'writereq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln316 = call void @activation_accelerator_Pipeline_VITIS_LOOP_316_6, i16 %gmem2, i63 %trunc_ln9, i16 %buf2" [activation_accelerator.cpp:316]   --->   Operation 117 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln316 = call void @activation_accelerator_Pipeline_VITIS_LOOP_316_6, i16 %gmem2, i63 %trunc_ln9, i16 %buf2" [activation_accelerator.cpp:316]   --->   Operation 118 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:320]   --->   Operation 119 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 120 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:320]   --->   Operation 120 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 121 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:320]   --->   Operation 121 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:320]   --->   Operation 122 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:320]   --->   Operation 123 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln320 = br void %if.end104" [activation_accelerator.cpp:320]   --->   Operation 124 'br' 'br_ln320' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_15, i32 %x, i16 %buf0"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_185_1, i32 %x, i32 %sum_loc"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_185_1, i32 %x, i32 %sum_loc"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.01>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 128 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [3/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:188]   --->   Operation 129 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 7.01>
ST_14 : Operation 130 [2/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:188]   --->   Operation 130 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.01>
ST_15 : Operation 131 [1/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:188]   --->   Operation 131 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln188 = call void @activation_accelerator_Pipeline_VITIS_LOOP_190_2, i32 %x, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:188]   --->   Operation 132 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln188 = call void @activation_accelerator_Pipeline_VITIS_LOOP_190_2, i32 %x, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:188]   --->   Operation 133 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.01>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%var_1_loc_load = load i32 %var_1_loc"   --->   Operation 134 'load' 'var_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [3/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:194]   --->   Operation 135 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.01>
ST_19 : Operation 136 [2/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:194]   --->   Operation 136 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.01>
ST_20 : Operation 137 [1/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:194]   --->   Operation 137 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 6.43>
ST_21 : Operation 138 [4/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:195]   --->   Operation 138 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.43>
ST_22 : Operation 139 [3/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:195]   --->   Operation 139 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.43>
ST_23 : Operation 140 [2/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:195]   --->   Operation 140 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.43>
ST_24 : Operation 141 [1/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:195]   --->   Operation 141 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.57>
ST_25 : Operation 142 [8/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 142 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.57>
ST_26 : Operation 143 [7/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 143 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.57>
ST_27 : Operation 144 [6/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 144 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.57>
ST_28 : Operation 145 [5/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 145 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.57>
ST_29 : Operation 146 [4/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 146 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 6.57>
ST_30 : Operation 147 [3/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 147 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 6.57>
ST_31 : Operation 148 [2/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 148 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 6.57>
ST_32 : Operation 149 [1/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 149 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln188 = call void @activation_accelerator_Pipeline_VITIS_LOOP_196_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2" [activation_accelerator.cpp:188]   --->   Operation 150 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln188 = call void @activation_accelerator_Pipeline_VITIS_LOOP_196_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2" [activation_accelerator.cpp:188]   --->   Operation 151 'call' 'call_ln188' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end82"   --->   Operation 152 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end83"   --->   Operation 153 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end84"   --->   Operation 154 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 155 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end86"   --->   Operation 156 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87"   --->   Operation 157 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88"   --->   Operation 158 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0)> <Delay = 0.00>
ST_33 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end104" [activation_accelerator.cpp:315]   --->   Operation 159 'br' 'br_ln315' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [activation_accelerator.cpp:320]   --->   Operation 160 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 0.00>
ST_34 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_14, i32 %x, i16 %buf0"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_170_1, i32 %x, i32 %sum_sq_loc"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_170_1, i32 %x, i32 %sum_sq_loc"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 7.01>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%sum_sq_loc_load = load i32 %sum_sq_loc"   --->   Operation 164 'load' 'sum_sq_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [3/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:173]   --->   Operation 165 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 7.01>
ST_38 : Operation 166 [2/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:173]   --->   Operation 166 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 6> <Delay = 7.01>
ST_39 : Operation 167 [1/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:173]   --->   Operation 167 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.43>
ST_40 : Operation 168 [4/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:174]   --->   Operation 168 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.43>
ST_41 : Operation 169 [3/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:174]   --->   Operation 169 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.43>
ST_42 : Operation 170 [2/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:174]   --->   Operation 170 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.43>
ST_43 : Operation 171 [1/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:174]   --->   Operation 171 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.57>
ST_44 : Operation 172 [8/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 172 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.57>
ST_45 : Operation 173 [7/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 173 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.57>
ST_46 : Operation 174 [6/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 174 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.57>
ST_47 : Operation 175 [5/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 175 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.57>
ST_48 : Operation 176 [4/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 176 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.57>
ST_49 : Operation 177 [3/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 177 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.57>
ST_50 : Operation 178 [2/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 178 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.57>
ST_51 : Operation 179 [1/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 179 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_175_2, i32 %x, i32 %rms, i16 %buf2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 180 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 0.00>
ST_52 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_175_2, i32 %x, i32 %rms, i16 %buf2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 181 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end83"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 1> <Delay = 0.00>
ST_53 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_13, i32 %x, i16 %buf0"   --->   Operation 183 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_12, i32 %x, i16 %buf0"   --->   Operation 184 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 2> <Delay = 0.00>
ST_54 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_159_1, i32 %x, i16 %buf2"   --->   Operation 185 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 186 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_151_1, i32 %x, i16 %buf2"   --->   Operation 186 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 3> <Delay = 0.00>
ST_55 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_159_1, i32 %x, i16 %buf2"   --->   Operation 187 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end84"   --->   Operation 188 'br' 'br_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_55 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_151_1, i32 %x, i16 %buf2"   --->   Operation 189 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 190 'br' 'br_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_292_5, i16 %buf2"   --->   Operation 191 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end86"   --->   Operation 192 'br' 'br_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00>
ST_56 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_283_4, i16 %buf2"   --->   Operation 193 'call' 'call_ln0' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end87"   --->   Operation 194 'br' 'br_ln0' <Predicate = (config_r_read == 1)> <Delay = 0.00>

State 57 <SV = 1> <Delay = 0.00>
ST_57 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_1, i32 %x, i16 %buf0"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_144_11, i32 %y, i16 %buf1"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 2> <Delay = 0.00>
ST_58 : Operation 197 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_205_1, i32 %x, i32 %y, i16 %buf2"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 3> <Delay = 0.00>
ST_59 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_205_1, i32 %x, i32 %y, i16 %buf2"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 4> <Delay = 0.00>
ST_60 : Operation 199 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_275_3, i16 %buf0, i16 %buf1, i16 %buf2"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 5> <Delay = 0.00>
ST_61 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_275_3, i16 %buf0, i16 %buf1, i16 %buf2"   --->   Operation 200 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 1> <Delay = 7.30>
ST_62 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i63 %trunc_ln" [activation_accelerator.cpp:262]   --->   Operation 202 'sext' 'sext_ln262' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 203 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln262" [activation_accelerator.cpp:262]   --->   Operation 203 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 204 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 204 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i63 %trunc_ln1" [activation_accelerator.cpp:265]   --->   Operation 205 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 206 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln265" [activation_accelerator.cpp:265]   --->   Operation 206 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 207 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 207 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 2> <Delay = 7.30>
ST_63 : Operation 208 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 208 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 209 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 209 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 3> <Delay = 7.30>
ST_64 : Operation 210 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 210 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 211 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 211 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 4> <Delay = 7.30>
ST_65 : Operation 212 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 212 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 213 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 213 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 5> <Delay = 7.30>
ST_66 : Operation 214 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 214 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 215 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 215 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 6> <Delay = 7.30>
ST_67 : Operation 216 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 216 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 217 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 217 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 7> <Delay = 7.30>
ST_68 : Operation 218 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:262]   --->   Operation 218 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 219 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:265]   --->   Operation 219 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 8> <Delay = 0.00>
ST_69 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln262 = call void @activation_accelerator_Pipeline_VITIS_LOOP_262_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:262]   --->   Operation 220 'call' 'call_ln262' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln265 = call void @activation_accelerator_Pipeline_VITIS_LOOP_265_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:265]   --->   Operation 221 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 9> <Delay = 0.00>
ST_70 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln262 = call void @activation_accelerator_Pipeline_VITIS_LOOP_262_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:262]   --->   Operation 222 'call' 'call_ln262' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln265 = call void @activation_accelerator_Pipeline_VITIS_LOOP_265_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:265]   --->   Operation 223 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end104"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_r_read       (read         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
stage_read          (read         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
out_r_read          (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
in1_read            (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
in0_read            (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc           (alloca       ) [ 00000000001111111110000000000000000000000000000000000000000000000000000]
sum_loc             (alloca       ) [ 00000000001111000000000000000000000000000000000000000000000000000000000]
sum_sq_loc          (alloca       ) [ 00000000000000000000000000000000001111000000000000000000000000000000000]
spectopmodule_ln248 (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
x                   (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
y                   (alloca       ) [ 00000000000000000000000000000000000000000000000000000000011100000000000]
switch_ln261        (switch       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9           (partselect   ) [ 00111000000000000000000000000000000000000000000000000000000000000000000]
switch_ln271        (switch       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect   ) [ 00000000000000000000000000000000000000000000000000000000000000111111111]
trunc_ln1           (partselect   ) [ 00000000000000000000000000000000000000000000000000000000000000111111111]
sext_ln316          (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 00011111110000000000000000000000000000000000000000000000000000000000000]
empty_43            (writereq     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln316          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
empty_44            (writeresp    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln320            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load        (load         ) [ 00000000000000110000000000000000000000000000000000000000000000000000000]
mean                (fmul         ) [ 00000000000000001111111111111111110000000000000000000000000000000000000]
call_ln188          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc_load      (load         ) [ 00000000000000000001100000000000000000000000000000000000000000000000000]
var                 (fmul         ) [ 00000000000000000000011110000000000000000000000000000000000000000000000]
x_assign_3          (fadd         ) [ 00000000000000000000000001111111100000000000000000000000000000000000000]
stddev              (fsqrt        ) [ 00000000000000000000000000000000010000000000000000000000000000000000000]
call_ln188          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln315            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln320           (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc_load     (load         ) [ 00000000000000000000000000000000000000110000000000000000000000000000000]
mean_sq             (fmul         ) [ 00000000000000000000000000000000000000001111000000000000000000000000000]
x_assign_2          (fadd         ) [ 00000000000000000000000000000000000000000000111111110000000000000000000]
rms                 (fsqrt        ) [ 00000000000000000000000000000000000000000000000000001000000000000000000]
call_ln13           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln262          (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000011111100]
sext_ln265          (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000011111100]
empty               (readreq      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
empty_42            (readreq      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln262          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
call_ln265          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_292_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_283_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_144_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_316_6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_185_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_190_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_196_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_170_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_175_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_159_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_151_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_205_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_275_3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_262_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_265_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="var_1_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var_1_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum_sq_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="y_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="config_r_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="stage_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_r_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="in1_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="in0_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_writeresp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="17" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_43/2 empty_44/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/62 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_readreq_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="17" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/62 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="63" slack="2"/>
<pin id="278" dir="0" index="3" bw="16" slack="0"/>
<pin id="279" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="2"/>
<pin id="287" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="32" slack="7"/>
<pin id="294" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln188/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="17"/>
<pin id="300" dir="0" index="3" bw="32" slack="0"/>
<pin id="301" dir="0" index="4" bw="16" slack="0"/>
<pin id="302" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln188/32 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="2"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="16" slack="0"/>
<pin id="316" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/51 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="16" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="3" bw="16" slack="0"/>
<pin id="338" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/58 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="0" index="2" bw="16" slack="0"/>
<pin id="345" dir="0" index="3" bw="16" slack="0"/>
<pin id="346" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/60 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="0" index="2" bw="63" slack="8"/>
<pin id="355" dir="0" index="3" bw="16" slack="0"/>
<pin id="356" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln262/69 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="63" slack="8"/>
<pin id="364" dir="0" index="3" bw="16" slack="0"/>
<pin id="365" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln265/69 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign_3/21 x_assign_2/40 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mean/13 var/18 mean_sq/37 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="stddev/25 rms/44 "/>
</bind>
</comp>

<comp id="386" class="1005" name="reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean mean_sq "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 x_assign_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stddev rms "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln9_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="63" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="63" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="63" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln316_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln316/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="gmem2_addr_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="63" slack="0"/>
<pin id="440" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sum_loc_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="4"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="var_1_loc_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="9"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_1_loc_load/18 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sum_sq_loc_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="4"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_loc_load/37 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln262_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="63" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln262/62 "/>
</bind>
</comp>

<comp id="459" class="1004" name="gmem0_addr_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="63" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/62 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln265_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="63" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln265/62 "/>
</bind>
</comp>

<comp id="469" class="1004" name="gmem1_addr_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="63" slack="0"/>
<pin id="472" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/62 "/>
</bind>
</comp>

<comp id="476" class="1005" name="config_r_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="stage_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="24"/>
<pin id="482" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="484" class="1005" name="var_1_loc_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="7"/>
<pin id="486" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="var_1_loc "/>
</bind>
</comp>

<comp id="490" class="1005" name="sum_loc_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2"/>
<pin id="492" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="496" class="1005" name="sum_sq_loc_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_sq_loc "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln9_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="63" slack="1"/>
<pin id="504" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="63" slack="1"/>
<pin id="510" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="514" class="1005" name="trunc_ln1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="63" slack="1"/>
<pin id="516" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="gmem2_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="3"/>
<pin id="522" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="var_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="539" class="1005" name="gmem0_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="gmem1_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="1"/>
<pin id="546" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="110" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="136" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="136" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="90" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="154" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="154" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="94" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="154" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="96" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="154" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="98" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="100" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="154" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="158" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="108" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="112" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="116" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="303"><net_src comp="122" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="310"><net_src comp="124" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="126" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="324"><net_src comp="128" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="130" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="132" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="134" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="138" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="140" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="2" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="18" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="118" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="114" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="379" pin="2"/><net_sink comp="296" pin=3"/></net>

<net id="384"><net_src comp="120" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="389"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="396"><net_src comp="369" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="401"><net_src comp="379" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="174" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="186" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="180" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="473"><net_src comp="2" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="479"><net_src comp="162" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="168" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="142" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="289" pin=3"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="493"><net_src comp="146" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="499"><net_src comp="150" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="505"><net_src comp="404" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="511"><net_src comp="414" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="517"><net_src comp="424" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="523"><net_src comp="437" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="534"><net_src comp="374" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="542"><net_src comp="459" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="547"><net_src comp="469" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="207" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {69 70 }
	Port: buf1 | {69 70 }
	Port: buf2 | {1 32 33 51 52 54 55 56 58 59 60 61 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {62 63 64 65 66 67 68 69 70 }
	Port: activation_accelerator : gmem1 | {62 63 64 65 66 67 68 69 70 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 34 53 57 60 61 }
	Port: activation_accelerator : buf1 | {1 57 60 61 }
	Port: activation_accelerator : buf2 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_43 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mean : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		var : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		call_ln188 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		mean_sq : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		call_ln13 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_42 : 2
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214 |    0    |  0.427  |    95   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222 |    0    |  0.427  |    95   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230 |    0    |  0.427  |    95   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238 |    0    |  0.427  |    95   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246 |    0    |    0    |    16   |    36   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252 |    0    |    0    |    16   |    36   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258 |    0    |  0.427  |    95   |    45   |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266 |    0    |  0.427  |    95   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274 |    0    |  0.427  |    64   |    45   |
|   call   |  grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283 |    2    |  0.854  |   355   |   268   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289 |    5    |   1.33  |   579   |   417   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296 |    2    |  0.427  |   467   |   259   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305 |    5    |  0.854  |   515   |   403   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311 |    0    |  0.427  |   176   |    45   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319 |    12   |  0.854  |   951   |   1340  |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326 |    9    |  0.854  |   759   |   1205  |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333 |    2    |  0.854  |   418   |   268   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341 |    0    |  0.854  |   260   |   833   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351 |    0    |    0    |    65   |    36   |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360 |    0    |    0    |    65   |    36   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                          grp_fu_369                          |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                          grp_fu_374                          |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                   config_r_read_read_fu_162                  |    0    |    0    |    0    |    0    |
|          |                    stage_read_read_fu_168                    |    0    |    0    |    0    |    0    |
|   read   |                    out_r_read_read_fu_174                    |    0    |    0    |    0    |    0    |
|          |                     in1_read_read_fu_180                     |    0    |    0    |    0    |    0    |
|          |                     in0_read_read_fu_186                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_192                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_200                      |    0    |    0    |    0    |    0    |
|          |                      grp_readreq_fu_207                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   fsqrt  |                          grp_fu_379                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln9_fu_404                       |    0    |    0    |    0    |    0    |
|partselect|                        trunc_ln_fu_414                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln1_fu_424                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       sext_ln316_fu_434                      |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln262_fu_456                      |    0    |    0    |    0    |    0    |
|          |                       sext_ln265_fu_466                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    42   |  10.297 |   5631  |   5846  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|buf0|   30   |    0   |    0   |    0   |
|buf1|   30   |    0   |    0   |    0   |
|buf2|   30   |    0   |    0   |    0   |
|  x |   58   |    0   |    0   |    0   |
|  y |   58   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   206  |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|config_r_read_reg_476|   32   |
|  gmem0_addr_reg_539 |   16   |
|  gmem1_addr_reg_544 |   16   |
|  gmem2_addr_reg_520 |   16   |
|       reg_386       |   32   |
|       reg_393       |   32   |
|       reg_398       |   32   |
|  stage_read_reg_480 |   32   |
|   sum_loc_reg_490   |   32   |
|  sum_sq_loc_reg_496 |   32   |
|  trunc_ln1_reg_514  |   63   |
|  trunc_ln9_reg_502  |   63   |
|   trunc_ln_reg_508  |   63   |
|  var_1_loc_reg_484  |   32   |
|     var_reg_531     |   32   |
+---------------------+--------+
|        Total        |   525  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_writeresp_fu_192                    |  p0  |   2  |   1  |    2   |
|                     grp_writeresp_fu_192                    |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_200                     |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_207                     |  p1  |   2  |  16  |   32   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296 |  p3  |   2  |  32  |   64   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311 |  p2  |   2  |  32  |   64   ||    9    |
|                          grp_fu_369                         |  p0  |   2  |  32  |   64   ||    9    |
|                          grp_fu_374                         |  p0  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   386  ||  3.465  ||    68   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |   10   |  5631  |  5846  |    -   |
|   Memory  |   206  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   68   |    -   |
|  Register |    -   |    -   |    -   |   525  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   206  |   42   |   13   |  6156  |  5914  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
