Analysis & Synthesis report for final
Sun Sep 09 11:24:01 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Source assignments for im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 14. Source assignments for im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 15. Source assignments for im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 16. Source assignments for im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 17. Source assignments for im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 18. Source assignments for im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 19. Source assignments for im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 20. Source assignments for im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 21. Source assignments for im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 22. Source assignments for im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated
 23. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0
 25. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0
 26. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0
 27. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0
 28. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0
 30. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0
 31. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0
 33. Parameter Settings for Inferred Entity Instance: controller:contr1|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: controller:contr1|lpm_divide:Div0
 35. altsyncram Parameter Settings by Entity Instance
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 09 11:24:01 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; final                                       ;
; Top-level Entity Name              ; noise_box                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 569                                         ;
;     Total combinational functions  ; 569                                         ;
;     Dedicated logic registers      ; 34                                          ;
; Total registers                    ; 34                                          ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 40,960                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                                      ; noise_box          ; final              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../Intel_Single_Port_Ram/im_noise_box.vhd ; yes             ; User VHDL File               ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/im_noise_box.vhd ;         ;
; ../Intel_Single_Port_Ram/controller.vhdl  ; yes             ; User VHDL File               ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl  ;         ;
; noise_box.vhdl                            ; yes             ; User VHDL File               ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_box.vhdl                   ;         ;
; simulator.vhdl                            ; yes             ; User VHDL File               ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl                   ;         ;
; single_port_ram.vhdl                      ; yes             ; User VHDL File               ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/single_port_ram.vhdl             ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal161.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                     ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_4r31.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/altsyncram_4r31.tdf           ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                    ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;         ;
; db/lpm_divide_anl.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_divide_anl.tdf            ;         ;
; db/sign_div_unsign_9nh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/sign_div_unsign_9nh.tdf       ;         ;
; db/alt_u_div_ske.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/alt_u_div_ske.tdf             ;         ;
; db/add_sub_t3c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/add_sub_t3c.tdf               ;         ;
; db/add_sub_u3c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/add_sub_u3c.tdf               ;         ;
; db/lpm_divide_hbo.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_divide_hbo.tdf            ;         ;
; db/abs_divider_mbg.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/abs_divider_mbg.tdf           ;         ;
; db/alt_u_div_0ie.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/alt_u_div_0ie.tdf             ;         ;
; db/lpm_abs_o99.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_abs_o99.tdf               ;         ;
; db/lpm_abs_ab9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_abs_ab9.tdf               ;         ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 569       ;
;                                             ;           ;
; Total combinational functions               ; 569       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 169       ;
;     -- 3 input functions                    ; 163       ;
;     -- <=2 input functions                  ; 237       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 387       ;
;     -- arithmetic mode                      ; 182       ;
;                                             ;           ;
; Total registers                             ; 34        ;
;     -- Dedicated logic registers            ; 34        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 56        ;
; Total memory bits                           ; 40960     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 74        ;
; Total fan-out                               ; 2297      ;
; Average fan-out                             ; 3.04      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |noise_box                                   ; 569 (0)             ; 34 (0)                    ; 40960       ; 0          ; 0            ; 0       ; 0         ; 56   ; 0            ; 0          ; |noise_box                                                                                                                   ; noise_box           ; work         ;
;    |controller:contr1|                       ; 569 (88)            ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1                                                                                                 ; controller          ; work         ;
;       |lpm_divide:Div0|                      ; 209 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hbo:auto_generated|     ; 209 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Div0|lpm_divide_hbo:auto_generated                                                   ; lpm_divide_hbo      ; work         ;
;             |abs_divider_mbg:divider|        ; 209 (10)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Div0|lpm_divide_hbo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_0ie:divider|       ; 180 (180)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Div0|lpm_divide_hbo:auto_generated|abs_divider_mbg:divider|alt_u_div_0ie:divider     ; alt_u_div_0ie       ; work         ;
;                |lpm_abs_ab9:my_abs_num|      ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Div0|lpm_divide_hbo:auto_generated|abs_divider_mbg:divider|lpm_abs_ab9:my_abs_num    ; lpm_abs_ab9         ; work         ;
;       |lpm_divide:Mod0|                      ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_anl:auto_generated|     ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Mod0|lpm_divide_anl:auto_generated                                                   ; lpm_divide_anl      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_ske:divider|       ; 272 (272)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|controller:contr1|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider ; alt_u_div_ske       ; work         ;
;    |im_noise_box:nb|                         ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb                                                                                                   ; im_noise_box        ; work         ;
;       |single_port_ram:s_ram0|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram0                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram1|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram1                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram2|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram2                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram3|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram3                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram4|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram4                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram5|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram5                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram6|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram6                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram7|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram7                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram8|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram8                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
;       |single_port_ram:s_ram9|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram9                                                                            ; single_port_ram     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0                                                       ; altsyncram          ; work         ;
;             |altsyncram_4r31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |noise_box|im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated                        ; altsyncram_4r31     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
; im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 4            ; --           ; --           ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------+----------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                             ;
+----------------------------------------------------+----------------------------------------------------------------+
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[0] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[1] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[1] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[2] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[2] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[3] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[3] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[4] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[4] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[5] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[5] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[6] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[6] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[7] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[7] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[8] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[8] ;
; im_noise_box:nb|single_port_ram:s_ram0|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram1|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram2|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram3|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram4|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram5|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram6|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram7|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; im_noise_box:nb|single_port_ram:s_ram8|addr_reg[9] ; Merged with im_noise_box:nb|single_port_ram:s_ram9|addr_reg[9] ;
; Total Number of Removed Registers = 90             ;                                                                ;
+----------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; controller:contr1|we0                  ; 5       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                    ;
+-------------------------------------------------------+--------------------------------------------------+------+
; Register Name                                         ; Megafunction                                     ; Type ;
+-------------------------------------------------------+--------------------------------------------------+------+
; im_noise_box:nb|single_port_ram:s_ram9|addr_reg[0..9] ; im_noise_box:nb|single_port_ram:s_ram0|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------+--------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0|altsyncram_4r31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4r31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:contr1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 14             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:contr1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_hbo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 10                                                          ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram8|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram7|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram6|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram5|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram4|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram3|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; im_noise_box:nb|single_port_ram:s_ram0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 4                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 34                          ;
;     CLR               ; 10                          ;
;     ENA               ; 15                          ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 569                         ;
;     arith             ; 182                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 142                         ;
;     normal            ; 387                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 169                         ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 71.40                       ;
; Average LUT depth     ; 60.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Sep 09 11:23:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file layer_sum_2.vhdl
    Info (12022): Found design unit 1: layer_sum_2-layer_2 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_2.vhdl Line: 12
    Info (12023): Found entity 1: layer_sum_2 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_2.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file layer_sum_1.vhdl
    Info (12022): Found design unit 1: layer_sum_1-layer_1 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_1.vhdl Line: 12
    Info (12023): Found entity 1: layer_sum_1 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/multi_port_ram.vhd
    Info (12022): Found design unit 1: multi_port_ram-rtl File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/multi_port_ram.vhd Line: 17
    Info (12023): Found entity 1: multi_port_ram File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/multi_port_ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/multi_port_ram/lut_conotroller.vhd
    Info (12022): Found design unit 1: lut_controller-cntr File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd Line: 15
    Info (12023): Found entity 1: lut_controller File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/im_noise_box.vhd
    Info (12022): Found design unit 1: im_noise_box-struc File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/im_noise_box.vhd Line: 16
    Info (12023): Found entity 1: im_noise_box File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/im_noise_box.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/controller.vhdl
    Info (12022): Found design unit 1: controller-contr File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 15
    Info (12023): Found entity 1: controller File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file dot_mult.vhdl
    Info (12022): Found design unit 1: dot_mult-dot_mult_arc File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/dot_mult.vhdl Line: 15
    Info (12022): Found design unit 2: dot_mult-simple File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/dot_mult.vhdl Line: 35
    Info (12023): Found entity 1: dot_mult File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/dot_mult.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mult.vhdl
    Info (12022): Found design unit 1: mult-ml File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/mult.vhdl Line: 20
    Info (12023): Found entity 1: mult File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/mult.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file noise_adder.vhdl
    Info (12022): Found design unit 1: noise_adder-nse_add File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_adder.vhdl Line: 16
    Info (12023): Found entity 1: noise_adder File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_adder.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file th_checker.vhdl
    Info (12022): Found design unit 1: th_checker-th_chck File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/th_checker.vhdl Line: 16
    Info (12023): Found entity 1: th_checker File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/th_checker.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file noise_box.vhdl
    Info (12022): Found design unit 1: noise_box-bx File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_box.vhdl Line: 15
    Info (12023): Found entity 1: noise_box File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_box.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lut.vhdl
    Info (12022): Found design unit 1: im_lut-arc File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/lut.vhdl Line: 15
    Info (12023): Found entity 1: im_lut File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/lut.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file engine.vhdl
    Info (12022): Found design unit 1: engine-engine_arc File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/engine.vhdl Line: 18
    Info (12023): Found entity 1: engine File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/engine.vhdl Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file simulator.vhdl
    Info (12022): Found design unit 1: P File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl Line: 6
    Info (12022): Found design unit 2: simulator-sim File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl Line: 31
    Info (12023): Found entity 1: simulator File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file single_port_ram.vhdl
    Info (12022): Found design unit 1: single_port_ram-rtl File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/single_port_ram.vhdl Line: 17
    Info (12023): Found entity 1: single_port_ram File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/single_port_ram.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file summer.vhdl
    Info (12022): Found design unit 1: summer-arc File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/summer.vhdl Line: 12
    Info (12023): Found entity 1: summer File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/summer.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wise_mult.vhdl
    Info (12022): Found design unit 1: wise_mult-wise File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/wise_mult.vhdl Line: 13
    Info (12023): Found entity 1: wise_mult File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/wise_mult.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file layer_sum_3.vhdl
    Info (12022): Found design unit 1: layer_sum_3-layer_3 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_3.vhdl Line: 12
    Info (12023): Found entity 1: layer_sum_3 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_3.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file layer_sum_4.vhdl
    Info (12022): Found design unit 1: layer_sum_4-layer_4 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_4.vhdl Line: 12
    Info (12023): Found entity 1: layer_sum_4 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/layer_sum_4.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dot_mult_par.vhdl
    Info (12022): Found design unit 1: dot_mult_par-parallel File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/dot_mult_par.vhdl Line: 12
    Info (12023): Found entity 1: dot_mult_par File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/dot_mult_par.vhdl Line: 7
Info (12127): Elaborating entity "noise_box" for the top level hierarchy
Info (12128): Elaborating entity "im_noise_box" for hierarchy "im_noise_box:nb" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_box.vhdl Line: 44
Info (12128): Elaborating entity "single_port_ram" for hierarchy "im_noise_box:nb|single_port_ram:s_ram0" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/im_noise_box.vhd Line: 31
Info (12128): Elaborating entity "controller" for hierarchy "controller:contr1" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/noise_box.vhdl Line: 61
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram9|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram8|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram7|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram5|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram4|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "im_noise_box:nb|single_port_ram:s_ram0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:contr1|Mod0" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:contr1|Div0" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 25
Info (12130): Elaborated megafunction instantiation "im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "im_noise_box:nb|single_port_ram:s_ram9|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4r31.tdf
    Info (12023): Found entity 1: altsyncram_4r31 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/altsyncram_4r31.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "controller:contr1|lpm_divide:Mod0" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 24
Info (12133): Instantiated megafunction "controller:contr1|lpm_divide:Mod0" with the following parameter: File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "controller:contr1|lpm_divide:Div0" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 25
Info (12133): Instantiated megafunction "controller:contr1|lpm_divide:Div0" with the following parameter: File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf
    Info (12023): Found entity 1: lpm_divide_hbo File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_divide_hbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/abs_divider_mbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/alt_u_div_0ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_abs_o99.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ab9.tdf
    Info (12023): Found entity 1: lpm_abs_ab9 File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/db/lpm_abs_ab9.tdf Line: 25
Info (13014): Ignored 14 buffer(s)
    Info (13016): Ignored 14 CARRY_SUM buffer(s)
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "controller:contr1|addr[0]" is converted into an equivalent circuit using register "controller:contr1|addr[0]~_emulated" and latch "controller:contr1|addr[0]~1" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[1]" is converted into an equivalent circuit using register "controller:contr1|addr[1]~_emulated" and latch "controller:contr1|addr[1]~5" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[2]" is converted into an equivalent circuit using register "controller:contr1|addr[2]~_emulated" and latch "controller:contr1|addr[2]~9" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[3]" is converted into an equivalent circuit using register "controller:contr1|addr[3]~_emulated" and latch "controller:contr1|addr[3]~13" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[4]" is converted into an equivalent circuit using register "controller:contr1|addr[4]~_emulated" and latch "controller:contr1|addr[4]~17" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[5]" is converted into an equivalent circuit using register "controller:contr1|addr[5]~_emulated" and latch "controller:contr1|addr[5]~21" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[6]" is converted into an equivalent circuit using register "controller:contr1|addr[6]~_emulated" and latch "controller:contr1|addr[6]~25" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[7]" is converted into an equivalent circuit using register "controller:contr1|addr[7]~_emulated" and latch "controller:contr1|addr[7]~29" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[8]" is converted into an equivalent circuit using register "controller:contr1|addr[8]~_emulated" and latch "controller:contr1|addr[8]~33" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
    Warning (13310): Register "controller:contr1|addr[9]" is converted into an equivalent circuit using register "controller:contr1|addr[9]~_emulated" and latch "controller:contr1|addr[9]~37" File: C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/controller.vhdl Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 679 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 583 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Sun Sep 09 11:24:01 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:33


