FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 2;
0"NC";
1"UN$2$BFR182$I1$BASE";
2"UN$2$BFR182$I1$EMIT";
3"VCC";
4"GND";
5"PAGE2";
%"BFR182"
"1","(2250,1600)","0","parts_lib","I1";
;
CDS_LMAN_SYM_OUTLINE"-150,125,150,-125"
CDS_LIB"parts_lib";
"COLL"5;
"EMIT"2;
"BASE"1;
%"LTC2050"
"1","(1400,1500)","5","parts_lib","I2";
;
CDS_LIB"parts_lib"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"V+"0;
"IN-"4;
"IN+"3;
"V-"2;
"OUT"1;
%"CSMD0402"
"1","(1850,1650)","1","parts_lib","I3";
;
PACKTYPE"0402"
VALUE"2PF"
VOLTAGE"25V"
TOL"10%"
CDS_LIB"parts_lib"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"A<0>"2;
"B<0>"1;
%"RSMD0402"
"1","(550,1650)","0","parts_lib","I4";
;
PACKTYPE"0402"
PACK_TYPE"R0402"
TOL"5%"
VALUE"33"
CDS_LIB"parts_lib"
CDS_LMAN_SYM_OUTLINE"0,25,100,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"1"0;
"2"0;
%"RSMD0402"
"1","(550,1250)","0","parts_lib","I5";
;
PACKTYPE"0402"
PACK_TYPE"R0402"
TOL"5%"
VALUE"10K"
CDS_LIB"parts_lib"
CDS_LMAN_SYM_OUTLINE"0,25,100,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"1"0;
"2"0;
END.
