--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21442 paths analyzed, 3946 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.013ns.
--------------------------------------------------------------------------------
Slack:                  7.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.433ns (1.152 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X20Y13.B1      net (fanout=31)       4.897   t/b/counter[1]
    SLICE_X20Y13.B       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019622
    SLICE_X20Y13.A5      net (fanout=1)        0.247   t/b/Mmux__n019621
    SLICE_X20Y13.A       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019624
    SLICE_X19Y44.C6      net (fanout=1)        3.011   t/b/Mmux__n019623
    SLICE_X19Y44.C       Tilo                  0.259   t/dataCounter_1_4
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.793   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                     12.411ns (2.463ns logic, 9.948ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  8.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.051ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X7Y13.B6       net (fanout=31)       3.868   t/b/counter[1]
    SLICE_X7Y13.B        Tilo                  0.259   t/b/Mmux__n0196102
                                                       t/b/Mmux__n0196103
    SLICE_X11Y14.A1      net (fanout=1)        1.062   t/b/Mmux__n0196102
    SLICE_X11Y14.A       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196104
    SLICE_X7Y40.C1       net (fanout=1)        2.521   t/b/Mmux__n0196103
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     12.051ns (2.473ns logic, 9.578ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  8.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.994ns (Levels of Logic = 3)
  Clock Path Skew:      0.433ns (1.152 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X18Y14.A6      net (fanout=31)       4.056   t/b/counter[1]
    SLICE_X18Y14.A       Tilo                  0.235   t/dataCounter_2_46
                                                       t/b/Mmux__n019623
    SLICE_X20Y13.A6      net (fanout=1)        0.690   t/b/Mmux__n019622
    SLICE_X20Y13.A       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019624
    SLICE_X19Y44.C6      net (fanout=1)        3.011   t/b/Mmux__n019623
    SLICE_X19Y44.C       Tilo                  0.259   t/dataCounter_1_4
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.793   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                     11.994ns (2.444ns logic, 9.550ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  8.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.433ns (1.152 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X20Y13.A4      net (fanout=22)       4.760   t/b/counter[3]
    SLICE_X20Y13.A       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019624
    SLICE_X19Y44.C6      net (fanout=1)        3.011   t/b/Mmux__n019623
    SLICE_X19Y44.C       Tilo                  0.259   t/dataCounter_1_4
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.793   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                     11.685ns (2.121ns logic, 9.564ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.383ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X9Y17.C4       net (fanout=31)       3.539   t/b/counter[1]
    SLICE_X9Y17.C        Tilo                  0.259   t/b/Mmux__n0196142
                                                       t/b/Mmux__n0196143
    SLICE_X9Y16.C2       net (fanout=1)        0.919   t/b/Mmux__n0196142
    SLICE_X9Y16.C        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196144
    SLICE_X6Y45.C5       net (fanout=1)        2.604   t/b/Mmux__n0196143
    SLICE_X6Y45.C        Tilo                  0.235   t/b/Mmux__n019614
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.872   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                     11.383ns (2.449ns logic, 8.934ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  9.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.483ns (0.828 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X1Y20.B3       net (fanout=31)       3.185   t/b/counter[1]
    SLICE_X1Y20.B        Tilo                  0.259   t/a44/_n0065_inv5
                                                       t/b/Mmux__n0196163
    SLICE_X3Y24.A3       net (fanout=1)        1.231   t/b/Mmux__n0196162
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     11.368ns (2.473ns logic, 8.895ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X11Y14.B6      net (fanout=31)       3.626   t/b/counter[1]
    SLICE_X11Y14.B       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196102
    SLICE_X11Y14.A5      net (fanout=1)        0.230   t/b/Mmux__n0196101
    SLICE_X11Y14.A       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196104
    SLICE_X7Y40.C1       net (fanout=1)        2.521   t/b/Mmux__n0196103
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (2.473ns logic, 8.504ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  9.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.829ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X9Y16.D6       net (fanout=31)       3.379   t/b/counter[1]
    SLICE_X9Y16.D        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196142
    SLICE_X9Y16.C4       net (fanout=1)        0.525   t/b/Mmux__n0196141
    SLICE_X9Y16.C        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196144
    SLICE_X6Y45.C5       net (fanout=1)        2.604   t/b/Mmux__n0196143
    SLICE_X6Y45.C        Tilo                  0.235   t/b/Mmux__n019614
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.872   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                     10.829ns (2.449ns logic, 8.380ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  9.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.595ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X11Y14.A4      net (fanout=22)       3.821   t/b/counter[3]
    SLICE_X11Y14.A       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196104
    SLICE_X7Y40.C1       net (fanout=1)        2.521   t/b/Mmux__n0196103
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     10.595ns (2.126ns logic, 8.469ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.378ns (Levels of Logic = 3)
  Clock Path Skew:      0.467ns (0.812 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X15Y24.D3      net (fanout=31)       3.529   t/b/counter[1]
    SLICE_X15Y24.D       Tilo                  0.259   t/b/Mmux__n019642
                                                       t/b/Mmux__n019643
    SLICE_X15Y34.A3      net (fanout=1)        1.086   t/b/Mmux__n019642
    SLICE_X15Y34.A       Tilo                  0.259   t/dataCounter_3_16
                                                       t/b/Mmux__n019644
    SLICE_X19Y38.C3      net (fanout=1)        0.869   t/b/Mmux__n019643
    SLICE_X19Y38.C       Tilo                  0.259   t/b/Mmux__n01964
                                                       t/b/Mmux__n0196410
    OLOGIC_X6Y61.D1      net (fanout=1)        2.421   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                     10.378ns (2.473ns logic, 7.905ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  10.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.468ns (0.813 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X17Y31.C6      net (fanout=31)       2.693   t/b/counter[1]
    SLICE_X17Y31.C       Tilo                  0.259   t/data_7_2
                                                       t/b/Mmux__n019663
    SLICE_X21Y29.A1      net (fanout=1)        1.168   t/b/Mmux__n019662
    SLICE_X21Y29.A       Tilo                  0.259   t/a17/delay[10]_GND_3_o_add_5_OUT[5]
                                                       t/b/Mmux__n019664
    SLICE_X18Y47.C5      net (fanout=1)        1.930   t/b/Mmux__n019663
    SLICE_X18Y47.C       Tilo                  0.235   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.916   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.156ns (2.449ns logic, 7.707ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.483ns (0.828 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y24.B3       net (fanout=31)       2.901   t/b/counter[1]
    SLICE_X3Y24.B        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196162
    SLICE_X3Y24.A5       net (fanout=1)        0.230   t/b/Mmux__n0196161
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     10.083ns (2.473ns logic, 7.610ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  10.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X9Y16.C5       net (fanout=22)       3.474   t/b/counter[3]
    SLICE_X9Y16.C        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196144
    SLICE_X6Y45.C5       net (fanout=1)        2.604   t/b/Mmux__n0196143
    SLICE_X6Y45.C        Tilo                  0.235   t/b/Mmux__n019614
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.872   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.102ns logic, 7.950ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.026ns (Levels of Logic = 3)
  Clock Path Skew:      0.468ns (0.813 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X21Y29.B2      net (fanout=31)       3.501   t/b/counter[1]
    SLICE_X21Y29.B       Tilo                  0.259   t/a17/delay[10]_GND_3_o_add_5_OUT[5]
                                                       t/b/Mmux__n019662
    SLICE_X21Y29.A5      net (fanout=1)        0.230   t/b/Mmux__n019661
    SLICE_X21Y29.A       Tilo                  0.259   t/a17/delay[10]_GND_3_o_add_5_OUT[5]
                                                       t/b/Mmux__n019664
    SLICE_X18Y47.C5      net (fanout=1)        1.930   t/b/Mmux__n019663
    SLICE_X18Y47.C       Tilo                  0.235   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.916   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.026ns (2.449ns logic, 7.577ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  10.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.736ns (Levels of Logic = 3)
  Clock Path Skew:      0.484ns (0.829 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X9Y26.A3       net (fanout=31)       2.884   t/b/counter[1]
    SLICE_X9Y26.A        Tilo                  0.259   t/a25/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n019683
    SLICE_X10Y26.C4      net (fanout=1)        0.575   t/b/Mmux__n019682
    SLICE_X10Y26.C       Tilo                  0.235   t/dataCounter_1_22
                                                       t/b/Mmux__n019684
    SLICE_X11Y48.C3      net (fanout=1)        1.923   t/b/Mmux__n019683
    SLICE_X11Y48.C       Tilo                  0.259   t/b/Mmux__n01968
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        1.905   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (2.449ns logic, 7.287ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  10.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a36/tmp1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.285 - 0.800)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a36/tmp1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y5.BQ       Tcko                  0.430   t/tmp1_59
                                                       t/a36/tmp1
    SLICE_X7Y13.B1       net (fanout=2)        1.510   t/tmp1_57
    SLICE_X7Y13.B        Tilo                  0.259   t/b/Mmux__n0196102
                                                       t/b/Mmux__n0196103
    SLICE_X11Y14.A1      net (fanout=1)        1.062   t/b/Mmux__n0196102
    SLICE_X11Y14.A       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196104
    SLICE_X7Y40.C1       net (fanout=1)        2.521   t/b/Mmux__n0196103
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (2.385ns logic, 7.220ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.490ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.828 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X3Y24.A1       net (fanout=22)       2.885   t/b/counter[3]
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.490ns (2.126ns logic, 7.364ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  11.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.468ns (0.813 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X21Y29.A4      net (fanout=22)       3.467   t/b/counter[3]
    SLICE_X21Y29.A       Tilo                  0.259   t/a17/delay[10]_GND_3_o_add_5_OUT[5]
                                                       t/b/Mmux__n019664
    SLICE_X18Y47.C5      net (fanout=1)        1.930   t/b/Mmux__n019663
    SLICE_X18Y47.C       Tilo                  0.235   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.916   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (2.102ns logic, 7.313ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  11.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.484ns (0.829 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X10Y26.D4      net (fanout=31)       3.011   t/b/counter[1]
    SLICE_X10Y26.D       Tilo                  0.235   t/dataCounter_1_22
                                                       t/b/Mmux__n019682
    SLICE_X10Y26.C6      net (fanout=1)        0.143   t/b/Mmux__n019681
    SLICE_X10Y26.C       Tilo                  0.235   t/dataCounter_1_22
                                                       t/b/Mmux__n019684
    SLICE_X11Y48.C3      net (fanout=1)        1.923   t/b/Mmux__n019683
    SLICE_X11Y48.C       Tilo                  0.259   t/b/Mmux__n01968
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        1.905   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.407ns (2.425ns logic, 6.982ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.363ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (0.830 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BMUX     Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y25.C1       net (fanout=31)       2.868   t/b/counter[1]
    SLICE_X3Y25.C        Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196123
    SLICE_X3Y27.C2       net (fanout=1)        0.897   t/b/Mmux__n0196122
    SLICE_X3Y27.C        Tilo                  0.259   t/b/Mmux__n0196121
                                                       t/b/Mmux__n0196124
    SLICE_X3Y51.C5       net (fanout=1)        1.863   t/b/Mmux__n0196123
    SLICE_X3Y51.C        Tilo                  0.259   t/b/Mmux__n019612
                                                       t/b/Mmux__n01961210
    OLOGIC_X1Y61.D1      net (fanout=1)        1.262   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.363ns (2.473ns logic, 6.890ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a4/tmp0 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.223ns (Levels of Logic = 3)
  Clock Path Skew:      0.470ns (1.240 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a4/tmp0 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CMUX     Tshcko                0.535   t/a4/GND_3_o_counter[11]_equal_8_o
                                                       t/a4/tmp0
    SLICE_X18Y14.A3      net (fanout=2)        1.268   t/tmp0_25
    SLICE_X18Y14.A       Tilo                  0.235   t/dataCounter_2_46
                                                       t/b/Mmux__n019623
    SLICE_X20Y13.A6      net (fanout=1)        0.690   t/b/Mmux__n019622
    SLICE_X20Y13.A       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019624
    SLICE_X19Y44.C6      net (fanout=1)        3.011   t/b/Mmux__n019623
    SLICE_X19Y44.C       Tilo                  0.259   t/dataCounter_1_4
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.793   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.223ns (2.461ns logic, 6.762ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a4/tmp1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.460ns (1.240 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a4/tmp1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.BQ      Tcko                  0.525   t/tmp1_27
                                                       t/a4/tmp1
    SLICE_X18Y14.A4      net (fanout=2)        1.123   t/tmp1_25
    SLICE_X18Y14.A       Tilo                  0.235   t/dataCounter_2_46
                                                       t/b/Mmux__n019623
    SLICE_X20Y13.A6      net (fanout=1)        0.690   t/b/Mmux__n019622
    SLICE_X20Y13.A       Tilo                  0.254   t/b/Mmux__n019621
                                                       t/b/Mmux__n019624
    SLICE_X19Y44.C6      net (fanout=1)        3.011   t/b/Mmux__n019623
    SLICE_X19Y44.C       Tilo                  0.259   t/dataCounter_1_4
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.793   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (2.451ns logic, 6.617ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  11.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a39/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.997ns (Levels of Logic = 3)
  Clock Path Skew:      0.506ns (1.285 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a39/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.CMUX     Tshcko                0.535   t/a39/GND_3_o_counter[11]_equal_8_o
                                                       t/a39/tmp0
    SLICE_X9Y9.C3        net (fanout=2)        1.258   t/tmp0_59
    SLICE_X9Y9.C         Tilo                  0.259   t/b/Mmux__n0196104
                                                       t/b/Mmux__n0196105
    SLICE_X7Y40.A6       net (fanout=1)        2.592   t/b/Mmux__n0196104
    SLICE_X7Y40.A        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n0196109
    SLICE_X7Y40.C2       net (fanout=1)        0.530   t/b/Mmux__n0196108
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (2.490ns logic, 6.507ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.484ns (0.829 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X10Y26.C5      net (fanout=22)       3.019   t/b/counter[3]
    SLICE_X10Y26.C       Tilo                  0.235   t/dataCounter_1_22
                                                       t/b/Mmux__n019684
    SLICE_X11Y48.C3      net (fanout=1)        1.923   t/b/Mmux__n019683
    SLICE_X11Y48.C       Tilo                  0.259   t/b/Mmux__n01968
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        1.905   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      8.949ns (2.102ns logic, 6.847ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  11.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a53/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.887ns (Levels of Logic = 3)
  Clock Path Skew:      0.479ns (1.285 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a53/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.CMUX      Tshcko                0.518   t/a53/GND_3_o_counter[11]_equal_8_o
                                                       t/a53/tmp0
    SLICE_X9Y16.D3       net (fanout=2)        1.437   t/tmp0_40
    SLICE_X9Y16.D        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196142
    SLICE_X9Y16.C4       net (fanout=1)        0.525   t/b/Mmux__n0196141
    SLICE_X9Y16.C        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196144
    SLICE_X6Y45.C5       net (fanout=1)        2.604   t/b/Mmux__n0196143
    SLICE_X6Y45.C        Tilo                  0.235   t/b/Mmux__n019614
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.872   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.887ns (2.449ns logic, 6.438ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a60/tmp0 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.917ns (Levels of Logic = 3)
  Clock Path Skew:      0.524ns (1.283 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a60/tmp0 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.CMUX     Tshcko                0.518   t/a60/GND_3_o_counter[11]_equal_8_o
                                                       t/a60/tmp0
    SLICE_X1Y20.B1       net (fanout=2)        0.734   t/tmp0_33
    SLICE_X1Y20.B        Tilo                  0.259   t/a44/_n0065_inv5
                                                       t/b/Mmux__n0196163
    SLICE_X3Y24.A3       net (fanout=1)        1.231   t/b/Mmux__n0196162
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.917ns (2.473ns logic, 6.444ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a37/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.797ns (Levels of Logic = 3)
  Clock Path Skew:      0.482ns (1.285 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a37/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.CMUX     Tshcko                0.535   t/a37/GND_3_o_counter[11]_equal_8_o
                                                       t/a37/tmp0
    SLICE_X11Y14.B1      net (fanout=2)        1.429   t/tmp0_56
    SLICE_X11Y14.B       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196102
    SLICE_X11Y14.A5      net (fanout=1)        0.230   t/b/Mmux__n0196101
    SLICE_X11Y14.A       Tilo                  0.259   t/a29/delay[10]_GND_3_o_add_5_OUT[6]
                                                       t/b/Mmux__n0196104
    SLICE_X7Y40.C1       net (fanout=1)        2.521   t/b/Mmux__n0196103
    SLICE_X7Y40.C        Tilo                  0.259   t/b/Mmux__n019610
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        2.127   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (2.490ns logic, 6.307ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a60/tmp1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.825ns (Levels of Logic = 3)
  Clock Path Skew:      0.533ns (1.283 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a60/tmp1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.BQ       Tcko                  0.430   t/tmp1_35
                                                       t/a60/tmp1
    SLICE_X1Y20.B5       net (fanout=2)        0.730   t/tmp1_33
    SLICE_X1Y20.B        Tilo                  0.259   t/a44/_n0065_inv5
                                                       t/b/Mmux__n0196163
    SLICE_X3Y24.A3       net (fanout=1)        1.231   t/b/Mmux__n0196162
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.825ns (2.385ns logic, 6.440ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  11.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a52/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.779ns (Levels of Logic = 3)
  Clock Path Skew:      0.531ns (1.285 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a52/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.430   t/tmp1_43
                                                       t/a52/tmp1
    SLICE_X9Y17.C1       net (fanout=2)        1.023   t/tmp1_41
    SLICE_X9Y17.C        Tilo                  0.259   t/b/Mmux__n0196142
                                                       t/b/Mmux__n0196143
    SLICE_X9Y16.C2       net (fanout=1)        0.919   t/b/Mmux__n0196142
    SLICE_X9Y16.C        Tilo                  0.259   t/b/Mmux__n0196141
                                                       t/b/Mmux__n0196144
    SLICE_X6Y45.C5       net (fanout=1)        2.604   t/b/Mmux__n0196143
    SLICE_X6Y45.C        Tilo                  0.235   t/b/Mmux__n019614
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.872   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.779ns (2.361ns logic, 6.418ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a61/tmp0 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.692ns (Levels of Logic = 3)
  Clock Path Skew:      0.467ns (1.283 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a61/tmp0 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.CMUX     Tshcko                0.518   t/a61/GND_3_o_counter[11]_equal_8_o
                                                       t/a61/tmp0
    SLICE_X3Y24.B1       net (fanout=2)        1.510   t/tmp0_32
    SLICE_X3Y24.B        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196162
    SLICE_X3Y24.A5       net (fanout=1)        0.230   t/b/Mmux__n0196161
    SLICE_X3Y24.A        Tilo                  0.259   t/a44/delay[10]_GND_3_o_add_5_OUT[4]
                                                       t/b/Mmux__n0196164
    SLICE_X9Y47.C3       net (fanout=1)        2.516   t/b/Mmux__n0196163
    SLICE_X9Y47.C        Tilo                  0.259   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.963   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.692ns (2.473ns logic, 6.219ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_0/CLK0
  Logical resource: t/b/oData_0/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_1/CLK0
  Logical resource: t/b/oData_1/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_2/CLK0
  Logical resource: t/b/oData_2/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_3/CLK0
  Logical resource: t/b/oData_3/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_4/CLK0
  Logical resource: t/b/oData_4/CK0
  Location pin: OLOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_5/CLK0
  Logical resource: t/b/oData_5/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_6/CLK0
  Logical resource: t/b/oData_6/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_7/CLK0
  Logical resource: t/b/oData_7/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oClock/CLK0
  Logical resource: t/b/oClock/CK0
  Location pin: OLOGIC_X7Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[3]/CLK
  Logical resource: t/a64/counter_0/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[3]/CLK
  Logical resource: t/a64/counter_1/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[3]/CLK
  Logical resource: t/a64/counter_2/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[3]/CLK
  Logical resource: t/a64/counter_3/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[7]/CLK
  Logical resource: t/a64/counter_4/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[7]/CLK
  Logical resource: t/a64/counter_5/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[7]/CLK
  Logical resource: t/a64/counter_6/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[7]/CLK
  Logical resource: t/a64/counter_7/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[11]/CLK
  Logical resource: t/a64/counter_8/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[11]/CLK
  Logical resource: t/a64/counter_9/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[11]/CLK
  Logical resource: t/a64/counter_10/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a64/counter[11]/CLK
  Logical resource: t/a64/counter_11/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_0/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_1/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_2/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_3/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_4/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_5/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_6/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_7/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.013|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21442 paths, 0 nets, and 7780 connections

Design statistics:
   Minimum period:  12.013ns{1}   (Maximum frequency:  83.243MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 10 12:49:37 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



