// Seed: 2611005045
`default_nettype id_3 `timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  logic id_3, id_4, id_5, id_6, id_7;
  initial id_6 = 1;
  type_9(
      (id_3), 1, 1
  );
endmodule
