<stg><name>operator+.3</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="1"/>
<literal name="and_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="17" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="20" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %b_num_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %b_num_offset

]]></Node>
<StgValue><ssdm name="b_num_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %b_p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read

]]></Node>
<StgValue><ssdm name="b_p_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read37 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %this_p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read

]]></Node>
<StgValue><ssdm name="this_p_read_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="12">
<![CDATA[
:6 %zext_ln133 = zext i12 %b_num_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="12">
<![CDATA[
:7 %trunc_ln133 = trunc i12 %b_num_offset_read

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:8 %tmp_119_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln133, i2 0

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9 %sub_ln133 = sub i13 %tmp_119_cast, i13 %zext_ln133

]]></Node>
<StgValue><ssdm name="sub_ln133"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="13">
<![CDATA[
:10 %zext_ln133_1 = zext i13 %sub_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="b_num_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12 %add_ln133 = add i13 %sub_ln133, i13 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="13">
<![CDATA[
:13 %zext_ln133_2 = zext i13 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="b_num_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15 %add_ln133_1 = add i13 %sub_ln133, i13 2

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
:16 %zext_ln133_3 = zext i13 %add_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %b_num_addr_2 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="b_num_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %icmp_ln61 = icmp_eq  i32 %this_p_read_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_83 = fcmp_oeq  i32 %p_read37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln61 = bitcast i32 %p_read37

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln61 = trunc i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln61_7 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln61_8 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln61 = or i1 %icmp_ln61_8, i1 %icmp_ln61_7

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_83 = fcmp_oeq  i32 %p_read37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln61 = and i1 %or_ln61, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln61 = br i1 %and_ln61, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln61_9 = icmp_eq  i32 %b_p_read_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln61 = br i1 %icmp_ln61_9, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load_3 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load_3 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_1 = bitcast i32 %b_num_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln61_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln61_1 = trunc i32 %bitcast_ln61_1

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_10 = icmp_ne  i8 %tmp_84, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_10"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_11 = icmp_eq  i23 %trunc_ln61_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_1 = or i1 %icmp_ln61_11, i1 %icmp_ln61_10

]]></Node>
<StgValue><ssdm name="or_ln61_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_2 = and i1 %or_ln61_1, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln61_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_2, void %.critedge, void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %diff_p = sub i32 %this_p_read_3, i32 %b_p_read_4

]]></Node>
<StgValue><ssdm name="diff_p"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32">
<![CDATA[
.critedge:1 %trunc_ln138 = trunc i32 %diff_p

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:2 %icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:3 %br_ln141 = br i1 %icmp_ln141, void, void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln144 = br i1 %icmp_ln144, void, void

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln148 = br i1 %tmp_95, void, void

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_7 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_8 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="12" op_7_bw="2" op_8_bw="0">
<![CDATA[
:0 %call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="12" op_7_bw="2" op_8_bw="0">
<![CDATA[
:0 %call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="128">
<![CDATA[
:1 %tmp_s = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="128">
<![CDATA[
:2 %agg_result_1_ret4 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="agg_result_1_ret4"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="128">
<![CDATA[
:3 %agg_result_11_ret5 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="agg_result_11_ret5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="128">
<![CDATA[
:4 %agg_result_12_ret6 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="agg_result_12_ret6"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln151 = br void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %sub_ln117 = sub i2 0, i2 %trunc_ln138

]]></Node>
<StgValue><ssdm name="sub_ln117"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_7 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_7"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_8 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_8"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
:3 %b_num_load_9 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_9"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:4 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %sub_ln117, i32 1

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
:3 %b_num_load_9 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_9"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln116 = br i1 %tmp_96, void %_ifconv2.i, void %_sum.3.exit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2">
<![CDATA[
_ifconv2.i:0 %trunc_ln117 = trunc i2 %sub_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2.i:1 %select_ln117 = select i1 %trunc_ln117, i32 %p_read37, i32 %p_read_13

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2.i:2 %tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2.i:2 %tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2.i:2 %tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2.i:2 %tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2.i:3 %br_ln119 = br void %_sum.3.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_sum.3.exit:1 %xor_ln117 = xor i2 %trunc_ln138, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_sum.3.exit:2 %tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read37, i32 %p_read_13, i32 %p_read, i2 %xor_ln117

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_sum.3.exit:3 %tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_sum.3.exit:0 %agg_result_num16_0_i = phi i32 %tmp_86, void %_ifconv2.i, i32 %b_num_load_8, void

]]></Node>
<StgValue><ssdm name="agg_result_num16_0_i"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_sum.3.exit:3 %tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_sum.3.exit:3 %tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_sum.3.exit:3 %tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln61_2" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln61_9" val="0"/>
<literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
_sum.3.exit:4 %br_ln149 = br void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit5:0 %agg_result_1_0 = phi i32 %b_num_load_4, void, i32 %b_num_load_7, void %_sum.3.exit, i32 %agg_result_1_ret4, void, i32 %b_num_load, void, i32 %p_read37, void, i32 %p_read37, void %.critedge

]]></Node>
<StgValue><ssdm name="agg_result_1_0"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit5:1 %agg_result_112_0 = phi i32 %b_num_load_5, void, i32 %agg_result_num16_0_i, void %_sum.3.exit, i32 %agg_result_11_ret5, void, i32 %b_num_load_1, void, i32 %p_read_13, void, i32 %p_read_13, void %.critedge

]]></Node>
<StgValue><ssdm name="agg_result_112_0"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit5:2 %agg_result_12_0 = phi i32 %b_num_load_6, void, i32 %tmp_88, void %_sum.3.exit, i32 %agg_result_12_ret6, void, i32 %b_num_load_2, void, i32 %p_read, void, i32 %p_read, void %.critedge

]]></Node>
<StgValue><ssdm name="agg_result_12_0"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit5:3 %agg_result_01_0 = phi i32 %b_p_read_4, void, i32 %b_p_read_4, void %_sum.3.exit, i32 %tmp_s, void, i32 %b_p_read_4, void, i32 %this_p_read_3, void, i32 %this_p_read_3, void %.critedge

]]></Node>
<StgValue><ssdm name="agg_result_01_0"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit5:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_01_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit5:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit5:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit5:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="128">
<![CDATA[
_ZNK3BaneqEf.12.exit5:8 %ret_ln152 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln152"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load_4 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load_4 = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load_4"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_5 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_5"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_6 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="117" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_5 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_5"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_6 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_6"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln145 = br void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="120" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="13">
<![CDATA[
:0 %b_num_load = load i13 %b_num_addr

]]></Node>
<StgValue><ssdm name="b_num_load"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_1 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_1"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_2 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="124" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="13">
<![CDATA[
:1 %b_num_load_1 = load i13 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="b_num_load_1"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="13">
<![CDATA[
:2 %b_num_load_2 = load i13 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="b_num_load_2"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln133 = br void %_ZNK3BaneqEf.12.exit5

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
