

================================================================
== Vitis HLS Report for 'Direct_FIR_SRL'
================================================================
* Date:           Sun Nov 16 15:58:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Direct_FIR_SRL
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.863 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      391|      391|  3.910 us|  3.910 us|  392|  392|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 392
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 393 [1/1] (0.07ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:15]   --->   Operation 393 'read' 'input_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 394 [1/1] (0.71ns)   --->   "%p_0774_0_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 0, i16 %input_r_read, i1 1" [FIR_HLS.cpp:15]   --->   Operation 394 'memshiftread' 'p_0774_0_0_0' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 395 [1/1] (0.71ns)   --->   "%p_s = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 0, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 395 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 396 [1/1] (0.71ns)   --->   "%p_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 1, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 396 'memshiftread' 'p_1' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 397 [1/1] (0.71ns)   --->   "%p_2 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 2, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 397 'memshiftread' 'p_2' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 398 [1/1] (0.71ns)   --->   "%p_3 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 3, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 398 'memshiftread' 'p_3' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 6 <SV = 5> <Delay = 0.71>
ST_6 : Operation 399 [1/1] (0.71ns)   --->   "%p_4 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 4, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 399 'memshiftread' 'p_4' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 7 <SV = 6> <Delay = 0.71>
ST_7 : Operation 400 [1/1] (0.71ns)   --->   "%p_5 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 5, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 400 'memshiftread' 'p_5' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 8 <SV = 7> <Delay = 0.71>
ST_8 : Operation 401 [1/1] (0.71ns)   --->   "%p_6 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 6, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 401 'memshiftread' 'p_6' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 9 <SV = 8> <Delay = 0.71>
ST_9 : Operation 402 [1/1] (0.71ns)   --->   "%p_7 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 7, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 402 'memshiftread' 'p_7' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 10 <SV = 9> <Delay = 0.71>
ST_10 : Operation 403 [1/1] (0.71ns)   --->   "%p_8 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 8, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 403 'memshiftread' 'p_8' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 11 <SV = 10> <Delay = 0.71>
ST_11 : Operation 404 [1/1] (0.71ns)   --->   "%p_9 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 9, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 404 'memshiftread' 'p_9' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 12 <SV = 11> <Delay = 0.71>
ST_12 : Operation 405 [1/1] (0.71ns)   --->   "%p_10 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 10, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 405 'memshiftread' 'p_10' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 13 <SV = 12> <Delay = 0.71>
ST_13 : Operation 406 [1/1] (0.71ns)   --->   "%p_11 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 11, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 406 'memshiftread' 'p_11' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 14 <SV = 13> <Delay = 0.71>
ST_14 : Operation 407 [1/1] (0.71ns)   --->   "%p_12 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 12, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 407 'memshiftread' 'p_12' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 15 <SV = 14> <Delay = 0.71>
ST_15 : Operation 408 [1/1] (0.71ns)   --->   "%p_13 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 13, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 408 'memshiftread' 'p_13' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 16 <SV = 15> <Delay = 0.71>
ST_16 : Operation 409 [1/1] (0.71ns)   --->   "%p_14 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 14, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 409 'memshiftread' 'p_14' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 17 <SV = 16> <Delay = 0.71>
ST_17 : Operation 410 [1/1] (0.71ns)   --->   "%p_15 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 15, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 410 'memshiftread' 'p_15' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 18 <SV = 17> <Delay = 0.71>
ST_18 : Operation 411 [1/1] (0.71ns)   --->   "%p_16 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 16, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 411 'memshiftread' 'p_16' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 19 <SV = 18> <Delay = 1.57>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i16 %p_16" [FIR_HLS.cpp:18]   --->   Operation 412 'sext' 'sext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.71ns)   --->   "%p_17 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 18, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 413 'memshiftread' 'p_17' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i16 %p_17" [FIR_HLS.cpp:18]   --->   Operation 414 'sext' 'sext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.85ns)   --->   "%tmp143 = sub i17 %sext_ln18_17, i17 %sext_ln18_16" [FIR_HLS.cpp:18]   --->   Operation 415 'sub' 'tmp143' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.57>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i16 %p_13" [FIR_HLS.cpp:18]   --->   Operation 416 'sext' 'sext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.71ns)   --->   "%p_18 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 19, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 417 'memshiftread' 'p_18' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i16 %p_18" [FIR_HLS.cpp:18]   --->   Operation 418 'sext' 'sext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (0.85ns)   --->   "%tmp59 = sub i17 %sext_ln18_18, i17 %sext_ln18_13" [FIR_HLS.cpp:18]   --->   Operation 419 'sub' 'tmp59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.57>
ST_21 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i16 %p_8" [FIR_HLS.cpp:18]   --->   Operation 420 'sext' 'sext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.71ns)   --->   "%p_19 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 20, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 421 'memshiftread' 'p_19' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i16 %p_19" [FIR_HLS.cpp:18]   --->   Operation 422 'sext' 'sext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.85ns)   --->   "%tmp263 = add i17 %sext_ln18_19, i17 %sext_ln18_8" [FIR_HLS.cpp:18]   --->   Operation 423 'add' 'tmp263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.71>
ST_22 : Operation 424 [1/1] (0.71ns)   --->   "%p_20 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 21, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 424 'memshiftread' 'p_20' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 23 <SV = 22> <Delay = 0.71>
ST_23 : Operation 425 [1/1] (0.71ns)   --->   "%p_21 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 22, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 425 'memshiftread' 'p_21' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 24 <SV = 23> <Delay = 0.71>
ST_24 : Operation 426 [1/1] (0.71ns)   --->   "%p_22 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 23, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 426 'memshiftread' 'p_22' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 25 <SV = 24> <Delay = 0.71>
ST_25 : Operation 427 [1/1] (0.71ns)   --->   "%p_23 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 24, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 427 'memshiftread' 'p_23' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 26 <SV = 25> <Delay = 0.71>
ST_26 : Operation 428 [1/1] (0.71ns)   --->   "%p_24 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 26, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 428 'memshiftread' 'p_24' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 27 <SV = 26> <Delay = 0.71>
ST_27 : Operation 429 [1/1] (0.71ns)   --->   "%p_25 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 27, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 429 'memshiftread' 'p_25' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 28 <SV = 27> <Delay = 0.71>
ST_28 : Operation 430 [1/1] (0.71ns)   --->   "%p_26 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 28, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 430 'memshiftread' 'p_26' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 29 <SV = 28> <Delay = 0.71>
ST_29 : Operation 431 [1/1] (0.71ns)   --->   "%p_27 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 29, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 431 'memshiftread' 'p_27' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 30 <SV = 29> <Delay = 1.57>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln18_25 = sext i16 %p_26" [FIR_HLS.cpp:18]   --->   Operation 432 'sext' 'sext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.71ns)   --->   "%p_28 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 30, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 433 'memshiftread' 'p_28' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln18_27 = sext i16 %p_28" [FIR_HLS.cpp:18]   --->   Operation 434 'sext' 'sext_ln18_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 435 [1/1] (0.85ns)   --->   "%sum1 = add i17 %sext_ln18_27, i17 %sext_ln18_25" [FIR_HLS.cpp:18]   --->   Operation 435 'add' 'sum1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 436 [1/1] (0.71ns)   --->   "%p_29 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 31, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 436 'memshiftread' 'p_29' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 32 <SV = 31> <Delay = 0.71>
ST_32 : Operation 437 [1/1] (0.71ns)   --->   "%p_30 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 32, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 437 'memshiftread' 'p_30' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 33 <SV = 32> <Delay = 1.57>
ST_33 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i16 %p_10" [FIR_HLS.cpp:18]   --->   Operation 438 'sext' 'sext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 439 [1/1] (0.71ns)   --->   "%p_31 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 33, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 439 'memshiftread' 'p_31' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_33 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln18_30 = sext i16 %p_31" [FIR_HLS.cpp:18]   --->   Operation 440 'sext' 'sext_ln18_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 441 [1/1] (0.85ns)   --->   "%tmp249 = add i17 %sext_ln18_30, i17 %sext_ln18_10" [FIR_HLS.cpp:18]   --->   Operation 441 'add' 'tmp249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.57>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i16 %p_15" [FIR_HLS.cpp:18]   --->   Operation 442 'sext' 'sext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (0.71ns)   --->   "%p_32 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 34, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 443 'memshiftread' 'p_32' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln18_31 = sext i16 %p_32" [FIR_HLS.cpp:18]   --->   Operation 444 'sext' 'sext_ln18_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 445 [1/1] (0.85ns)   --->   "%tmp265 = sub i17 %sext_ln18_31, i17 %sext_ln18_15" [FIR_HLS.cpp:18]   --->   Operation 445 'sub' 'tmp265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.57>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln18_20 = sext i16 %p_20" [FIR_HLS.cpp:18]   --->   Operation 446 'sext' 'sext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (0.71ns)   --->   "%p_33 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 35, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 447 'memshiftread' 'p_33' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_35 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln18_32 = sext i16 %p_33" [FIR_HLS.cpp:18]   --->   Operation 448 'sext' 'sext_ln18_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 449 [1/1] (0.85ns)   --->   "%tmp133 = add i17 %sext_ln18_32, i17 %sext_ln18_20" [FIR_HLS.cpp:18]   --->   Operation 449 'add' 'tmp133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 0.71>
ST_36 : Operation 450 [1/1] (0.71ns)   --->   "%p_34 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 36, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 450 'memshiftread' 'p_34' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 37 <SV = 36> <Delay = 1.57>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i16 %p_7" [FIR_HLS.cpp:18]   --->   Operation 451 'sext' 'sext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.71ns)   --->   "%p_35 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 37, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 452 'memshiftread' 'p_35' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln18_34 = sext i16 %p_35" [FIR_HLS.cpp:18]   --->   Operation 453 'sext' 'sext_ln18_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 454 [1/1] (0.85ns)   --->   "%tmp = add i17 %sext_ln18_34, i17 %sext_ln18_7" [FIR_HLS.cpp:18]   --->   Operation 454 'add' 'tmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.71>
ST_38 : Operation 455 [1/1] (0.71ns)   --->   "%p_36 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 38, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 455 'memshiftread' 'p_36' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 39 <SV = 38> <Delay = 0.71>
ST_39 : Operation 456 [1/1] (0.71ns)   --->   "%p_37 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 39, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 456 'memshiftread' 'p_37' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 457 [1/1] (0.71ns)   --->   "%p_38 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 40, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 457 'memshiftread' 'p_38' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 41 <SV = 40> <Delay = 0.71>
ST_41 : Operation 458 [1/1] (0.71ns)   --->   "%p_39 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 41, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 458 'memshiftread' 'p_39' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 42 <SV = 41> <Delay = 0.71>
ST_42 : Operation 459 [1/1] (0.71ns)   --->   "%p_40 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 42, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 459 'memshiftread' 'p_40' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 43 <SV = 42> <Delay = 0.71>
ST_43 : Operation 460 [1/1] (0.71ns)   --->   "%p_41 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 43, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 460 'memshiftread' 'p_41' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 44 <SV = 43> <Delay = 1.57>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i16 %p_6" [FIR_HLS.cpp:18]   --->   Operation 461 'sext' 'sext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.71ns)   --->   "%p_42 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 44, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 462 'memshiftread' 'p_42' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_44 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln18_40 = sext i16 %p_42" [FIR_HLS.cpp:18]   --->   Operation 463 'sext' 'sext_ln18_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 464 [1/1] (0.85ns)   --->   "%tmp71 = sub i17 %sext_ln18_6, i17 %sext_ln18_40" [FIR_HLS.cpp:18]   --->   Operation 464 'sub' 'tmp71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.58>
ST_45 : Operation 465 [1/1] (0.71ns)   --->   "%p_43 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 45, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 465 'memshiftread' 'p_43' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_45 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln18_41 = sext i16 %p_43" [FIR_HLS.cpp:18]   --->   Operation 466 'sext' 'sext_ln18_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 467 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i17 %tmp71" [FIR_HLS.cpp:18]   --->   Operation 467 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 468 [1/1] (0.86ns)   --->   "%tmp72 = sub i18 %tmp71_cast, i18 %sext_ln18_41" [FIR_HLS.cpp:18]   --->   Operation 468 'sub' 'tmp72' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.57>
ST_46 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln18_33 = sext i16 %p_34" [FIR_HLS.cpp:18]   --->   Operation 469 'sext' 'sext_ln18_33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 470 [1/1] (0.71ns)   --->   "%p_44 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 46, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 470 'memshiftread' 'p_44' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln18_42 = sext i16 %p_44" [FIR_HLS.cpp:18]   --->   Operation 471 'sext' 'sext_ln18_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/1] (0.85ns)   --->   "%tmp39 = sub i17 %sext_ln18_33, i17 %sext_ln18_42" [FIR_HLS.cpp:18]   --->   Operation 472 'sub' 'tmp39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.57>
ST_47 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln18_28 = sext i16 %p_29" [FIR_HLS.cpp:18]   --->   Operation 473 'sext' 'sext_ln18_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 474 [1/1] (0.71ns)   --->   "%p_45 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 47, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 474 'memshiftread' 'p_45' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_47 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln18_43 = sext i16 %p_45" [FIR_HLS.cpp:18]   --->   Operation 475 'sext' 'sext_ln18_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 476 [1/1] (0.85ns)   --->   "%tmp55 = add i17 %sext_ln18_43, i17 %sext_ln18_28" [FIR_HLS.cpp:18]   --->   Operation 476 'add' 'tmp55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.57>
ST_48 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i16 %p_11" [FIR_HLS.cpp:18]   --->   Operation 477 'sext' 'sext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [1/1] (0.71ns)   --->   "%p_46 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 48, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 478 'memshiftread' 'p_46' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_48 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln18_44 = sext i16 %p_46" [FIR_HLS.cpp:18]   --->   Operation 479 'sext' 'sext_ln18_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 480 [1/1] (0.85ns)   --->   "%tmp243 = add i17 %sext_ln18_44, i17 %sext_ln18_11" [FIR_HLS.cpp:18]   --->   Operation 480 'add' 'tmp243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.57>
ST_49 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i16 %p_12" [FIR_HLS.cpp:18]   --->   Operation 481 'sext' 'sext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 482 [1/1] (0.71ns)   --->   "%p_47 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 49, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 482 'memshiftread' 'p_47' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_49 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln18_45 = sext i16 %p_47" [FIR_HLS.cpp:18]   --->   Operation 483 'sext' 'sext_ln18_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 484 [1/1] (0.85ns)   --->   "%tmp277 = sub i17 %sext_ln18_45, i17 %sext_ln18_12" [FIR_HLS.cpp:18]   --->   Operation 484 'sub' 'tmp277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.57>
ST_50 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln18_35 = sext i16 %p_36" [FIR_HLS.cpp:18]   --->   Operation 485 'sext' 'sext_ln18_35' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 486 [1/1] (0.71ns)   --->   "%p_48 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 50, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 486 'memshiftread' 'p_48' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_50 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln18_46 = sext i16 %p_48" [FIR_HLS.cpp:18]   --->   Operation 487 'sext' 'sext_ln18_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 488 [1/1] (0.85ns)   --->   "%tmp209 = add i17 %sext_ln18_46, i17 %sext_ln18_35" [FIR_HLS.cpp:18]   --->   Operation 488 'add' 'tmp209' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 0.71>
ST_51 : Operation 489 [1/1] (0.71ns)   --->   "%p_49 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 51, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 489 'memshiftread' 'p_49' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 52 <SV = 51> <Delay = 1.57>
ST_52 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i16 %p_5" [FIR_HLS.cpp:18]   --->   Operation 490 'sext' 'sext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 491 [1/1] (0.71ns)   --->   "%p_50 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 52, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 491 'memshiftread' 'p_50' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_52 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln18_48 = sext i16 %p_50" [FIR_HLS.cpp:18]   --->   Operation 492 'sext' 'sext_ln18_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 493 [1/1] (0.85ns)   --->   "%tmp269 = add i17 %sext_ln18_48, i17 %sext_ln18_5" [FIR_HLS.cpp:18]   --->   Operation 493 'add' 'tmp269' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 0.71>
ST_53 : Operation 494 [1/1] (0.71ns)   --->   "%p_51 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 53, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 494 'memshiftread' 'p_51' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 54 <SV = 53> <Delay = 1.58>
ST_54 : Operation 495 [1/1] (0.71ns)   --->   "%p_52 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 54, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 495 'memshiftread' 'p_52' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_54 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln18_50 = sext i16 %p_52" [FIR_HLS.cpp:18]   --->   Operation 496 'sext' 'sext_ln18_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 497 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i17 %tmp39" [FIR_HLS.cpp:18]   --->   Operation 497 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 498 [1/1] (0.86ns)   --->   "%tmp19 = add i18 %tmp39_cast, i18 %sext_ln18_50" [FIR_HLS.cpp:18]   --->   Operation 498 'add' 'tmp19' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.57>
ST_55 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i16 %p_14" [FIR_HLS.cpp:18]   --->   Operation 499 'sext' 'sext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 500 [1/1] (0.71ns)   --->   "%p_53 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 55, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 500 'memshiftread' 'p_53' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_55 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln18_51 = sext i16 %p_53" [FIR_HLS.cpp:18]   --->   Operation 501 'sext' 'sext_ln18_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 502 [1/1] (0.85ns)   --->   "%tmp271 = sub i17 %sext_ln18_51, i17 %sext_ln18_14" [FIR_HLS.cpp:18]   --->   Operation 502 'sub' 'tmp271' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 0.71>
ST_56 : Operation 503 [1/1] (0.71ns)   --->   "%p_54 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 56, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 503 'memshiftread' 'p_54' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 57 <SV = 56> <Delay = 0.71>
ST_57 : Operation 504 [1/1] (0.71ns)   --->   "%p_55 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 57, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 504 'memshiftread' 'p_55' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 58 <SV = 57> <Delay = 0.71>
ST_58 : Operation 505 [1/1] (0.71ns)   --->   "%p_56 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 58, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 505 'memshiftread' 'p_56' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 59 <SV = 58> <Delay = 1.57>
ST_59 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i16 %p_3" [FIR_HLS.cpp:18]   --->   Operation 506 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 507 [1/1] (0.71ns)   --->   "%p_57 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 59, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 507 'memshiftread' 'p_57' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_59 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln18_55 = sext i16 %p_57" [FIR_HLS.cpp:18]   --->   Operation 508 'sext' 'sext_ln18_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 509 [1/1] (0.85ns)   --->   "%tmp83 = sub i17 %sext_ln18_3, i17 %sext_ln18_55" [FIR_HLS.cpp:18]   --->   Operation 509 'sub' 'tmp83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 0.71>
ST_60 : Operation 510 [1/1] (0.71ns)   --->   "%p_58 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 60, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 510 'memshiftread' 'p_58' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 61 <SV = 60> <Delay = 1.58>
ST_61 : Operation 511 [1/1] (0.71ns)   --->   "%p_59 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 61, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 511 'memshiftread' 'p_59' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_61 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln18_57 = sext i16 %p_59" [FIR_HLS.cpp:18]   --->   Operation 512 'sext' 'sext_ln18_57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 513 [1/1] (0.00ns)   --->   "%tmp83_cast = sext i17 %tmp83" [FIR_HLS.cpp:18]   --->   Operation 513 'sext' 'tmp83_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 514 [1/1] (0.86ns)   --->   "%tmp84 = sub i18 %tmp83_cast, i18 %sext_ln18_57" [FIR_HLS.cpp:18]   --->   Operation 514 'sub' 'tmp84' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 0.71>
ST_62 : Operation 515 [1/1] (0.71ns)   --->   "%p_60 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 62, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 515 'memshiftread' 'p_60' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 63 <SV = 62> <Delay = 1.58>
ST_63 : Operation 516 [1/1] (0.71ns)   --->   "%p_61 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 63, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 516 'memshiftread' 'p_61' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_63 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln18_59 = sext i16 %p_61" [FIR_HLS.cpp:18]   --->   Operation 517 'sext' 'sext_ln18_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 518 [1/1] (0.00ns)   --->   "%tmp59_cast = sext i17 %tmp59" [FIR_HLS.cpp:18]   --->   Operation 518 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 519 [1/1] (0.86ns)   --->   "%tmp60 = sub i18 %tmp59_cast, i18 %sext_ln18_59" [FIR_HLS.cpp:18]   --->   Operation 519 'sub' 'tmp60' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.57>
ST_64 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln18_36 = sext i16 %p_38" [FIR_HLS.cpp:18]   --->   Operation 520 'sext' 'sext_ln18_36' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 521 [1/1] (0.71ns)   --->   "%p_62 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 64, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 521 'memshiftread' 'p_62' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_64 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln18_60 = sext i16 %p_62" [FIR_HLS.cpp:18]   --->   Operation 522 'sext' 'sext_ln18_60' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 523 [1/1] (0.85ns)   --->   "%tmp195 = add i17 %sext_ln18_60, i17 %sext_ln18_36" [FIR_HLS.cpp:18]   --->   Operation 523 'add' 'tmp195' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 0.71>
ST_65 : Operation 524 [1/1] (0.71ns)   --->   "%p_63 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 65, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 524 'memshiftread' 'p_63' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 66 <SV = 65> <Delay = 0.71>
ST_66 : Operation 525 [1/1] (0.71ns)   --->   "%p_64 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 66, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 525 'memshiftread' 'p_64' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 67 <SV = 66> <Delay = 0.71>
ST_67 : Operation 526 [1/1] (0.71ns)   --->   "%p_65 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 67, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 526 'memshiftread' 'p_65' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 68 <SV = 67> <Delay = 0.71>
ST_68 : Operation 527 [1/1] (0.71ns)   --->   "%p_66 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 68, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 527 'memshiftread' 'p_66' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 69 <SV = 68> <Delay = 0.71>
ST_69 : Operation 528 [1/1] (0.71ns)   --->   "%p_67 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 69, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 528 'memshiftread' 'p_67' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 70 <SV = 69> <Delay = 1.40>
ST_70 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln18_39 = sext i16 %p_41" [FIR_HLS.cpp:18]   --->   Operation 529 'sext' 'sext_ln18_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 530 [1/1] (0.71ns)   --->   "%p_68 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 70, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 530 'memshiftread' 'p_68' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_70 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln18_66 = sext i16 %p_68" [FIR_HLS.cpp:18]   --->   Operation 531 'sext' 'sext_ln18_66' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:18]   --->   Operation 532 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = sub i18 %tmp_cast, i18 %sext_ln18_39" [FIR_HLS.cpp:18]   --->   Operation 533 'sub' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 534 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp7 = add i18 %tmp6, i18 %sext_ln18_66" [FIR_HLS.cpp:18]   --->   Operation 534 'add' 'tmp7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 1.57>
ST_71 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln18_22 = sext i16 %p_23" [FIR_HLS.cpp:18]   --->   Operation 535 'sext' 'sext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 536 [1/1] (0.71ns)   --->   "%p_69 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 71, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 536 'memshiftread' 'p_69' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_71 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln18_67 = sext i16 %p_69" [FIR_HLS.cpp:18]   --->   Operation 537 'sext' 'sext_ln18_67' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 538 [1/1] (0.85ns)   --->   "%tmp237 = add i17 %sext_ln18_67, i17 %sext_ln18_22" [FIR_HLS.cpp:18]   --->   Operation 538 'add' 'tmp237' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.57>
ST_72 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i16 %p_9" [FIR_HLS.cpp:18]   --->   Operation 539 'sext' 'sext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 540 [1/1] (0.71ns)   --->   "%p_70 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 72, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 540 'memshiftread' 'p_70' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_72 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln18_68 = sext i16 %p_70" [FIR_HLS.cpp:18]   --->   Operation 541 'sext' 'sext_ln18_68' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 542 [1/1] (0.85ns)   --->   "%tmp291 = sub i17 %sext_ln18_9, i17 %sext_ln18_68" [FIR_HLS.cpp:18]   --->   Operation 542 'sub' 'tmp291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.71>
ST_73 : Operation 543 [1/1] (0.71ns)   --->   "%p_71 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 73, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 543 'memshiftread' 'p_71' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 74 <SV = 73> <Delay = 1.57>
ST_74 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln18_63 = sext i16 %p_65" [FIR_HLS.cpp:18]   --->   Operation 544 'sext' 'sext_ln18_63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 545 [1/1] (0.71ns)   --->   "%p_72 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 74, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 545 'memshiftread' 'p_72' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_74 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln18_70 = sext i16 %p_72" [FIR_HLS.cpp:18]   --->   Operation 546 'sext' 'sext_ln18_70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 547 [1/1] (0.85ns)   --->   "%tmp21 = sub i17 %sext_ln18_63, i17 %sext_ln18_70" [FIR_HLS.cpp:18]   --->   Operation 547 'sub' 'tmp21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 0.71>
ST_75 : Operation 548 [1/1] (0.71ns)   --->   "%p_73 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 75, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 548 'memshiftread' 'p_73' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 76 <SV = 75> <Delay = 1.57>
ST_76 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln18_71 = sext i16 %p_73" [FIR_HLS.cpp:18]   --->   Operation 549 'sext' 'sext_ln18_71' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 550 [1/1] (0.71ns)   --->   "%p_74 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 76, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 550 'memshiftread' 'p_74' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_76 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln18_72 = sext i16 %p_74" [FIR_HLS.cpp:18]   --->   Operation 551 'sext' 'sext_ln18_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 552 [1/1] (0.85ns)   --->   "%sum = add i17 %sext_ln18_72, i17 %sext_ln18_71" [FIR_HLS.cpp:18]   --->   Operation 552 'add' 'sum' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 0.71>
ST_77 : Operation 553 [1/1] (0.71ns)   --->   "%p_75 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 77, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 553 'memshiftread' 'p_75' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 78 <SV = 77> <Delay = 0.71>
ST_78 : Operation 554 [1/1] (0.71ns)   --->   "%p_76 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 78, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 554 'memshiftread' 'p_76' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 79 <SV = 78> <Delay = 0.71>
ST_79 : Operation 555 [1/1] (0.71ns)   --->   "%p_77 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 79, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 555 'memshiftread' 'p_77' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 80 <SV = 79> <Delay = 1.57>
ST_80 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln18_24 = sext i16 %p_25" [FIR_HLS.cpp:18]   --->   Operation 556 'sext' 'sext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 557 [1/1] (0.71ns)   --->   "%p_78 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 80, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 557 'memshiftread' 'p_78' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_80 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln18_76 = sext i16 %p_78" [FIR_HLS.cpp:18]   --->   Operation 558 'sext' 'sext_ln18_76' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 559 [1/1] (0.85ns)   --->   "%tmp251 = sub i17 %sext_ln18_76, i17 %sext_ln18_24" [FIR_HLS.cpp:18]   --->   Operation 559 'sub' 'tmp251' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 0.71>
ST_81 : Operation 560 [1/1] (0.71ns)   --->   "%p_79 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 81, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 560 'memshiftread' 'p_79' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 82 <SV = 81> <Delay = 0.71>
ST_82 : Operation 561 [1/1] (0.71ns)   --->   "%p_80 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 82, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 561 'memshiftread' 'p_80' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 83 <SV = 82> <Delay = 0.71>
ST_83 : Operation 562 [1/1] (0.71ns)   --->   "%p_81 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 83, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 562 'memshiftread' 'p_81' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 84 <SV = 83> <Delay = 0.71>
ST_84 : Operation 563 [1/1] (0.71ns)   --->   "%p_82 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 84, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 563 'memshiftread' 'p_82' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 85 <SV = 84> <Delay = 1.57>
ST_85 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i16 %p_1" [FIR_HLS.cpp:18]   --->   Operation 564 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 565 [1/1] (0.71ns)   --->   "%p_83 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 85, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 565 'memshiftread' 'p_83' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_85 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln18_81 = sext i16 %p_83" [FIR_HLS.cpp:18]   --->   Operation 566 'sext' 'sext_ln18_81' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 567 [1/1] (0.85ns)   --->   "%tmp157 = add i17 %sext_ln18_81, i17 %sext_ln18_1" [FIR_HLS.cpp:18]   --->   Operation 567 'add' 'tmp157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.57>
ST_86 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln18_26 = sext i16 %p_27" [FIR_HLS.cpp:18]   --->   Operation 568 'sext' 'sext_ln18_26' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 569 [1/1] (0.71ns)   --->   "%p_84 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 86, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 569 'memshiftread' 'p_84' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_86 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln18_82 = sext i16 %p_84" [FIR_HLS.cpp:18]   --->   Operation 570 'sext' 'sext_ln18_82' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 571 [1/1] (0.85ns)   --->   "%tmp245 = sub i17 %sext_ln18_82, i17 %sext_ln18_26" [FIR_HLS.cpp:18]   --->   Operation 571 'sub' 'tmp245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.57>
ST_87 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln18_52 = sext i16 %p_54" [FIR_HLS.cpp:18]   --->   Operation 572 'sext' 'sext_ln18_52' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 573 [1/1] (0.71ns)   --->   "%p_85 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 87, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 573 'memshiftread' 'p_85' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_87 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln18_83 = sext i16 %p_85" [FIR_HLS.cpp:18]   --->   Operation 574 'sext' 'sext_ln18_83' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 575 [1/1] (0.85ns)   --->   "%tmp3 = add i17 %sext_ln18_83, i17 %sext_ln18_52" [FIR_HLS.cpp:18]   --->   Operation 575 'add' 'tmp3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.41>
ST_88 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln18_74 = sext i16 %p_76" [FIR_HLS.cpp:18]   --->   Operation 576 'sext' 'sext_ln18_74' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 577 [1/1] (0.71ns)   --->   "%p_86 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 88, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 577 'memshiftread' 'p_86' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_88 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln18_84 = sext i16 %p_86" [FIR_HLS.cpp:18]   --->   Operation 578 'sext' 'sext_ln18_84' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 579 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i18 %tmp7" [FIR_HLS.cpp:18]   --->   Operation 579 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = sub i19 %tmp7_cast, i19 %sext_ln18_74" [FIR_HLS.cpp:18]   --->   Operation 580 'sub' 'tmp8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 581 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp9 = sub i19 %tmp8, i19 %sext_ln18_84" [FIR_HLS.cpp:18]   --->   Operation 581 'sub' 'tmp9' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 0.71>
ST_89 : Operation 582 [1/1] (0.71ns)   --->   "%p_87 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 89, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 582 'memshiftread' 'p_87' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 90 <SV = 89> <Delay = 0.71>
ST_90 : Operation 583 [1/1] (0.71ns)   --->   "%p_88 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 90, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 583 'memshiftread' 'p_88' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 91 <SV = 90> <Delay = 0.71>
ST_91 : Operation 584 [1/1] (0.71ns)   --->   "%p_89 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 91, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 584 'memshiftread' 'p_89' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 92 <SV = 91> <Delay = 0.71>
ST_92 : Operation 585 [1/1] (0.71ns)   --->   "%p_90 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 92, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 585 'memshiftread' 'p_90' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 93 <SV = 92> <Delay = 1.57>
ST_93 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln18_64 = sext i16 %p_66" [FIR_HLS.cpp:18]   --->   Operation 586 'sext' 'sext_ln18_64' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 587 [1/1] (0.71ns)   --->   "%p_91 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 93, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 587 'memshiftread' 'p_91' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_93 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln18_89 = sext i16 %p_91" [FIR_HLS.cpp:18]   --->   Operation 588 'sext' 'sext_ln18_89' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 589 [1/1] (0.85ns)   --->   "%tmp211 = sub i17 %sext_ln18_64, i17 %sext_ln18_89" [FIR_HLS.cpp:18]   --->   Operation 589 'sub' 'tmp211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 0.71>
ST_94 : Operation 590 [1/1] (0.71ns)   --->   "%p_92 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 94, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 590 'memshiftread' 'p_92' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 95 <SV = 94> <Delay = 1.57>
ST_95 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln18_29 = sext i16 %p_30" [FIR_HLS.cpp:18]   --->   Operation 591 'sext' 'sext_ln18_29' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 592 [1/1] (0.71ns)   --->   "%p_93 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 95, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 592 'memshiftread' 'p_93' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_95 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln18_91 = sext i16 %p_93" [FIR_HLS.cpp:18]   --->   Operation 593 'sext' 'sext_ln18_91' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 594 [1/1] (0.85ns)   --->   "%tmp239 = sub i17 %sext_ln18_91, i17 %sext_ln18_29" [FIR_HLS.cpp:18]   --->   Operation 594 'sub' 'tmp239' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.57>
ST_96 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln18_62 = sext i16 %p_64" [FIR_HLS.cpp:18]   --->   Operation 595 'sext' 'sext_ln18_62' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 596 [1/1] (0.71ns)   --->   "%p_94 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 96, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 596 'memshiftread' 'p_94' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_96 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln18_92 = sext i16 %p_94" [FIR_HLS.cpp:18]   --->   Operation 597 'sext' 'sext_ln18_92' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 598 [1/1] (0.85ns)   --->   "%tmp109 = add i17 %sext_ln18_92, i17 %sext_ln18_62" [FIR_HLS.cpp:18]   --->   Operation 598 'add' 'tmp109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.57>
ST_97 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln18_79 = sext i16 %p_81" [FIR_HLS.cpp:18]   --->   Operation 599 'sext' 'sext_ln18_79' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 600 [1/1] (0.71ns)   --->   "%p_95 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 97, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 600 'memshiftread' 'p_95' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_97 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln18_93 = sext i16 %p_95" [FIR_HLS.cpp:18]   --->   Operation 601 'sext' 'sext_ln18_93' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 602 [1/1] (0.85ns)   --->   "%tmp141 = add i17 %sext_ln18_93, i17 %sext_ln18_79" [FIR_HLS.cpp:18]   --->   Operation 602 'add' 'tmp141' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 0.71>
ST_98 : Operation 603 [1/1] (0.71ns)   --->   "%p_96 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 98, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 603 'memshiftread' 'p_96' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 99 <SV = 98> <Delay = 0.71>
ST_99 : Operation 604 [1/1] (0.71ns)   --->   "%p_97 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 99, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 604 'memshiftread' 'p_97' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 100 <SV = 99> <Delay = 0.71>
ST_100 : Operation 605 [1/1] (0.71ns)   --->   "%p_98 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 100, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 605 'memshiftread' 'p_98' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 101 <SV = 100> <Delay = 0.71>
ST_101 : Operation 606 [1/1] (0.71ns)   --->   "%p_99 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 101, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 606 'memshiftread' 'p_99' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 607 [1/1] (0.71ns)   --->   "%p_100 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 102, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 607 'memshiftread' 'p_100' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_102 : Operation 608 [1/1] (0.00ns)   --->   "%p_0728_0_cast = sext i16 %p_22" [FIR_HLS.cpp:18]   --->   Operation 608 'sext' 'p_0728_0_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 609 [1/1] (0.00ns)   --->   "%p_0698_0_cast = sext i16 %p_37" [FIR_HLS.cpp:18]   --->   Operation 609 'sext' 'p_0698_0_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 610 [1/1] (0.00ns)   --->   "%p_0572_0_cast = sext i16 %p_100" [FIR_HLS.cpp:18]   --->   Operation 610 'sext' 'p_0572_0_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 611 [1/1] (0.85ns)   --->   "%tmp99 = add i17 %p_0728_0_cast, i17 %p_0572_0_cast" [FIR_HLS.cpp:18]   --->   Operation 611 'add' 'tmp99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 612 [1/1] (0.00ns)   --->   "%tmp99_cast = sext i17 %tmp99" [FIR_HLS.cpp:18]   --->   Operation 612 'sext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 613 [1/1] (0.86ns)   --->   "%tmp98 = add i18 %tmp99_cast, i18 %p_0698_0_cast" [FIR_HLS.cpp:18]   --->   Operation 613 'add' 'tmp98' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.57>
ST_103 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln18_38 = sext i16 %p_40" [FIR_HLS.cpp:18]   --->   Operation 614 'sext' 'sext_ln18_38' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 615 [1/1] (0.71ns)   --->   "%p_101 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 103, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 615 'memshiftread' 'p_101' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_103 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln18_98 = sext i16 %p_101" [FIR_HLS.cpp:18]   --->   Operation 616 'sext' 'sext_ln18_98' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 617 [1/1] (0.85ns)   --->   "%tmp189 = add i17 %sext_ln18_98, i17 %sext_ln18_38" [FIR_HLS.cpp:18]   --->   Operation 617 'add' 'tmp189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 0.71>
ST_104 : Operation 618 [1/1] (0.71ns)   --->   "%p_102 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 104, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 618 'memshiftread' 'p_102' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 105 <SV = 104> <Delay = 1.57>
ST_105 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln18_94 = sext i16 %p_96" [FIR_HLS.cpp:18]   --->   Operation 619 'sext' 'sext_ln18_94' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 620 [1/1] (0.71ns)   --->   "%p_103 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 105, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 620 'memshiftread' 'p_103' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_105 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln18_100 = sext i16 %p_103" [FIR_HLS.cpp:18]   --->   Operation 621 'sext' 'sext_ln18_100' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 622 [1/1] (0.85ns)   --->   "%tmp191 = sub i17 %sext_ln18_94, i17 %sext_ln18_100" [FIR_HLS.cpp:18]   --->   Operation 622 'sub' 'tmp191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 0.71>
ST_106 : Operation 623 [1/1] (0.71ns)   --->   "%p_104 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 106, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 623 'memshiftread' 'p_104' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 107 <SV = 106> <Delay = 0.71>
ST_107 : Operation 624 [1/1] (0.71ns)   --->   "%p_105 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 107, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 624 'memshiftread' 'p_105' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 108 <SV = 107> <Delay = 0.71>
ST_108 : Operation 625 [1/1] (0.71ns)   --->   "%p_106 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 108, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 625 'memshiftread' 'p_106' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 109 <SV = 108> <Delay = 1.40>
ST_109 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln18_97 = sext i16 %p_99" [FIR_HLS.cpp:18]   --->   Operation 626 'sext' 'sext_ln18_97' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 627 [1/1] (0.71ns)   --->   "%p_107 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 109, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 627 'memshiftread' 'p_107' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_109 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln18_104 = sext i16 %p_107" [FIR_HLS.cpp:18]   --->   Operation 628 'sext' 'sext_ln18_104' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 629 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i17 %tmp21" [FIR_HLS.cpp:18]   --->   Operation 629 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i18 %tmp21_cast, i18 %sext_ln18_97" [FIR_HLS.cpp:18]   --->   Operation 630 'add' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 631 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp23 = sub i18 %tmp22, i18 %sext_ln18_104" [FIR_HLS.cpp:18]   --->   Operation 631 'sub' 'tmp23' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 109> <Delay = 1.57>
ST_110 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln18_23 = sext i16 %p_24" [FIR_HLS.cpp:18]   --->   Operation 632 'sext' 'sext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 633 [1/1] (0.71ns)   --->   "%p_108 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 110, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 633 'memshiftread' 'p_108' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_110 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln18_105 = sext i16 %p_108" [FIR_HLS.cpp:18]   --->   Operation 634 'sext' 'sext_ln18_105' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 635 [1/1] (0.85ns)   --->   "%tmp215 = add i17 %sext_ln18_105, i17 %sext_ln18_23" [FIR_HLS.cpp:18]   --->   Operation 635 'add' 'tmp215' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 0.71>
ST_111 : Operation 636 [1/1] (0.71ns)   --->   "%p_109 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 111, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 636 'memshiftread' 'p_109' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 112 <SV = 111> <Delay = 1.57>
ST_112 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln18_88 = sext i16 %p_90" [FIR_HLS.cpp:18]   --->   Operation 637 'sext' 'sext_ln18_88' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 638 [1/1] (0.71ns)   --->   "%p_110 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 112, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 638 'memshiftread' 'p_110' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_112 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln18_107 = sext i16 %p_110" [FIR_HLS.cpp:18]   --->   Operation 639 'sext' 'sext_ln18_107' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 640 [1/1] (0.85ns)   --->   "%tmp197 = sub i17 %sext_ln18_107, i17 %sext_ln18_88" [FIR_HLS.cpp:18]   --->   Operation 640 'sub' 'tmp197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 0.71>
ST_113 : Operation 641 [1/1] (0.71ns)   --->   "%p_111 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 113, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 641 'memshiftread' 'p_111' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 114 <SV = 113> <Delay = 0.71>
ST_114 : Operation 642 [1/1] (0.71ns)   --->   "%p_112 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 114, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 642 'memshiftread' 'p_112' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 115 <SV = 114> <Delay = 0.71>
ST_115 : Operation 643 [1/1] (0.71ns)   --->   "%p_113 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 115, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 643 'memshiftread' 'p_113' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 116 <SV = 115> <Delay = 0.71>
ST_116 : Operation 644 [1/1] (0.71ns)   --->   "%p_114 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 116, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 644 'memshiftread' 'p_114' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i16 %p_2" [FIR_HLS.cpp:18]   --->   Operation 645 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln18_65 = sext i16 %p_67" [FIR_HLS.cpp:18]   --->   Operation 646 'sext' 'sext_ln18_65' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 647 [1/1] (0.71ns)   --->   "%p_115 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 117, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 647 'memshiftread' 'p_115' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_117 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln18_112 = sext i16 %p_115" [FIR_HLS.cpp:18]   --->   Operation 648 'sext' 'sext_ln18_112' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 649 [1/1] (0.85ns)   --->   "%tmp115 = add i17 %sext_ln18_2, i17 %sext_ln18_112" [FIR_HLS.cpp:18]   --->   Operation 649 'add' 'tmp115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 650 [1/1] (0.00ns)   --->   "%tmp115_cast = sext i17 %tmp115" [FIR_HLS.cpp:18]   --->   Operation 650 'sext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 651 [1/1] (0.86ns)   --->   "%tmp108 = add i18 %tmp115_cast, i18 %sext_ln18_65" [FIR_HLS.cpp:18]   --->   Operation 651 'add' 'tmp108' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 0.71>
ST_118 : Operation 652 [1/1] (0.71ns)   --->   "%p_116 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 118, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 652 'memshiftread' 'p_116' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 119 <SV = 118> <Delay = 0.71>
ST_119 : Operation 653 [1/1] (0.71ns)   --->   "%p_117 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 119, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 653 'memshiftread' 'p_117' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 120 <SV = 119> <Delay = 0.71>
ST_120 : Operation 654 [1/1] (0.71ns)   --->   "%p_118 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 120, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 654 'memshiftread' 'p_118' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 121 <SV = 120> <Delay = 0.71>
ST_121 : Operation 655 [1/1] (0.71ns)   --->   "%p_119 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 121, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 655 'memshiftread' 'p_119' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 122 <SV = 121> <Delay = 0.71>
ST_122 : Operation 656 [1/1] (0.71ns)   --->   "%p_120 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 122, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 656 'memshiftread' 'p_120' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 123 <SV = 122> <Delay = 0.71>
ST_123 : Operation 657 [1/1] (0.71ns)   --->   "%p_121 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 123, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 657 'memshiftread' 'p_121' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 124 <SV = 123> <Delay = 0.71>
ST_124 : Operation 658 [1/1] (0.71ns)   --->   "%p_122 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 124, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 658 'memshiftread' 'p_122' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 125 <SV = 124> <Delay = 0.71>
ST_125 : Operation 659 [1/1] (0.71ns)   --->   "%p_123 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 125, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 659 'memshiftread' 'p_123' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 126 <SV = 125> <Delay = 0.71>
ST_126 : Operation 660 [1/1] (0.71ns)   --->   "%p_124 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 126, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 660 'memshiftread' 'p_124' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 127 <SV = 126> <Delay = 0.71>
ST_127 : Operation 661 [1/1] (0.71ns)   --->   "%p_125 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 127, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 661 'memshiftread' 'p_125' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 128 <SV = 127> <Delay = 0.71>
ST_128 : Operation 662 [1/1] (0.71ns)   --->   "%p_126 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 128, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 662 'memshiftread' 'p_126' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 129 <SV = 128> <Delay = 0.71>
ST_129 : Operation 663 [1/1] (0.71ns)   --->   "%p_127 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 129, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 663 'memshiftread' 'p_127' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 130 <SV = 129> <Delay = 0.71>
ST_130 : Operation 664 [1/1] (0.71ns)   --->   "%p_128 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 130, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 664 'memshiftread' 'p_128' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 131 <SV = 130> <Delay = 0.71>
ST_131 : Operation 665 [1/1] (0.71ns)   --->   "%p_129 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 131, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 665 'memshiftread' 'p_129' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 132 <SV = 131> <Delay = 0.71>
ST_132 : Operation 666 [1/1] (0.71ns)   --->   "%p_130 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 132, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 666 'memshiftread' 'p_130' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 133 <SV = 132> <Delay = 1.57>
ST_133 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln18_58 = sext i16 %p_60" [FIR_HLS.cpp:18]   --->   Operation 667 'sext' 'sext_ln18_58' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 668 [1/1] (0.71ns)   --->   "%p_131 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 133, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 668 'memshiftread' 'p_131' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_133 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln18_128 = sext i16 %p_131" [FIR_HLS.cpp:18]   --->   Operation 669 'sext' 'sext_ln18_128' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 670 [1/1] (0.85ns)   --->   "%tmp217 = sub i17 %sext_ln18_128, i17 %sext_ln18_58" [FIR_HLS.cpp:18]   --->   Operation 670 'sub' 'tmp217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 1.57>
ST_134 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln18_69 = sext i16 %p_71" [FIR_HLS.cpp:18]   --->   Operation 671 'sext' 'sext_ln18_69' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 672 [1/1] (0.71ns)   --->   "%p_132 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 134, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 672 'memshiftread' 'p_132' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_134 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln18_129 = sext i16 %p_132" [FIR_HLS.cpp:18]   --->   Operation 673 'sext' 'sext_ln18_129' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 674 [1/1] (0.85ns)   --->   "%tmp155 = add i17 %sext_ln18_129, i17 %sext_ln18_69" [FIR_HLS.cpp:18]   --->   Operation 674 'add' 'tmp155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 1.57>
ST_135 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln18_102 = sext i16 %p_105" [FIR_HLS.cpp:18]   --->   Operation 675 'sext' 'sext_ln18_102' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 676 [1/1] (0.71ns)   --->   "%p_133 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 135, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 676 'memshiftread' 'p_133' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_135 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln18_130 = sext i16 %p_133" [FIR_HLS.cpp:18]   --->   Operation 677 'sext' 'sext_ln18_130' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 678 [1/1] (0.85ns)   --->   "%tmp131 = add i17 %sext_ln18_130, i17 %sext_ln18_102" [FIR_HLS.cpp:18]   --->   Operation 678 'add' 'tmp131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 0.71>
ST_136 : Operation 679 [1/1] (0.71ns)   --->   "%p_134 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 136, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 679 'memshiftread' 'p_134' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 137 <SV = 136> <Delay = 0.71>
ST_137 : Operation 680 [1/1] (0.71ns)   --->   "%p_135 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 137, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 680 'memshiftread' 'p_135' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 138 <SV = 137> <Delay = 0.71>
ST_138 : Operation 681 [1/1] (0.71ns)   --->   "%p_136 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 138, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 681 'memshiftread' 'p_136' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 139 <SV = 138> <Delay = 1.57>
ST_139 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln18_124 = sext i16 %p_127" [FIR_HLS.cpp:18]   --->   Operation 682 'sext' 'sext_ln18_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 683 [1/1] (0.71ns)   --->   "%p_137 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 139, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 683 'memshiftread' 'p_137' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_139 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln18_134 = sext i16 %p_137" [FIR_HLS.cpp:18]   --->   Operation 684 'sext' 'sext_ln18_134' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 685 [1/1] (0.85ns)   --->   "%tmp169 = sub i17 %sext_ln18_124, i17 %sext_ln18_134" [FIR_HLS.cpp:18]   --->   Operation 685 'sub' 'tmp169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 0.71>
ST_140 : Operation 686 [1/1] (0.71ns)   --->   "%p_138 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 140, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 686 'memshiftread' 'p_138' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln18_53 = sext i16 %p_55" [FIR_HLS.cpp:18]   --->   Operation 687 'sext' 'sext_ln18_53' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 688 [1/1] (0.71ns)   --->   "%p_139 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 141, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 688 'memshiftread' 'p_139' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_141 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln18_136 = sext i16 %p_139" [FIR_HLS.cpp:18]   --->   Operation 689 'sext' 'sext_ln18_136' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 690 [1/1] (0.00ns)   --->   "%tmp55_cast = sext i17 %tmp55" [FIR_HLS.cpp:18]   --->   Operation 690 'sext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 691 [1/1] (0.85ns)   --->   "%tmp56 = add i17 %sext_ln18_53, i17 %sext_ln18_136" [FIR_HLS.cpp:18]   --->   Operation 691 'add' 'tmp56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 692 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i17 %tmp56" [FIR_HLS.cpp:18]   --->   Operation 692 'sext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 693 [1/1] (0.86ns)   --->   "%tmp38 = add i18 %tmp56_cast, i18 %tmp55_cast" [FIR_HLS.cpp:18]   --->   Operation 693 'add' 'tmp38' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 0.71>
ST_142 : Operation 694 [1/1] (0.71ns)   --->   "%p_140 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 142, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 694 'memshiftread' 'p_140' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 143 <SV = 142> <Delay = 1.57>
ST_143 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln18_126 = sext i16 %p_129" [FIR_HLS.cpp:18]   --->   Operation 695 'sext' 'sext_ln18_126' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 696 [1/1] (0.71ns)   --->   "%p_141 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 143, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 696 'memshiftread' 'p_141' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_143 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln18_138 = sext i16 %p_141" [FIR_HLS.cpp:18]   --->   Operation 697 'sext' 'sext_ln18_138' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 698 [1/1] (0.85ns)   --->   "%tmp119 = add i17 %sext_ln18_138, i17 %sext_ln18_126" [FIR_HLS.cpp:18]   --->   Operation 698 'add' 'tmp119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 0.71>
ST_144 : Operation 699 [1/1] (0.71ns)   --->   "%p_142 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 144, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 699 'memshiftread' 'p_142' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 145 <SV = 144> <Delay = 0.71>
ST_145 : Operation 700 [1/1] (0.71ns)   --->   "%p_143 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 145, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 700 'memshiftread' 'p_143' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 146 <SV = 145> <Delay = 0.71>
ST_146 : Operation 701 [1/1] (0.71ns)   --->   "%p_144 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 146, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 701 'memshiftread' 'p_144' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 147 <SV = 146> <Delay = 0.71>
ST_147 : Operation 702 [1/1] (0.71ns)   --->   "%p_145 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 147, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 702 'memshiftread' 'p_145' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 148 <SV = 147> <Delay = 1.57>
ST_148 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln18_95 = sext i16 %p_97" [FIR_HLS.cpp:18]   --->   Operation 703 'sext' 'sext_ln18_95' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 704 [1/1] (0.71ns)   --->   "%p_146 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 148, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 704 'memshiftread' 'p_146' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_148 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln18_143 = sext i16 %p_146" [FIR_HLS.cpp:18]   --->   Operation 705 'sext' 'sext_ln18_143' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 706 [1/1] (0.85ns)   --->   "%tmp139 = add i17 %sext_ln18_143, i17 %sext_ln18_95" [FIR_HLS.cpp:18]   --->   Operation 706 'add' 'tmp139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.43>
ST_149 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln18_113 = sext i16 %p_116" [FIR_HLS.cpp:18]   --->   Operation 707 'sext' 'sext_ln18_113' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 708 [1/1] (0.71ns)   --->   "%p_147 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 149, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 708 'memshiftread' 'p_147' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_149 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln18_144 = sext i16 %p_147" [FIR_HLS.cpp:18]   --->   Operation 709 'sext' 'sext_ln18_144' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 710 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3" [FIR_HLS.cpp:18]   --->   Operation 710 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 711 [1/1] (0.85ns)   --->   "%tmp4 = add i17 %sext_ln18_113, i17 %sext_ln18_144" [FIR_HLS.cpp:18]   --->   Operation 711 'add' 'tmp4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 712 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:18]   --->   Operation 712 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 713 [1/1] (0.86ns)   --->   "%tmp2 = add i18 %tmp4_cast, i18 %tmp3_cast" [FIR_HLS.cpp:18]   --->   Operation 713 'add' 'tmp2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 1.57>
ST_150 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln18_115 = sext i16 %p_118" [FIR_HLS.cpp:18]   --->   Operation 714 'sext' 'sext_ln18_115' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 715 [1/1] (0.71ns)   --->   "%p_148 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 150, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 715 'memshiftread' 'p_148' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_150 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln18_145 = sext i16 %p_148" [FIR_HLS.cpp:18]   --->   Operation 716 'sext' 'sext_ln18_145' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 717 [1/1] (0.85ns)   --->   "%tmp126 = add i17 %sext_ln18_145, i17 %sext_ln18_115" [FIR_HLS.cpp:18]   --->   Operation 717 'add' 'tmp126' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 0.71>
ST_151 : Operation 718 [1/1] (0.71ns)   --->   "%p_149 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 151, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 718 'memshiftread' 'p_149' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 152 <SV = 151> <Delay = 0.71>
ST_152 : Operation 719 [1/1] (0.71ns)   --->   "%p_150 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 152, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 719 'memshiftread' 'p_150' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 153 <SV = 152> <Delay = 0.71>
ST_153 : Operation 720 [1/1] (0.71ns)   --->   "%p_151 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 153, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 720 'memshiftread' 'p_151' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 154 <SV = 153> <Delay = 0.71>
ST_154 : Operation 721 [1/1] (0.71ns)   --->   "%p_152 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 154, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 721 'memshiftread' 'p_152' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 155 <SV = 154> <Delay = 2.43>
ST_155 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln18_132 = sext i16 %p_135" [FIR_HLS.cpp:18]   --->   Operation 722 'sext' 'sext_ln18_132' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln18_133 = sext i16 %p_136" [FIR_HLS.cpp:18]   --->   Operation 723 'sext' 'sext_ln18_133' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 724 [1/1] (0.71ns)   --->   "%p_153 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 155, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 724 'memshiftread' 'p_153' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_155 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln18_150 = sext i16 %p_153" [FIR_HLS.cpp:18]   --->   Operation 725 'sext' 'sext_ln18_150' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 726 [1/1] (0.85ns)   --->   "%tmp80 = add i17 %sext_ln18_132, i17 %sext_ln18_150" [FIR_HLS.cpp:18]   --->   Operation 726 'add' 'tmp80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 727 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i17 %tmp80" [FIR_HLS.cpp:18]   --->   Operation 727 'sext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 728 [1/1] (0.86ns)   --->   "%tmp79 = add i18 %tmp80_cast, i18 %sext_ln18_133" [FIR_HLS.cpp:18]   --->   Operation 728 'add' 'tmp79' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 1.57>
ST_156 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln18_103 = sext i16 %p_106" [FIR_HLS.cpp:18]   --->   Operation 729 'sext' 'sext_ln18_103' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 730 [1/1] (0.71ns)   --->   "%p_154 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 156, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 730 'memshiftread' 'p_154' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_156 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln18_151 = sext i16 %p_154" [FIR_HLS.cpp:18]   --->   Operation 731 'sext' 'sext_ln18_151' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 732 [1/1] (0.85ns)   --->   "%tmp128 = add i17 %sext_ln18_151, i17 %sext_ln18_103" [FIR_HLS.cpp:18]   --->   Operation 732 'add' 'tmp128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 0.71>
ST_157 : Operation 733 [1/1] (0.71ns)   --->   "%p_155 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 157, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 733 'memshiftread' 'p_155' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 158 <SV = 157> <Delay = 0.71>
ST_158 : Operation 734 [1/1] (0.71ns)   --->   "%p_156 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 158, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 734 'memshiftread' 'p_156' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 159 <SV = 158> <Delay = 0.71>
ST_159 : Operation 735 [1/1] (0.71ns)   --->   "%p_157 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 159, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 735 'memshiftread' 'p_157' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 160 <SV = 159> <Delay = 0.71>
ST_160 : Operation 736 [1/1] (0.71ns)   --->   "%p_158 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 160, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 736 'memshiftread' 'p_158' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 161 <SV = 160> <Delay = 0.71>
ST_161 : Operation 737 [1/1] (0.71ns)   --->   "%p_159 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 161, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 737 'memshiftread' 'p_159' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 162 <SV = 161> <Delay = 0.71>
ST_162 : Operation 738 [1/1] (0.71ns)   --->   "%p_160 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 162, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 738 'memshiftread' 'p_160' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 163 <SV = 162> <Delay = 0.71>
ST_163 : Operation 739 [1/1] (0.71ns)   --->   "%p_161 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 163, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 739 'memshiftread' 'p_161' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 164 <SV = 163> <Delay = 0.71>
ST_164 : Operation 740 [1/1] (0.71ns)   --->   "%p_162 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 164, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 740 'memshiftread' 'p_162' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 165 <SV = 164> <Delay = 0.71>
ST_165 : Operation 741 [1/1] (0.71ns)   --->   "%p_163 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 165, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 741 'memshiftread' 'p_163' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 166 <SV = 165> <Delay = 0.71>
ST_166 : Operation 742 [1/1] (0.71ns)   --->   "%p_164 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 166, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 742 'memshiftread' 'p_164' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 167 <SV = 166> <Delay = 0.71>
ST_167 : Operation 743 [1/1] (0.71ns)   --->   "%p_165 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 167, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 743 'memshiftread' 'p_165' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 168 <SV = 167> <Delay = 0.71>
ST_168 : Operation 744 [1/1] (0.71ns)   --->   "%p_166 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 168, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 744 'memshiftread' 'p_166' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 169 <SV = 168> <Delay = 0.71>
ST_169 : Operation 745 [1/1] (0.71ns)   --->   "%p_167 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 169, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 745 'memshiftread' 'p_167' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 170 <SV = 169> <Delay = 0.71>
ST_170 : Operation 746 [1/1] (0.71ns)   --->   "%p_168 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 170, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 746 'memshiftread' 'p_168' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 171 <SV = 170> <Delay = 0.71>
ST_171 : Operation 747 [1/1] (0.71ns)   --->   "%p_169 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 171, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 747 'memshiftread' 'p_169' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 172 <SV = 171> <Delay = 1.57>
ST_172 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln18_56 = sext i16 %p_58" [FIR_HLS.cpp:18]   --->   Operation 748 'sext' 'sext_ln18_56' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 749 [1/1] (0.71ns)   --->   "%p_170 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 172, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 749 'memshiftread' 'p_170' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_172 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln18_167 = sext i16 %p_170" [FIR_HLS.cpp:18]   --->   Operation 750 'sext' 'sext_ln18_167' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 751 [1/1] (0.85ns)   --->   "%tmp167 = add i17 %sext_ln18_167, i17 %sext_ln18_56" [FIR_HLS.cpp:18]   --->   Operation 751 'add' 'tmp167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 0.71>
ST_173 : Operation 752 [1/1] (0.71ns)   --->   "%p_171 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 173, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 752 'memshiftread' 'p_171' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 174 <SV = 173> <Delay = 0.71>
ST_174 : Operation 753 [1/1] (0.71ns)   --->   "%p_172 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 174, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 753 'memshiftread' 'p_172' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 175 <SV = 174> <Delay = 0.71>
ST_175 : Operation 754 [1/1] (0.71ns)   --->   "%p_173 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 175, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 754 'memshiftread' 'p_173' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 176 <SV = 175> <Delay = 0.71>
ST_176 : Operation 755 [1/1] (0.71ns)   --->   "%p_174 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 176, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 755 'memshiftread' 'p_174' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 177 <SV = 176> <Delay = 0.71>
ST_177 : Operation 756 [1/1] (0.71ns)   --->   "%p_175 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 177, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 756 'memshiftread' 'p_175' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 178 <SV = 177> <Delay = 0.71>
ST_178 : Operation 757 [1/1] (0.71ns)   --->   "%p_176 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 178, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 757 'memshiftread' 'p_176' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 179 <SV = 178> <Delay = 0.71>
ST_179 : Operation 758 [1/1] (0.71ns)   --->   "%p_177 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 179, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 758 'memshiftread' 'p_177' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 180 <SV = 179> <Delay = 0.71>
ST_180 : Operation 759 [1/1] (0.71ns)   --->   "%p_178 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 180, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 759 'memshiftread' 'p_178' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 181 <SV = 180> <Delay = 0.71>
ST_181 : Operation 760 [1/1] (0.71ns)   --->   "%p_179 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 181, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 760 'memshiftread' 'p_179' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 182 <SV = 181> <Delay = 0.71>
ST_182 : Operation 761 [1/1] (0.71ns)   --->   "%p_180 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 182, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 761 'memshiftread' 'p_180' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 183 <SV = 182> <Delay = 0.71>
ST_183 : Operation 762 [1/1] (0.71ns)   --->   "%p_181 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 183, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 762 'memshiftread' 'p_181' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 184 <SV = 183> <Delay = 0.71>
ST_184 : Operation 763 [1/1] (0.71ns)   --->   "%p_182 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 184, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 763 'memshiftread' 'p_182' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 185 <SV = 184> <Delay = 0.71>
ST_185 : Operation 764 [1/1] (0.71ns)   --->   "%p_183 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 185, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 764 'memshiftread' 'p_183' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 186 <SV = 185> <Delay = 0.71>
ST_186 : Operation 765 [1/1] (0.71ns)   --->   "%p_184 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 186, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 765 'memshiftread' 'p_184' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 187 <SV = 186> <Delay = 0.71>
ST_187 : Operation 766 [1/1] (0.71ns)   --->   "%p_185 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 187, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 766 'memshiftread' 'p_185' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 188 <SV = 187> <Delay = 0.71>
ST_188 : Operation 767 [1/1] (0.71ns)   --->   "%p_186 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 188, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 767 'memshiftread' 'p_186' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 189 <SV = 188> <Delay = 0.71>
ST_189 : Operation 768 [1/1] (0.71ns)   --->   "%p_187 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 189, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 768 'memshiftread' 'p_187' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 190 <SV = 189> <Delay = 0.71>
ST_190 : Operation 769 [1/1] (0.71ns)   --->   "%p_188 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 190, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 769 'memshiftread' 'p_188' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 191 <SV = 190> <Delay = 0.71>
ST_191 : Operation 770 [1/1] (0.71ns)   --->   "%p_189 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 191, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 770 'memshiftread' 'p_189' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 192 <SV = 191> <Delay = 0.71>
ST_192 : Operation 771 [1/1] (0.71ns)   --->   "%p_190 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 192, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 771 'memshiftread' 'p_190' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 193 <SV = 192> <Delay = 0.71>
ST_193 : Operation 772 [1/1] (0.71ns)   --->   "%p_191 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 193, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 772 'memshiftread' 'p_191' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 194 <SV = 193> <Delay = 0.71>
ST_194 : Operation 773 [1/1] (0.71ns)   --->   "%p_192 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 194, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 773 'memshiftread' 'p_192' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 195 <SV = 194> <Delay = 0.71>
ST_195 : Operation 774 [1/1] (0.71ns)   --->   "%p_193 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 195, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 774 'memshiftread' 'p_193' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 196 <SV = 195> <Delay = 0.71>
ST_196 : Operation 775 [1/1] (0.71ns)   --->   "%p_194 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 196, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 775 'memshiftread' 'p_194' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 197 <SV = 196> <Delay = 3.40>
ST_197 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln18_189 = sext i16 %p_192" [FIR_HLS.cpp:18]   --->   Operation 776 'sext' 'sext_ln18_189' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 777 [1/1] (0.71ns)   --->   "%p_195 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 197, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 777 'memshiftread' 'p_195' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_197 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln18_192 = sext i16 %p_195" [FIR_HLS.cpp:18]   --->   Operation 778 'sext' 'sext_ln18_192' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 779 [1/1] (1.69ns) (grouped into DSP with root node add_ln18)   --->   "%tmp305 = add i17 %sext_ln18_192, i17 %sext_ln18_189" [FIR_HLS.cpp:18]   --->   Operation 779 'add' 'tmp305' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 780 [1/1] (0.00ns) (grouped into DSP with root node add_ln18)   --->   "%tmp305_cast = sext i17 %tmp305" [FIR_HLS.cpp:18]   --->   Operation 780 'sext' 'tmp305_cast' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 781 [3/3] (0.99ns) (grouped into DSP with root node add_ln18)   --->   "%tmp306 = mul i30 %tmp305_cast, i30 7942" [FIR_HLS.cpp:18]   --->   Operation 781 'mul' 'tmp306' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 197> <Delay = 4.10>
ST_198 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln18_188 = sext i16 %p_191" [FIR_HLS.cpp:18]   --->   Operation 782 'sext' 'sext_ln18_188' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln18_190 = sext i16 %p_193" [FIR_HLS.cpp:18]   --->   Operation 783 'sext' 'sext_ln18_190' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln18_191 = sext i16 %p_194" [FIR_HLS.cpp:18]   --->   Operation 784 'sext' 'sext_ln18_191' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 785 [1/1] (0.71ns)   --->   "%p_196 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 198, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 785 'memshiftread' 'p_196' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_198 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln18_193 = sext i16 %p_196" [FIR_HLS.cpp:18]   --->   Operation 786 'sext' 'sext_ln18_193' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 787 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_1)   --->   "%tmp303 = add i17 %sext_ln18_191, i17 %sext_ln18_190" [FIR_HLS.cpp:18]   --->   Operation 787 'add' 'tmp303' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 788 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_1)   --->   "%tmp303_cast = sext i17 %tmp303" [FIR_HLS.cpp:18]   --->   Operation 788 'sext' 'tmp303_cast' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 789 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_1)   --->   "%tmp304 = mul i32 %tmp303_cast, i32 8396" [FIR_HLS.cpp:18]   --->   Operation 789 'mul' 'tmp304' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 790 [2/3] (0.99ns) (grouped into DSP with root node add_ln18)   --->   "%tmp306 = mul i30 %tmp305_cast, i30 7942" [FIR_HLS.cpp:18]   --->   Operation 790 'mul' 'tmp306' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 791 [1/1] (2.39ns) (grouped into DSP with root node tmp308)   --->   "%tmp307 = add i17 %sext_ln18_193, i17 %sext_ln18_188" [FIR_HLS.cpp:18]   --->   Operation 791 'add' 'tmp307' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 792 [1/1] (0.00ns) (grouped into DSP with root node tmp308)   --->   "%tmp307_cast = sext i17 %tmp307" [FIR_HLS.cpp:18]   --->   Operation 792 'sext' 'tmp307_cast' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 793 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp308 = mul i31 %tmp307_cast, i31 7078" [FIR_HLS.cpp:18]   --->   Operation 793 'mul' 'tmp308' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 199 <SV = 198> <Delay = 3.40>
ST_199 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %p_s" [FIR_HLS.cpp:18]   --->   Operation 794 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 795 [1/1] (2.38ns)   --->   "%FIR_accu32 = mul i26 %sext_ln18, i26 67108586" [FIR_HLS.cpp:18]   --->   Operation 795 'mul' 'FIR_accu32' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i26 %FIR_accu32" [FIR_HLS.cpp:13]   --->   Operation 796 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln18_187 = sext i16 %p_190" [FIR_HLS.cpp:18]   --->   Operation 797 'sext' 'sext_ln18_187' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 798 [1/1] (0.71ns)   --->   "%p_197 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 199, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 798 'memshiftread' 'p_197' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_199 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln18_194 = sext i16 %p_197" [FIR_HLS.cpp:18]   --->   Operation 799 'sext' 'sext_ln18_194' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 800 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_1)   --->   "%tmp304 = mul i32 %tmp303_cast, i32 8396" [FIR_HLS.cpp:18]   --->   Operation 800 'mul' 'tmp304' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 801 [1/3] (0.00ns) (grouped into DSP with root node add_ln18)   --->   "%tmp306 = mul i30 %tmp305_cast, i30 7942" [FIR_HLS.cpp:18]   --->   Operation 801 'mul' 'tmp306' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 802 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp308 = mul i31 %tmp307_cast, i31 7078" [FIR_HLS.cpp:18]   --->   Operation 802 'mul' 'tmp308' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 803 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_2)   --->   "%tmp309 = add i17 %sext_ln18_194, i17 %sext_ln18_187" [FIR_HLS.cpp:18]   --->   Operation 803 'add' 'tmp309' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 804 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_2)   --->   "%tmp309_cast = sext i17 %tmp309" [FIR_HLS.cpp:18]   --->   Operation 804 'sext' 'tmp309_cast' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 805 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_2)   --->   "%tmp310 = mul i31 %tmp309_cast, i31 5888" [FIR_HLS.cpp:18]   --->   Operation 805 'mul' 'tmp310' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 806 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18 = add i30 %sext_ln13, i30 %tmp306" [FIR_HLS.cpp:18]   --->   Operation 806 'add' 'add_ln18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 200 <SV = 199> <Delay = 4.10>
ST_200 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln18_186 = sext i16 %p_189" [FIR_HLS.cpp:18]   --->   Operation 807 'sext' 'sext_ln18_186' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 808 [1/1] (0.71ns)   --->   "%p_198 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 200, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 808 'memshiftread' 'p_198' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_200 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln18_195 = sext i16 %p_198" [FIR_HLS.cpp:18]   --->   Operation 809 'sext' 'sext_ln18_195' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 810 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_1)   --->   "%tmp304 = mul i32 %tmp303_cast, i32 8396" [FIR_HLS.cpp:18]   --->   Operation 810 'mul' 'tmp304' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 811 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp308 = mul i31 %tmp307_cast, i31 7078" [FIR_HLS.cpp:18]   --->   Operation 811 'mul' 'tmp308' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 812 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_2)   --->   "%tmp310 = mul i31 %tmp309_cast, i31 5888" [FIR_HLS.cpp:18]   --->   Operation 812 'mul' 'tmp310' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 813 [1/1] (2.39ns) (grouped into DSP with root node tmp312)   --->   "%tmp311 = add i17 %sext_ln18_195, i17 %sext_ln18_186" [FIR_HLS.cpp:18]   --->   Operation 813 'add' 'tmp311' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 814 [1/1] (0.00ns) (grouped into DSP with root node tmp312)   --->   "%tmp311_cast = sext i17 %tmp311" [FIR_HLS.cpp:18]   --->   Operation 814 'sext' 'tmp311_cast' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 815 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp312 = mul i30 %tmp311_cast, i30 4484" [FIR_HLS.cpp:18]   --->   Operation 815 'mul' 'tmp312' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 816 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18 = add i30 %sext_ln13, i30 %tmp306" [FIR_HLS.cpp:18]   --->   Operation 816 'add' 'add_ln18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln18_381 = sext i30 %add_ln18" [FIR_HLS.cpp:18]   --->   Operation 817 'sext' 'sext_ln18_381' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 818 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_1 = add i32 %sext_ln18_381, i32 %tmp304" [FIR_HLS.cpp:18]   --->   Operation 818 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 201 <SV = 200> <Delay = 3.40>
ST_201 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln18_185 = sext i16 %p_188" [FIR_HLS.cpp:18]   --->   Operation 819 'sext' 'sext_ln18_185' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 820 [1/1] (0.71ns)   --->   "%p_199 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 201, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 820 'memshiftread' 'p_199' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_201 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln18_196 = sext i16 %p_199" [FIR_HLS.cpp:18]   --->   Operation 821 'sext' 'sext_ln18_196' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 822 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp308 = mul i31 %tmp307_cast, i31 7078" [FIR_HLS.cpp:18]   --->   Operation 822 'mul' 'tmp308' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 823 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_2)   --->   "%tmp310 = mul i31 %tmp309_cast, i31 5888" [FIR_HLS.cpp:18]   --->   Operation 823 'mul' 'tmp310' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 824 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp312 = mul i30 %tmp311_cast, i30 4484" [FIR_HLS.cpp:18]   --->   Operation 824 'mul' 'tmp312' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 825 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_3)   --->   "%tmp313 = add i17 %sext_ln18_196, i17 %sext_ln18_185" [FIR_HLS.cpp:18]   --->   Operation 825 'add' 'tmp313' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 826 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_3)   --->   "%tmp313_cast = sext i17 %tmp313" [FIR_HLS.cpp:18]   --->   Operation 826 'sext' 'tmp313_cast' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 827 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_3)   --->   "%tmp314 = mul i30 %tmp313_cast, i30 2996" [FIR_HLS.cpp:18]   --->   Operation 827 'mul' 'tmp314' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 828 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_1 = add i32 %sext_ln18_381, i32 %tmp304" [FIR_HLS.cpp:18]   --->   Operation 828 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 829 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_2 = add i31 %tmp308, i31 %tmp310" [FIR_HLS.cpp:18]   --->   Operation 829 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 202 <SV = 201> <Delay = 4.10>
ST_202 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln18_184 = sext i16 %p_187" [FIR_HLS.cpp:18]   --->   Operation 830 'sext' 'sext_ln18_184' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 831 [1/1] (0.71ns)   --->   "%p_200 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 202, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 831 'memshiftread' 'p_200' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_202 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln18_197 = sext i16 %p_200" [FIR_HLS.cpp:18]   --->   Operation 832 'sext' 'sext_ln18_197' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 833 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp312 = mul i30 %tmp311_cast, i30 4484" [FIR_HLS.cpp:18]   --->   Operation 833 'mul' 'tmp312' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 834 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_3)   --->   "%tmp314 = mul i30 %tmp313_cast, i30 2996" [FIR_HLS.cpp:18]   --->   Operation 834 'mul' 'tmp314' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 835 [1/1] (2.39ns) (grouped into DSP with root node tmp316)   --->   "%tmp315 = add i17 %sext_ln18_197, i17 %sext_ln18_184" [FIR_HLS.cpp:18]   --->   Operation 835 'add' 'tmp315' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 836 [1/1] (0.00ns) (grouped into DSP with root node tmp316)   --->   "%tmp315_cast = sext i17 %tmp315" [FIR_HLS.cpp:18]   --->   Operation 836 'sext' 'tmp315_cast' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 837 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp316 = mul i28 %tmp315_cast, i28 1556" [FIR_HLS.cpp:18]   --->   Operation 837 'mul' 'tmp316' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 838 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_2 = add i31 %tmp308, i31 %tmp310" [FIR_HLS.cpp:18]   --->   Operation 838 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 203 <SV = 202> <Delay = 3.40>
ST_203 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln18_183 = sext i16 %p_186" [FIR_HLS.cpp:18]   --->   Operation 839 'sext' 'sext_ln18_183' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 840 [1/1] (0.71ns)   --->   "%p_201 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 203, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 840 'memshiftread' 'p_201' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_203 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln18_198 = sext i16 %p_201" [FIR_HLS.cpp:18]   --->   Operation 841 'sext' 'sext_ln18_198' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 842 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp312 = mul i30 %tmp311_cast, i30 4484" [FIR_HLS.cpp:18]   --->   Operation 842 'mul' 'tmp312' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 843 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_3)   --->   "%tmp314 = mul i30 %tmp313_cast, i30 2996" [FIR_HLS.cpp:18]   --->   Operation 843 'mul' 'tmp314' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 844 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp316 = mul i28 %tmp315_cast, i28 1556" [FIR_HLS.cpp:18]   --->   Operation 844 'mul' 'tmp316' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 845 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp317 = add i17 %sext_ln18_198, i17 %sext_ln18_183" [FIR_HLS.cpp:18]   --->   Operation 845 'add' 'tmp317' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 846 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp317_cast = sext i17 %tmp317" [FIR_HLS.cpp:18]   --->   Operation 846 'sext' 'tmp317_cast' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 847 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp318 = mul i27 %tmp317_cast, i27 282" [FIR_HLS.cpp:18]   --->   Operation 847 'mul' 'tmp318' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 848 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_3 = add i30 %tmp312, i30 %tmp314" [FIR_HLS.cpp:18]   --->   Operation 848 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 204 <SV = 203> <Delay = 1.37>
ST_204 : Operation 849 [1/1] (0.71ns)   --->   "%p_202 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 204, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 849 'memshiftread' 'p_202' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_204 : Operation 850 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp316 = mul i28 %tmp315_cast, i28 1556" [FIR_HLS.cpp:18]   --->   Operation 850 'mul' 'tmp316' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 851 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp318 = mul i27 %tmp317_cast, i27 282" [FIR_HLS.cpp:18]   --->   Operation 851 'mul' 'tmp318' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln18_382 = sext i31 %add_ln18_2" [FIR_HLS.cpp:18]   --->   Operation 852 'sext' 'sext_ln18_382' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 853 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_3 = add i30 %tmp312, i30 %tmp314" [FIR_HLS.cpp:18]   --->   Operation 853 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln18_383 = sext i30 %add_ln18_3" [FIR_HLS.cpp:18]   --->   Operation 854 'sext' 'sext_ln18_383' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_4 = add i32 %sext_ln18_383, i32 %sext_ln18_382" [FIR_HLS.cpp:18]   --->   Operation 855 'add' 'add_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 856 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i32 %add_ln18_4, i32 %add_ln18_1" [FIR_HLS.cpp:18]   --->   Operation 856 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 205 <SV = 204> <Delay = 4.10>
ST_205 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln18_181 = sext i16 %p_184" [FIR_HLS.cpp:18]   --->   Operation 857 'sext' 'sext_ln18_181' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 858 [1/1] (0.71ns)   --->   "%p_203 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 205, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 858 'memshiftread' 'p_203' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_205 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln18_200 = sext i16 %p_203" [FIR_HLS.cpp:18]   --->   Operation 859 'sext' 'sext_ln18_200' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 860 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp316 = mul i28 %tmp315_cast, i28 1556" [FIR_HLS.cpp:18]   --->   Operation 860 'mul' 'tmp316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 861 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp318 = mul i27 %tmp317_cast, i27 282" [FIR_HLS.cpp:18]   --->   Operation 861 'mul' 'tmp318' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 862 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_6)   --->   "%tmp318_cast = sext i27 %tmp318" [FIR_HLS.cpp:18]   --->   Operation 862 'sext' 'tmp318_cast' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 863 [1/1] (2.39ns) (grouped into DSP with root node tmp322)   --->   "%tmp321 = add i17 %sext_ln18_200, i17 %sext_ln18_181" [FIR_HLS.cpp:18]   --->   Operation 863 'add' 'tmp321' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 864 [1/1] (0.00ns) (grouped into DSP with root node tmp322)   --->   "%tmp321_cast = sext i17 %tmp321" [FIR_HLS.cpp:18]   --->   Operation 864 'sext' 'tmp321_cast' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 865 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp322 = mul i29 %tmp321_cast, i29 536869486" [FIR_HLS.cpp:18]   --->   Operation 865 'mul' 'tmp322' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_6 = add i28 %tmp316, i28 %tmp318_cast" [FIR_HLS.cpp:18]   --->   Operation 866 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 206 <SV = 205> <Delay = 4.10>
ST_206 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln18_180 = sext i16 %p_183" [FIR_HLS.cpp:18]   --->   Operation 867 'sext' 'sext_ln18_180' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln18_182 = sext i16 %p_185" [FIR_HLS.cpp:18]   --->   Operation 868 'sext' 'sext_ln18_182' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln18_199 = sext i16 %p_202" [FIR_HLS.cpp:18]   --->   Operation 869 'sext' 'sext_ln18_199' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 870 [1/1] (0.71ns)   --->   "%p_204 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 206, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 870 'memshiftread' 'p_204' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_206 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln18_201 = sext i16 %p_204" [FIR_HLS.cpp:18]   --->   Operation 871 'sext' 'sext_ln18_201' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 872 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp319 = add i17 %sext_ln18_199, i17 %sext_ln18_182" [FIR_HLS.cpp:18]   --->   Operation 872 'add' 'tmp319' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 873 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp319_cast = sext i17 %tmp319" [FIR_HLS.cpp:18]   --->   Operation 873 'sext' 'tmp319_cast' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 874 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp320 = mul i28 %tmp319_cast, i28 268434724" [FIR_HLS.cpp:18]   --->   Operation 874 'mul' 'tmp320' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 875 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp322 = mul i29 %tmp321_cast, i29 536869486" [FIR_HLS.cpp:18]   --->   Operation 875 'mul' 'tmp322' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 876 [1/1] (2.39ns) (grouped into DSP with root node tmp324)   --->   "%tmp323 = add i17 %sext_ln18_201, i17 %sext_ln18_180" [FIR_HLS.cpp:18]   --->   Operation 876 'add' 'tmp323' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 877 [1/1] (0.00ns) (grouped into DSP with root node tmp324)   --->   "%tmp323_cast = sext i17 %tmp323" [FIR_HLS.cpp:18]   --->   Operation 877 'sext' 'tmp323_cast' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 878 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp324 = mul i29 %tmp323_cast, i29 536869134" [FIR_HLS.cpp:18]   --->   Operation 878 'mul' 'tmp324' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 879 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_6 = add i28 %tmp316, i28 %tmp318_cast" [FIR_HLS.cpp:18]   --->   Operation 879 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 207 <SV = 206> <Delay = 3.40>
ST_207 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln18_179 = sext i16 %p_182" [FIR_HLS.cpp:18]   --->   Operation 880 'sext' 'sext_ln18_179' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 881 [1/1] (0.71ns)   --->   "%p_205 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 207, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 881 'memshiftread' 'p_205' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_207 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln18_202 = sext i16 %p_205" [FIR_HLS.cpp:18]   --->   Operation 882 'sext' 'sext_ln18_202' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 883 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp320 = mul i28 %tmp319_cast, i28 268434724" [FIR_HLS.cpp:18]   --->   Operation 883 'mul' 'tmp320' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 884 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp322 = mul i29 %tmp321_cast, i29 536869486" [FIR_HLS.cpp:18]   --->   Operation 884 'mul' 'tmp322' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 885 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp324 = mul i29 %tmp323_cast, i29 536869134" [FIR_HLS.cpp:18]   --->   Operation 885 'mul' 'tmp324' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 886 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_9)   --->   "%tmp325 = add i17 %sext_ln18_202, i17 %sext_ln18_179" [FIR_HLS.cpp:18]   --->   Operation 886 'add' 'tmp325' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 887 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_9)   --->   "%tmp325_cast = sext i17 %tmp325" [FIR_HLS.cpp:18]   --->   Operation 887 'sext' 'tmp325_cast' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 888 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_9)   --->   "%tmp326 = mul i29 %tmp325_cast, i29 536869106" [FIR_HLS.cpp:18]   --->   Operation 888 'mul' 'tmp326' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 208 <SV = 207> <Delay = 4.10>
ST_208 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln18_178 = sext i16 %p_181" [FIR_HLS.cpp:18]   --->   Operation 889 'sext' 'sext_ln18_178' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 890 [1/1] (0.71ns)   --->   "%p_206 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 208, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 890 'memshiftread' 'p_206' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_208 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln18_203 = sext i16 %p_206" [FIR_HLS.cpp:18]   --->   Operation 891 'sext' 'sext_ln18_203' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 892 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp320 = mul i28 %tmp319_cast, i28 268434724" [FIR_HLS.cpp:18]   --->   Operation 892 'mul' 'tmp320' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 893 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_7)   --->   "%tmp320_cast = sext i28 %tmp320" [FIR_HLS.cpp:18]   --->   Operation 893 'sext' 'tmp320_cast' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 894 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp322 = mul i29 %tmp321_cast, i29 536869486" [FIR_HLS.cpp:18]   --->   Operation 894 'mul' 'tmp322' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 895 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp324 = mul i29 %tmp323_cast, i29 536869134" [FIR_HLS.cpp:18]   --->   Operation 895 'mul' 'tmp324' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 896 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_9)   --->   "%tmp326 = mul i29 %tmp325_cast, i29 536869106" [FIR_HLS.cpp:18]   --->   Operation 896 'mul' 'tmp326' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 897 [1/1] (2.39ns) (grouped into DSP with root node tmp328)   --->   "%tmp327 = add i17 %sext_ln18_203, i17 %sext_ln18_178" [FIR_HLS.cpp:18]   --->   Operation 897 'add' 'tmp327' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 898 [1/1] (0.00ns) (grouped into DSP with root node tmp328)   --->   "%tmp327_cast = sext i17 %tmp327" [FIR_HLS.cpp:18]   --->   Operation 898 'sext' 'tmp327_cast' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 899 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp328 = mul i29 %tmp327_cast, i29 536869352" [FIR_HLS.cpp:18]   --->   Operation 899 'mul' 'tmp328' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 900 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_7 = add i29 %tmp320_cast, i29 %tmp322" [FIR_HLS.cpp:18]   --->   Operation 900 'add' 'add_ln18_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 209 <SV = 208> <Delay = 3.40>
ST_209 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln18_177 = sext i16 %p_180" [FIR_HLS.cpp:18]   --->   Operation 901 'sext' 'sext_ln18_177' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 902 [1/1] (0.71ns)   --->   "%p_207 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 209, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 902 'memshiftread' 'p_207' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_209 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln18_204 = sext i16 %p_207" [FIR_HLS.cpp:18]   --->   Operation 903 'sext' 'sext_ln18_204' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 904 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp324 = mul i29 %tmp323_cast, i29 536869134" [FIR_HLS.cpp:18]   --->   Operation 904 'mul' 'tmp324' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 905 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_9)   --->   "%tmp326 = mul i29 %tmp325_cast, i29 536869106" [FIR_HLS.cpp:18]   --->   Operation 905 'mul' 'tmp326' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 906 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp328 = mul i29 %tmp327_cast, i29 536869352" [FIR_HLS.cpp:18]   --->   Operation 906 'mul' 'tmp328' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 907 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_10)   --->   "%tmp329 = add i17 %sext_ln18_204, i17 %sext_ln18_177" [FIR_HLS.cpp:18]   --->   Operation 907 'add' 'tmp329' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 908 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_10)   --->   "%tmp329_cast = sext i17 %tmp329" [FIR_HLS.cpp:18]   --->   Operation 908 'sext' 'tmp329_cast' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 909 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_10)   --->   "%tmp330 = mul i29 %tmp329_cast, i29 536869796" [FIR_HLS.cpp:18]   --->   Operation 909 'mul' 'tmp330' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln18_384 = sext i28 %add_ln18_6" [FIR_HLS.cpp:18]   --->   Operation 910 'sext' 'sext_ln18_384' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 911 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_7 = add i29 %tmp320_cast, i29 %tmp322" [FIR_HLS.cpp:18]   --->   Operation 911 'add' 'add_ln18_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 912 [1/1] (0.98ns)   --->   "%add_ln18_8 = add i29 %add_ln18_7, i29 %sext_ln18_384" [FIR_HLS.cpp:18]   --->   Operation 912 'add' 'add_ln18_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 913 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_9 = add i29 %tmp324, i29 %tmp326" [FIR_HLS.cpp:18]   --->   Operation 913 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 210 <SV = 209> <Delay = 0.99>
ST_210 : Operation 914 [1/1] (0.71ns)   --->   "%p_208 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 210, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 914 'memshiftread' 'p_208' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_210 : Operation 915 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp328 = mul i29 %tmp327_cast, i29 536869352" [FIR_HLS.cpp:18]   --->   Operation 915 'mul' 'tmp328' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 916 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_10)   --->   "%tmp330 = mul i29 %tmp329_cast, i29 536869796" [FIR_HLS.cpp:18]   --->   Operation 916 'mul' 'tmp330' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 917 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_9 = add i29 %tmp324, i29 %tmp326" [FIR_HLS.cpp:18]   --->   Operation 917 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 211 <SV = 210> <Delay = 1.57>
ST_211 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln18_175 = sext i16 %p_178" [FIR_HLS.cpp:18]   --->   Operation 918 'sext' 'sext_ln18_175' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 919 [1/1] (0.71ns)   --->   "%p_209 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 211, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 919 'memshiftread' 'p_209' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_211 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln18_206 = sext i16 %p_209" [FIR_HLS.cpp:18]   --->   Operation 920 'sext' 'sext_ln18_206' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 921 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp328 = mul i29 %tmp327_cast, i29 536869352" [FIR_HLS.cpp:18]   --->   Operation 921 'mul' 'tmp328' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 922 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_10)   --->   "%tmp330 = mul i29 %tmp329_cast, i29 536869796" [FIR_HLS.cpp:18]   --->   Operation 922 'mul' 'tmp330' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 923 [1/1] (0.85ns)   --->   "%tmp333 = add i17 %sext_ln18_206, i17 %sext_ln18_175" [FIR_HLS.cpp:18]   --->   Operation 923 'add' 'tmp333' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 924 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_10 = add i29 %tmp328, i29 %tmp330" [FIR_HLS.cpp:18]   --->   Operation 924 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 212 <SV = 211> <Delay = 3.40>
ST_212 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln18_174 = sext i16 %p_177" [FIR_HLS.cpp:18]   --->   Operation 925 'sext' 'sext_ln18_174' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 926 [1/1] (0.71ns)   --->   "%p_210 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 212, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 926 'memshiftread' 'p_210' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_212 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln18_207 = sext i16 %p_210" [FIR_HLS.cpp:18]   --->   Operation 927 'sext' 'sext_ln18_207' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 928 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_14)   --->   "%tmp335 = add i17 %sext_ln18_207, i17 %sext_ln18_174" [FIR_HLS.cpp:18]   --->   Operation 928 'add' 'tmp335' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 929 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_14)   --->   "%tmp335_cast = sext i17 %tmp335" [FIR_HLS.cpp:18]   --->   Operation 929 'sext' 'tmp335_cast' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 930 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_14)   --->   "%tmp336 = mul i26 %tmp335_cast, i26 492" [FIR_HLS.cpp:18]   --->   Operation 930 'mul' 'tmp336' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln18_385 = sext i29 %add_ln18_8" [FIR_HLS.cpp:18]   --->   Operation 931 'sext' 'sext_ln18_385' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln18_386 = sext i29 %add_ln18_9" [FIR_HLS.cpp:18]   --->   Operation 932 'sext' 'sext_ln18_386' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 933 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_10 = add i29 %tmp328, i29 %tmp330" [FIR_HLS.cpp:18]   --->   Operation 933 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln18_387 = sext i29 %add_ln18_10" [FIR_HLS.cpp:18]   --->   Operation 934 'sext' 'sext_ln18_387' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 935 [1/1] (0.98ns)   --->   "%add_ln18_11 = add i30 %sext_ln18_387, i30 %sext_ln18_386" [FIR_HLS.cpp:18]   --->   Operation 935 'add' 'add_ln18_11' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln18_388 = sext i30 %add_ln18_11" [FIR_HLS.cpp:18]   --->   Operation 936 'sext' 'sext_ln18_388' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 937 [1/1] (0.99ns)   --->   "%add_ln18_12 = add i31 %sext_ln18_388, i31 %sext_ln18_385" [FIR_HLS.cpp:18]   --->   Operation 937 'add' 'add_ln18_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 4.10>
ST_213 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln18_173 = sext i16 %p_176" [FIR_HLS.cpp:18]   --->   Operation 938 'sext' 'sext_ln18_173' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln18_176 = sext i16 %p_179" [FIR_HLS.cpp:18]   --->   Operation 939 'sext' 'sext_ln18_176' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln18_205 = sext i16 %p_208" [FIR_HLS.cpp:18]   --->   Operation 940 'sext' 'sext_ln18_205' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 941 [1/1] (0.71ns)   --->   "%p_211 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 213, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 941 'memshiftread' 'p_211' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_213 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln18_208 = sext i16 %p_211" [FIR_HLS.cpp:18]   --->   Operation 942 'sext' 'sext_ln18_208' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 943 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_15)   --->   "%tmp331 = add i17 %sext_ln18_205, i17 %sext_ln18_176" [FIR_HLS.cpp:18]   --->   Operation 943 'add' 'tmp331' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 944 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_15)   --->   "%tmp331_cast = sext i17 %tmp331" [FIR_HLS.cpp:18]   --->   Operation 944 'sext' 'tmp331_cast' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 945 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_15)   --->   "%tmp332 = mul i28 %tmp331_cast, i28 268434890" [FIR_HLS.cpp:18]   --->   Operation 945 'mul' 'tmp332' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 946 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_14)   --->   "%tmp336 = mul i26 %tmp335_cast, i26 492" [FIR_HLS.cpp:18]   --->   Operation 946 'mul' 'tmp336' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 947 [1/1] (2.39ns) (grouped into DSP with root node tmp338)   --->   "%tmp337 = add i17 %sext_ln18_208, i17 %sext_ln18_173" [FIR_HLS.cpp:18]   --->   Operation 947 'add' 'tmp337' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 948 [1/1] (0.00ns) (grouped into DSP with root node tmp338)   --->   "%tmp337_cast = sext i17 %tmp337" [FIR_HLS.cpp:18]   --->   Operation 948 'sext' 'tmp337_cast' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 949 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp338 = mul i28 %tmp337_cast, i28 854" [FIR_HLS.cpp:18]   --->   Operation 949 'mul' 'tmp338' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 214 <SV = 213> <Delay = 3.40>
ST_214 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln18_172 = sext i16 %p_175" [FIR_HLS.cpp:18]   --->   Operation 950 'sext' 'sext_ln18_172' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 951 [1/1] (0.71ns)   --->   "%p_212 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 214, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 951 'memshiftread' 'p_212' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_214 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln18_209 = sext i16 %p_212" [FIR_HLS.cpp:18]   --->   Operation 952 'sext' 'sext_ln18_209' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 953 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_15)   --->   "%tmp332 = mul i28 %tmp331_cast, i28 268434890" [FIR_HLS.cpp:18]   --->   Operation 953 'mul' 'tmp332' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp333, i2 0" [FIR_HLS.cpp:18]   --->   Operation 954 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 955 [1/1] (0.00ns)   --->   "%p_shl928 = sext i19 %tmp_45" [FIR_HLS.cpp:18]   --->   Operation 955 'sext' 'p_shl928' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 956 [1/1] (0.88ns)   --->   "%tmp334 = sub i20 0, i20 %p_shl928" [FIR_HLS.cpp:18]   --->   Operation 956 'sub' 'tmp334' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 957 [1/1] (0.00ns)   --->   "%tmp334_cast = sext i20 %tmp334" [FIR_HLS.cpp:18]   --->   Operation 957 'sext' 'tmp334_cast' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 958 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_14)   --->   "%tmp336 = mul i26 %tmp335_cast, i26 492" [FIR_HLS.cpp:18]   --->   Operation 958 'mul' 'tmp336' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 959 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp338 = mul i28 %tmp337_cast, i28 854" [FIR_HLS.cpp:18]   --->   Operation 959 'mul' 'tmp338' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 960 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_16)   --->   "%tmp339 = add i17 %sext_ln18_209, i17 %sext_ln18_172" [FIR_HLS.cpp:18]   --->   Operation 960 'add' 'tmp339' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 961 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_16)   --->   "%tmp339_cast = sext i17 %tmp339" [FIR_HLS.cpp:18]   --->   Operation 961 'sext' 'tmp339_cast' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 962 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_16)   --->   "%tmp340 = mul i28 %tmp339_cast, i28 1046" [FIR_HLS.cpp:18]   --->   Operation 962 'mul' 'tmp340' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 963 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_14 = add i26 %tmp334_cast, i26 %tmp336" [FIR_HLS.cpp:18]   --->   Operation 963 'add' 'add_ln18_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 214> <Delay = 1.57>
ST_215 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln18_171 = sext i16 %p_174" [FIR_HLS.cpp:18]   --->   Operation 964 'sext' 'sext_ln18_171' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 965 [1/1] (0.71ns)   --->   "%p_213 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 215, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 965 'memshiftread' 'p_213' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_215 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln18_210 = sext i16 %p_213" [FIR_HLS.cpp:18]   --->   Operation 966 'sext' 'sext_ln18_210' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 967 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_15)   --->   "%tmp332 = mul i28 %tmp331_cast, i28 268434890" [FIR_HLS.cpp:18]   --->   Operation 967 'mul' 'tmp332' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 968 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp338 = mul i28 %tmp337_cast, i28 854" [FIR_HLS.cpp:18]   --->   Operation 968 'mul' 'tmp338' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 969 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_16)   --->   "%tmp340 = mul i28 %tmp339_cast, i28 1046" [FIR_HLS.cpp:18]   --->   Operation 969 'mul' 'tmp340' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 970 [1/1] (0.85ns)   --->   "%tmp341 = add i17 %sext_ln18_210, i17 %sext_ln18_171" [FIR_HLS.cpp:18]   --->   Operation 970 'add' 'tmp341' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 971 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_14 = add i26 %tmp334_cast, i26 %tmp336" [FIR_HLS.cpp:18]   --->   Operation 971 'add' 'add_ln18_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln18_390 = sext i26 %add_ln18_14" [FIR_HLS.cpp:18]   --->   Operation 972 'sext' 'sext_ln18_390' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 973 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_15 = add i28 %sext_ln18_390, i28 %tmp332" [FIR_HLS.cpp:18]   --->   Operation 973 'add' 'add_ln18_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 216 <SV = 215> <Delay = 3.40>
ST_216 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln18_170 = sext i16 %p_173" [FIR_HLS.cpp:18]   --->   Operation 974 'sext' 'sext_ln18_170' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 975 [1/1] (0.71ns)   --->   "%p_214 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 216, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 975 'memshiftread' 'p_214' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_216 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln18_211 = sext i16 %p_214" [FIR_HLS.cpp:18]   --->   Operation 976 'sext' 'sext_ln18_211' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 977 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp338 = mul i28 %tmp337_cast, i28 854" [FIR_HLS.cpp:18]   --->   Operation 977 'mul' 'tmp338' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 978 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_16)   --->   "%tmp340 = mul i28 %tmp339_cast, i28 1046" [FIR_HLS.cpp:18]   --->   Operation 978 'mul' 'tmp340' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 979 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_17)   --->   "%tmp343 = add i17 %sext_ln18_211, i17 %sext_ln18_170" [FIR_HLS.cpp:18]   --->   Operation 979 'add' 'tmp343' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 980 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_17)   --->   "%tmp343_cast = sext i17 %tmp343" [FIR_HLS.cpp:18]   --->   Operation 980 'sext' 'tmp343_cast' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 981 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_17)   --->   "%tmp344 = mul i28 %tmp343_cast, i28 902" [FIR_HLS.cpp:18]   --->   Operation 981 'mul' 'tmp344' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 982 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_15 = add i28 %sext_ln18_390, i28 %tmp332" [FIR_HLS.cpp:18]   --->   Operation 982 'add' 'add_ln18_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 983 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_16 = add i28 %tmp338, i28 %tmp340" [FIR_HLS.cpp:18]   --->   Operation 983 'add' 'add_ln18_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 217 <SV = 216> <Delay = 4.10>
ST_217 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln18_169 = sext i16 %p_172" [FIR_HLS.cpp:18]   --->   Operation 984 'sext' 'sext_ln18_169' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 985 [1/1] (0.71ns)   --->   "%p_215 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 217, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 985 'memshiftread' 'p_215' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_217 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln18_212 = sext i16 %p_215" [FIR_HLS.cpp:18]   --->   Operation 986 'sext' 'sext_ln18_212' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 987 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_17)   --->   "%tmp344 = mul i28 %tmp343_cast, i28 902" [FIR_HLS.cpp:18]   --->   Operation 987 'mul' 'tmp344' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 988 [1/1] (2.39ns) (grouped into DSP with root node tmp346)   --->   "%tmp345 = add i17 %sext_ln18_212, i17 %sext_ln18_169" [FIR_HLS.cpp:18]   --->   Operation 988 'add' 'tmp345' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 989 [1/1] (0.00ns) (grouped into DSP with root node tmp346)   --->   "%tmp345_cast = sext i17 %tmp345" [FIR_HLS.cpp:18]   --->   Operation 989 'sext' 'tmp345_cast' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 990 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp346 = mul i27 %tmp345_cast, i27 624" [FIR_HLS.cpp:18]   --->   Operation 990 'mul' 'tmp346' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 991 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_16 = add i28 %tmp338, i28 %tmp340" [FIR_HLS.cpp:18]   --->   Operation 991 'add' 'add_ln18_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 218 <SV = 217> <Delay = 3.40>
ST_218 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln18_168 = sext i16 %p_171" [FIR_HLS.cpp:18]   --->   Operation 992 'sext' 'sext_ln18_168' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 993 [1/1] (0.71ns)   --->   "%p_216 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 218, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 993 'memshiftread' 'p_216' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_218 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln18_213 = sext i16 %p_216" [FIR_HLS.cpp:18]   --->   Operation 994 'sext' 'sext_ln18_213' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %tmp341, i10 0" [FIR_HLS.cpp:18]   --->   Operation 995 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 996 [1/1] (0.00ns)   --->   "%p_shl926 = sext i27 %tmp_46" [FIR_HLS.cpp:18]   --->   Operation 996 'sext' 'p_shl926' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp341, i5 0" [FIR_HLS.cpp:18]   --->   Operation 997 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 998 [1/1] (0.00ns)   --->   "%p_shl927 = sext i22 %tmp_47" [FIR_HLS.cpp:18]   --->   Operation 998 'sext' 'p_shl927' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 999 [1/1] (0.96ns)   --->   "%tmp342 = add i28 %p_shl926, i28 %p_shl927" [FIR_HLS.cpp:18]   --->   Operation 999 'add' 'tmp342' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1000 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_17)   --->   "%tmp344 = mul i28 %tmp343_cast, i28 902" [FIR_HLS.cpp:18]   --->   Operation 1000 'mul' 'tmp344' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 1001 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp346 = mul i27 %tmp345_cast, i27 624" [FIR_HLS.cpp:18]   --->   Operation 1001 'mul' 'tmp346' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 1002 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_20)   --->   "%tmp347 = add i17 %sext_ln18_213, i17 %sext_ln18_168" [FIR_HLS.cpp:18]   --->   Operation 1002 'add' 'tmp347' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 1003 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_20)   --->   "%tmp347_cast = sext i17 %tmp347" [FIR_HLS.cpp:18]   --->   Operation 1003 'sext' 'tmp347_cast' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1004 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_20)   --->   "%tmp348 = mul i27 %tmp347_cast, i27 274" [FIR_HLS.cpp:18]   --->   Operation 1004 'mul' 'tmp348' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 1005 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_17 = add i28 %tmp342, i28 %tmp344" [FIR_HLS.cpp:18]   --->   Operation 1005 'add' 'add_ln18_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 219 <SV = 218> <Delay = 2.60>
ST_219 : Operation 1006 [1/1] (0.71ns)   --->   "%p_217 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 219, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1006 'memshiftread' 'p_217' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_219 : Operation 1007 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp346 = mul i27 %tmp345_cast, i27 624" [FIR_HLS.cpp:18]   --->   Operation 1007 'mul' 'tmp346' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 1008 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_20)   --->   "%tmp348 = mul i27 %tmp347_cast, i27 274" [FIR_HLS.cpp:18]   --->   Operation 1008 'mul' 'tmp348' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln18_391 = sext i28 %add_ln18_15" [FIR_HLS.cpp:18]   --->   Operation 1009 'sext' 'sext_ln18_391' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln18_392 = sext i28 %add_ln18_16" [FIR_HLS.cpp:18]   --->   Operation 1010 'sext' 'sext_ln18_392' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1011 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_17 = add i28 %tmp342, i28 %tmp344" [FIR_HLS.cpp:18]   --->   Operation 1011 'add' 'add_ln18_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln18_393 = sext i28 %add_ln18_17" [FIR_HLS.cpp:18]   --->   Operation 1012 'sext' 'sext_ln18_393' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1013 [1/1] (0.97ns)   --->   "%add_ln18_18 = add i29 %sext_ln18_393, i29 %sext_ln18_392" [FIR_HLS.cpp:18]   --->   Operation 1013 'add' 'add_ln18_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln18_394 = sext i29 %add_ln18_18" [FIR_HLS.cpp:18]   --->   Operation 1014 'sext' 'sext_ln18_394' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1015 [1/1] (0.98ns)   --->   "%add_ln18_19 = add i30 %sext_ln18_394, i30 %sext_ln18_391" [FIR_HLS.cpp:18]   --->   Operation 1015 'add' 'add_ln18_19' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 0.71>
ST_220 : Operation 1016 [1/1] (0.71ns)   --->   "%p_218 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 220, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1016 'memshiftread' 'p_218' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_220 : Operation 1017 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp346 = mul i27 %tmp345_cast, i27 624" [FIR_HLS.cpp:18]   --->   Operation 1017 'mul' 'tmp346' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 1018 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_20)   --->   "%tmp348 = mul i27 %tmp347_cast, i27 274" [FIR_HLS.cpp:18]   --->   Operation 1018 'mul' 'tmp348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 1019 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_20 = add i27 %tmp346, i27 %tmp348" [FIR_HLS.cpp:18]   --->   Operation 1019 'add' 'add_ln18_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 221 <SV = 220> <Delay = 4.10>
ST_221 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln18_165 = sext i16 %p_168" [FIR_HLS.cpp:18]   --->   Operation 1020 'sext' 'sext_ln18_165' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1021 [1/1] (0.71ns)   --->   "%p_219 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 221, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1021 'memshiftread' 'p_219' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_221 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln18_216 = sext i16 %p_219" [FIR_HLS.cpp:18]   --->   Operation 1022 'sext' 'sext_ln18_216' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1023 [1/1] (2.39ns) (grouped into DSP with root node tmp352)   --->   "%tmp351 = add i17 %sext_ln18_216, i17 %sext_ln18_165" [FIR_HLS.cpp:18]   --->   Operation 1023 'add' 'tmp351' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 1024 [1/1] (0.00ns) (grouped into DSP with root node tmp352)   --->   "%tmp351_cast = sext i17 %tmp351" [FIR_HLS.cpp:18]   --->   Operation 1024 'sext' 'tmp351_cast' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1025 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp352 = mul i28 %tmp351_cast, i28 268434822" [FIR_HLS.cpp:18]   --->   Operation 1025 'mul' 'tmp352' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 1026 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_20 = add i27 %tmp346, i27 %tmp348" [FIR_HLS.cpp:18]   --->   Operation 1026 'add' 'add_ln18_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 222 <SV = 221> <Delay = 4.10>
ST_222 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln18_164 = sext i16 %p_167" [FIR_HLS.cpp:18]   --->   Operation 1027 'sext' 'sext_ln18_164' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln18_166 = sext i16 %p_169" [FIR_HLS.cpp:18]   --->   Operation 1028 'sext' 'sext_ln18_166' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln18_215 = sext i16 %p_218" [FIR_HLS.cpp:18]   --->   Operation 1029 'sext' 'sext_ln18_215' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1030 [1/1] (0.71ns)   --->   "%p_220 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 222, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1030 'memshiftread' 'p_220' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_222 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln18_217 = sext i16 %p_220" [FIR_HLS.cpp:18]   --->   Operation 1031 'sext' 'sext_ln18_217' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1032 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp349 = add i17 %sext_ln18_215, i17 %sext_ln18_166" [FIR_HLS.cpp:18]   --->   Operation 1032 'add' 'tmp349' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 1033 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp349_cast = sext i17 %tmp349" [FIR_HLS.cpp:18]   --->   Operation 1033 'sext' 'tmp349_cast' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1034 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp350 = mul i27 %tmp349_cast, i27 134217322" [FIR_HLS.cpp:18]   --->   Operation 1034 'mul' 'tmp350' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 1035 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp352 = mul i28 %tmp351_cast, i28 268434822" [FIR_HLS.cpp:18]   --->   Operation 1035 'mul' 'tmp352' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 1036 [1/1] (2.39ns) (grouped into DSP with root node tmp354)   --->   "%tmp353 = add i17 %sext_ln18_217, i17 %sext_ln18_164" [FIR_HLS.cpp:18]   --->   Operation 1036 'add' 'tmp353' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 1037 [1/1] (0.00ns) (grouped into DSP with root node tmp354)   --->   "%tmp353_cast = sext i17 %tmp353" [FIR_HLS.cpp:18]   --->   Operation 1037 'sext' 'tmp353_cast' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1038 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp354 = mul i28 %tmp353_cast, i28 268434708" [FIR_HLS.cpp:18]   --->   Operation 1038 'mul' 'tmp354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 223 <SV = 222> <Delay = 3.40>
ST_223 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln18_163 = sext i16 %p_166" [FIR_HLS.cpp:18]   --->   Operation 1039 'sext' 'sext_ln18_163' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1040 [1/1] (0.71ns)   --->   "%p_221 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 223, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1040 'memshiftread' 'p_221' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_223 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln18_218 = sext i16 %p_221" [FIR_HLS.cpp:18]   --->   Operation 1041 'sext' 'sext_ln18_218' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1042 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp350 = mul i27 %tmp349_cast, i27 134217322" [FIR_HLS.cpp:18]   --->   Operation 1042 'mul' 'tmp350' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 1043 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp352 = mul i28 %tmp351_cast, i28 268434822" [FIR_HLS.cpp:18]   --->   Operation 1043 'mul' 'tmp352' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 1044 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp354 = mul i28 %tmp353_cast, i28 268434708" [FIR_HLS.cpp:18]   --->   Operation 1044 'mul' 'tmp354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 1045 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_23)   --->   "%tmp355 = add i17 %sext_ln18_218, i17 %sext_ln18_163" [FIR_HLS.cpp:18]   --->   Operation 1045 'add' 'tmp355' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 1046 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_23)   --->   "%tmp355_cast = sext i17 %tmp355" [FIR_HLS.cpp:18]   --->   Operation 1046 'sext' 'tmp355_cast' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1047 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_23)   --->   "%tmp356 = mul i28 %tmp355_cast, i28 268434722" [FIR_HLS.cpp:18]   --->   Operation 1047 'mul' 'tmp356' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 224 <SV = 223> <Delay = 4.10>
ST_224 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln18_162 = sext i16 %p_165" [FIR_HLS.cpp:18]   --->   Operation 1048 'sext' 'sext_ln18_162' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1049 [1/1] (0.71ns)   --->   "%p_222 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 224, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1049 'memshiftread' 'p_222' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_224 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln18_219 = sext i16 %p_222" [FIR_HLS.cpp:18]   --->   Operation 1050 'sext' 'sext_ln18_219' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp350 = mul i27 %tmp349_cast, i27 134217322" [FIR_HLS.cpp:18]   --->   Operation 1051 'mul' 'tmp350' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1052 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_21)   --->   "%tmp350_cast = sext i27 %tmp350" [FIR_HLS.cpp:18]   --->   Operation 1052 'sext' 'tmp350_cast' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1053 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp352 = mul i28 %tmp351_cast, i28 268434822" [FIR_HLS.cpp:18]   --->   Operation 1053 'mul' 'tmp352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1054 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp354 = mul i28 %tmp353_cast, i28 268434708" [FIR_HLS.cpp:18]   --->   Operation 1054 'mul' 'tmp354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1055 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_23)   --->   "%tmp356 = mul i28 %tmp355_cast, i28 268434722" [FIR_HLS.cpp:18]   --->   Operation 1055 'mul' 'tmp356' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1056 [1/1] (2.39ns) (grouped into DSP with root node tmp358)   --->   "%tmp357 = add i17 %sext_ln18_219, i17 %sext_ln18_162" [FIR_HLS.cpp:18]   --->   Operation 1056 'add' 'tmp357' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1057 [1/1] (0.00ns) (grouped into DSP with root node tmp358)   --->   "%tmp357_cast = sext i17 %tmp357" [FIR_HLS.cpp:18]   --->   Operation 1057 'sext' 'tmp357_cast' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1058 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp358 = mul i27 %tmp357_cast, i27 134217120" [FIR_HLS.cpp:18]   --->   Operation 1058 'mul' 'tmp358' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 1059 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_21 = add i28 %tmp350_cast, i28 %tmp352" [FIR_HLS.cpp:18]   --->   Operation 1059 'add' 'add_ln18_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 225 <SV = 224> <Delay = 3.40>
ST_225 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln18_161 = sext i16 %p_164" [FIR_HLS.cpp:18]   --->   Operation 1060 'sext' 'sext_ln18_161' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1061 [1/1] (0.71ns)   --->   "%p_223 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 225, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1061 'memshiftread' 'p_223' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_225 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln18_220 = sext i16 %p_223" [FIR_HLS.cpp:18]   --->   Operation 1062 'sext' 'sext_ln18_220' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1063 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp354 = mul i28 %tmp353_cast, i28 268434708" [FIR_HLS.cpp:18]   --->   Operation 1063 'mul' 'tmp354' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1064 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_23)   --->   "%tmp356 = mul i28 %tmp355_cast, i28 268434722" [FIR_HLS.cpp:18]   --->   Operation 1064 'mul' 'tmp356' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1065 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp358 = mul i27 %tmp357_cast, i27 134217120" [FIR_HLS.cpp:18]   --->   Operation 1065 'mul' 'tmp358' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1066 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_24)   --->   "%tmp359 = add i17 %sext_ln18_220, i17 %sext_ln18_161" [FIR_HLS.cpp:18]   --->   Operation 1066 'add' 'tmp359' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1067 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_24)   --->   "%tmp359_cast = sext i17 %tmp359" [FIR_HLS.cpp:18]   --->   Operation 1067 'sext' 'tmp359_cast' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1068 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_24)   --->   "%tmp360 = mul i27 %tmp359_cast, i27 134217332" [FIR_HLS.cpp:18]   --->   Operation 1068 'mul' 'tmp360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln18_396 = sext i27 %add_ln18_20" [FIR_HLS.cpp:18]   --->   Operation 1069 'sext' 'sext_ln18_396' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1070 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_21 = add i28 %tmp350_cast, i28 %tmp352" [FIR_HLS.cpp:18]   --->   Operation 1070 'add' 'add_ln18_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 1071 [1/1] (0.97ns)   --->   "%add_ln18_22 = add i28 %add_ln18_21, i28 %sext_ln18_396" [FIR_HLS.cpp:18]   --->   Operation 1071 'add' 'add_ln18_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1072 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_23 = add i28 %tmp354, i28 %tmp356" [FIR_HLS.cpp:18]   --->   Operation 1072 'add' 'add_ln18_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 226 <SV = 225> <Delay = 1.57>
ST_226 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln18_160 = sext i16 %p_163" [FIR_HLS.cpp:18]   --->   Operation 1073 'sext' 'sext_ln18_160' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1074 [1/1] (0.71ns)   --->   "%p_224 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 226, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1074 'memshiftread' 'p_224' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_226 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln18_221 = sext i16 %p_224" [FIR_HLS.cpp:18]   --->   Operation 1075 'sext' 'sext_ln18_221' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1076 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp358 = mul i27 %tmp357_cast, i27 134217120" [FIR_HLS.cpp:18]   --->   Operation 1076 'mul' 'tmp358' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 1077 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_24)   --->   "%tmp360 = mul i27 %tmp359_cast, i27 134217332" [FIR_HLS.cpp:18]   --->   Operation 1077 'mul' 'tmp360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 1078 [1/1] (0.85ns)   --->   "%tmp361 = add i17 %sext_ln18_221, i17 %sext_ln18_160" [FIR_HLS.cpp:18]   --->   Operation 1078 'add' 'tmp361' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1079 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_23 = add i28 %tmp354, i28 %tmp356" [FIR_HLS.cpp:18]   --->   Operation 1079 'add' 'add_ln18_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 227 <SV = 226> <Delay = 1.57>
ST_227 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln18_159 = sext i16 %p_162" [FIR_HLS.cpp:18]   --->   Operation 1080 'sext' 'sext_ln18_159' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1081 [1/1] (0.71ns)   --->   "%p_225 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 227, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1081 'memshiftread' 'p_225' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_227 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln18_222 = sext i16 %p_225" [FIR_HLS.cpp:18]   --->   Operation 1082 'sext' 'sext_ln18_222' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1083 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp358 = mul i27 %tmp357_cast, i27 134217120" [FIR_HLS.cpp:18]   --->   Operation 1083 'mul' 'tmp358' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 1084 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_24)   --->   "%tmp360 = mul i27 %tmp359_cast, i27 134217332" [FIR_HLS.cpp:18]   --->   Operation 1084 'mul' 'tmp360' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 1085 [1/1] (0.85ns)   --->   "%tmp363 = add i17 %sext_ln18_222, i17 %sext_ln18_159" [FIR_HLS.cpp:18]   --->   Operation 1085 'add' 'tmp363' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1086 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_24 = add i27 %tmp358, i27 %tmp360" [FIR_HLS.cpp:18]   --->   Operation 1086 'add' 'add_ln18_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 228 <SV = 227> <Delay = 4.33>
ST_228 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln18_158 = sext i16 %p_161" [FIR_HLS.cpp:18]   --->   Operation 1087 'sext' 'sext_ln18_158' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1088 [1/1] (0.71ns)   --->   "%p_226 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 228, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1088 'memshiftread' 'p_226' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_228 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln18_223 = sext i16 %p_226" [FIR_HLS.cpp:18]   --->   Operation 1089 'sext' 'sext_ln18_223' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1090 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_29)   --->   "%tmp365 = add i17 %sext_ln18_223, i17 %sext_ln18_158" [FIR_HLS.cpp:18]   --->   Operation 1090 'add' 'tmp365' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1091 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_29)   --->   "%tmp365_cast = sext i17 %tmp365" [FIR_HLS.cpp:18]   --->   Operation 1091 'sext' 'tmp365_cast' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1092 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_29)   --->   "%tmp366 = mul i26 %tmp365_cast, i26 352" [FIR_HLS.cpp:18]   --->   Operation 1092 'mul' 'tmp366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln18_389 = sext i31 %add_ln18_12" [FIR_HLS.cpp:18]   --->   Operation 1093 'sext' 'sext_ln18_389' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_13 = add i32 %sext_ln18_389, i32 %add_ln18_5" [FIR_HLS.cpp:18]   --->   Operation 1094 'add' 'add_ln18_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln18_395 = sext i30 %add_ln18_19" [FIR_HLS.cpp:18]   --->   Operation 1095 'sext' 'sext_ln18_395' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln18_397 = sext i28 %add_ln18_22" [FIR_HLS.cpp:18]   --->   Operation 1096 'sext' 'sext_ln18_397' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln18_398 = sext i28 %add_ln18_23" [FIR_HLS.cpp:18]   --->   Operation 1097 'sext' 'sext_ln18_398' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1098 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_24 = add i27 %tmp358, i27 %tmp360" [FIR_HLS.cpp:18]   --->   Operation 1098 'add' 'add_ln18_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln18_399 = sext i27 %add_ln18_24" [FIR_HLS.cpp:18]   --->   Operation 1099 'sext' 'sext_ln18_399' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1100 [1/1] (0.97ns)   --->   "%add_ln18_25 = add i29 %sext_ln18_399, i29 %sext_ln18_398" [FIR_HLS.cpp:18]   --->   Operation 1100 'add' 'add_ln18_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln18_400 = sext i29 %add_ln18_25" [FIR_HLS.cpp:18]   --->   Operation 1101 'sext' 'sext_ln18_400' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1102 [1/1] (0.98ns)   --->   "%add_ln18_26 = add i30 %sext_ln18_400, i30 %sext_ln18_397" [FIR_HLS.cpp:18]   --->   Operation 1102 'add' 'add_ln18_26' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln18_401 = sext i30 %add_ln18_26" [FIR_HLS.cpp:18]   --->   Operation 1103 'sext' 'sext_ln18_401' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1104 [1/1] (0.99ns)   --->   "%add_ln18_27 = add i31 %sext_ln18_401, i31 %sext_ln18_395" [FIR_HLS.cpp:18]   --->   Operation 1104 'add' 'add_ln18_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln18_402 = sext i31 %add_ln18_27" [FIR_HLS.cpp:18]   --->   Operation 1105 'sext' 'sext_ln18_402' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1106 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_28 = add i32 %sext_ln18_402, i32 %add_ln18_13" [FIR_HLS.cpp:18]   --->   Operation 1106 'add' 'add_ln18_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 229 <SV = 228> <Delay = 1.57>
ST_229 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln18_157 = sext i16 %p_160" [FIR_HLS.cpp:18]   --->   Operation 1107 'sext' 'sext_ln18_157' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1108 [1/1] (0.71ns)   --->   "%p_227 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 229, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1108 'memshiftread' 'p_227' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_229 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln18_224 = sext i16 %p_227" [FIR_HLS.cpp:18]   --->   Operation 1109 'sext' 'sext_ln18_224' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1110 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_29)   --->   "%tmp366 = mul i26 %tmp365_cast, i26 352" [FIR_HLS.cpp:18]   --->   Operation 1110 'mul' 'tmp366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 1111 [1/1] (0.85ns)   --->   "%tmp367 = add i17 %sext_ln18_224, i17 %sext_ln18_157" [FIR_HLS.cpp:18]   --->   Operation 1111 'add' 'tmp367' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.28>
ST_230 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln18_156 = sext i16 %p_159" [FIR_HLS.cpp:18]   --->   Operation 1112 'sext' 'sext_ln18_156' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1113 [1/1] (0.71ns)   --->   "%p_228 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 230, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1113 'memshiftread' 'p_228' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_230 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln18_225 = sext i16 %p_228" [FIR_HLS.cpp:18]   --->   Operation 1114 'sext' 'sext_ln18_225' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp363, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1115 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1116 [1/1] (0.00ns)   --->   "%p_shl921 = sext i24 %tmp_50" [FIR_HLS.cpp:18]   --->   Operation 1116 'sext' 'p_shl921' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp363, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1117 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1118 [1/1] (0.00ns)   --->   "%p_shl922 = sext i18 %tmp_51" [FIR_HLS.cpp:18]   --->   Operation 1118 'sext' 'p_shl922' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1119 [1/1] (0.93ns)   --->   "%tmp364 = sub i25 %p_shl921, i25 %p_shl922" [FIR_HLS.cpp:18]   --->   Operation 1119 'sub' 'tmp364' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp364_cast = sext i25 %tmp364" [FIR_HLS.cpp:18]   --->   Operation 1120 'sext' 'tmp364_cast' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1121 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_29)   --->   "%tmp366 = mul i26 %tmp365_cast, i26 352" [FIR_HLS.cpp:18]   --->   Operation 1121 'mul' 'tmp366' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i17.i9, i17 %tmp367, i9 0" [FIR_HLS.cpp:18]   --->   Operation 1122 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1123 [1/1] (0.00ns)   --->   "%p_shl919 = sext i26 %tmp_52" [FIR_HLS.cpp:18]   --->   Operation 1123 'sext' 'p_shl919' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp367, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1124 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1125 [1/1] (0.00ns)   --->   "%p_shl920 = sext i18 %tmp_53" [FIR_HLS.cpp:18]   --->   Operation 1125 'sext' 'p_shl920' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1126 [1/1] (0.95ns)   --->   "%tmp368 = sub i27 %p_shl919, i27 %p_shl920" [FIR_HLS.cpp:18]   --->   Operation 1126 'sub' 'tmp368' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp368_cast = sext i27 %tmp368" [FIR_HLS.cpp:18]   --->   Operation 1127 'sext' 'tmp368_cast' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1128 [1/1] (0.85ns)   --->   "%tmp369 = add i17 %sext_ln18_225, i17 %sext_ln18_156" [FIR_HLS.cpp:18]   --->   Operation 1128 'add' 'tmp369' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i17.i9, i17 %tmp369, i9 0" [FIR_HLS.cpp:18]   --->   Operation 1129 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1130 [1/1] (0.00ns)   --->   "%p_shl917 = sext i26 %tmp_54" [FIR_HLS.cpp:18]   --->   Operation 1130 'sext' 'p_shl917' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp369, i6 0" [FIR_HLS.cpp:18]   --->   Operation 1131 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1132 [1/1] (0.00ns)   --->   "%p_shl918 = sext i23 %tmp_55" [FIR_HLS.cpp:18]   --->   Operation 1132 'sext' 'p_shl918' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp370 = add i28 %p_shl917, i28 %p_shl918" [FIR_HLS.cpp:18]   --->   Operation 1133 'add' 'tmp370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_29 = add i26 %tmp364_cast, i26 %tmp366" [FIR_HLS.cpp:18]   --->   Operation 1134 'add' 'add_ln18_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1135 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_31 = add i28 %tmp368_cast, i28 %tmp370" [FIR_HLS.cpp:18]   --->   Operation 1135 'add' 'add_ln18_31' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 231 <SV = 230> <Delay = 4.10>
ST_231 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln18_155 = sext i16 %p_158" [FIR_HLS.cpp:18]   --->   Operation 1136 'sext' 'sext_ln18_155' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1137 [1/1] (0.71ns)   --->   "%p_229 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 231, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1137 'memshiftread' 'p_229' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_231 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln18_226 = sext i16 %p_229" [FIR_HLS.cpp:18]   --->   Operation 1138 'sext' 'sext_ln18_226' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp361, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1139 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1140 [1/1] (0.00ns)   --->   "%p_shl923 = sext i24 %tmp_48" [FIR_HLS.cpp:18]   --->   Operation 1140 'sext' 'p_shl923' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg924 = sub i26 0, i26 %p_shl923" [FIR_HLS.cpp:18]   --->   Operation 1141 'sub' 'p_neg924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp361, i3 0" [FIR_HLS.cpp:18]   --->   Operation 1142 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1143 [1/1] (0.00ns)   --->   "%p_shl925 = sext i20 %tmp_49" [FIR_HLS.cpp:18]   --->   Operation 1143 'sext' 'p_shl925' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1144 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp362 = sub i26 %p_neg924, i26 %p_shl925" [FIR_HLS.cpp:18]   --->   Operation 1144 'sub' 'tmp362' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp362_cast = sext i26 %tmp362" [FIR_HLS.cpp:18]   --->   Operation 1145 'sext' 'tmp362_cast' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1146 [1/1] (2.39ns) (grouped into DSP with root node tmp372)   --->   "%tmp371 = add i17 %sext_ln18_226, i17 %sext_ln18_155" [FIR_HLS.cpp:18]   --->   Operation 1146 'add' 'tmp371' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1147 [1/1] (0.00ns) (grouped into DSP with root node tmp372)   --->   "%tmp371_cast = sext i17 %tmp371" [FIR_HLS.cpp:18]   --->   Operation 1147 'sext' 'tmp371_cast' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1148 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp372 = mul i27 %tmp371_cast, i27 548" [FIR_HLS.cpp:18]   --->   Operation 1148 'mul' 'tmp372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1149 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_29 = add i26 %tmp364_cast, i26 %tmp366" [FIR_HLS.cpp:18]   --->   Operation 1149 'add' 'add_ln18_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln18_403 = sext i26 %add_ln18_29" [FIR_HLS.cpp:18]   --->   Operation 1150 'sext' 'sext_ln18_403' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1151 [1/1] (0.95ns)   --->   "%add_ln18_30 = add i27 %sext_ln18_403, i27 %tmp362_cast" [FIR_HLS.cpp:18]   --->   Operation 1151 'add' 'add_ln18_30' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 3.40>
ST_232 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln18_154 = sext i16 %p_157" [FIR_HLS.cpp:18]   --->   Operation 1152 'sext' 'sext_ln18_154' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1153 [1/1] (0.71ns)   --->   "%p_230 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 232, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1153 'memshiftread' 'p_230' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_232 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln18_227 = sext i16 %p_230" [FIR_HLS.cpp:18]   --->   Operation 1154 'sext' 'sext_ln18_227' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1155 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp372 = mul i27 %tmp371_cast, i27 548" [FIR_HLS.cpp:18]   --->   Operation 1155 'mul' 'tmp372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1156 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_32)   --->   "%tmp373 = add i17 %sext_ln18_227, i17 %sext_ln18_154" [FIR_HLS.cpp:18]   --->   Operation 1156 'add' 'tmp373' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1157 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_32)   --->   "%tmp373_cast = sext i17 %tmp373" [FIR_HLS.cpp:18]   --->   Operation 1157 'sext' 'tmp373_cast' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1158 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_32)   --->   "%tmp374 = mul i27 %tmp373_cast, i27 434" [FIR_HLS.cpp:18]   --->   Operation 1158 'mul' 'tmp374' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 233 <SV = 232> <Delay = 1.57>
ST_233 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln18_153 = sext i16 %p_156" [FIR_HLS.cpp:18]   --->   Operation 1159 'sext' 'sext_ln18_153' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1160 [1/1] (0.71ns)   --->   "%p_231 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 233, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1160 'memshiftread' 'p_231' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_233 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln18_228 = sext i16 %p_231" [FIR_HLS.cpp:18]   --->   Operation 1161 'sext' 'sext_ln18_228' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1162 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp372 = mul i27 %tmp371_cast, i27 548" [FIR_HLS.cpp:18]   --->   Operation 1162 'mul' 'tmp372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 1163 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_32)   --->   "%tmp374 = mul i27 %tmp373_cast, i27 434" [FIR_HLS.cpp:18]   --->   Operation 1163 'mul' 'tmp374' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 1164 [1/1] (0.85ns)   --->   "%tmp375 = add i17 %sext_ln18_228, i17 %sext_ln18_153" [FIR_HLS.cpp:18]   --->   Operation 1164 'add' 'tmp375' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 0.71>
ST_234 : Operation 1165 [1/1] (0.71ns)   --->   "%p_232 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 234, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1165 'memshiftread' 'p_232' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_234 : Operation 1166 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp372 = mul i27 %tmp371_cast, i27 548" [FIR_HLS.cpp:18]   --->   Operation 1166 'mul' 'tmp372' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 1167 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_32)   --->   "%tmp374 = mul i27 %tmp373_cast, i27 434" [FIR_HLS.cpp:18]   --->   Operation 1167 'mul' 'tmp374' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 1168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_32 = add i27 %tmp372, i27 %tmp374" [FIR_HLS.cpp:18]   --->   Operation 1168 'add' 'add_ln18_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 235 <SV = 234> <Delay = 1.36>
ST_235 : Operation 1169 [1/1] (0.71ns)   --->   "%p_233 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 235, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1169 'memshiftread' 'p_233' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_235 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln18_404 = sext i27 %add_ln18_30" [FIR_HLS.cpp:18]   --->   Operation 1170 'sext' 'sext_ln18_404' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln18_405 = sext i28 %add_ln18_31" [FIR_HLS.cpp:18]   --->   Operation 1171 'sext' 'sext_ln18_405' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1172 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_32 = add i27 %tmp372, i27 %tmp374" [FIR_HLS.cpp:18]   --->   Operation 1172 'add' 'add_ln18_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln18_406 = sext i27 %add_ln18_32" [FIR_HLS.cpp:18]   --->   Operation 1173 'sext' 'sext_ln18_406' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_33 = add i29 %sext_ln18_406, i29 %sext_ln18_405" [FIR_HLS.cpp:18]   --->   Operation 1174 'add' 'add_ln18_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 1175 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln18_34 = add i29 %add_ln18_33, i29 %sext_ln18_404" [FIR_HLS.cpp:18]   --->   Operation 1175 'add' 'add_ln18_34' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 236 <SV = 235> <Delay = 0.71>
ST_236 : Operation 1176 [1/1] (0.71ns)   --->   "%p_234 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 236, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1176 'memshiftread' 'p_234' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 237 <SV = 236> <Delay = 3.40>
ST_237 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln18_149 = sext i16 %p_152" [FIR_HLS.cpp:18]   --->   Operation 1177 'sext' 'sext_ln18_149' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1178 [1/1] (0.71ns)   --->   "%p_235 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 237, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1178 'memshiftread' 'p_235' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_237 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln18_232 = sext i16 %p_235" [FIR_HLS.cpp:18]   --->   Operation 1179 'sext' 'sext_ln18_232' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1180 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_35)   --->   "%tmp377 = add i17 %sext_ln18_232, i17 %sext_ln18_149" [FIR_HLS.cpp:18]   --->   Operation 1180 'add' 'tmp377' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 1181 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_35)   --->   "%tmp377_cast = sext i17 %tmp377" [FIR_HLS.cpp:18]   --->   Operation 1181 'sext' 'tmp377_cast' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1182 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_35)   --->   "%tmp378 = mul i27 %tmp377_cast, i27 134217298" [FIR_HLS.cpp:18]   --->   Operation 1182 'mul' 'tmp378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 238 <SV = 237> <Delay = 4.10>
ST_238 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln18_148 = sext i16 %p_151" [FIR_HLS.cpp:18]   --->   Operation 1183 'sext' 'sext_ln18_148' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1184 [1/1] (0.71ns)   --->   "%p_236 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 238, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1184 'memshiftread' 'p_236' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_238 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln18_233 = sext i16 %p_236" [FIR_HLS.cpp:18]   --->   Operation 1185 'sext' 'sext_ln18_233' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1186 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_35)   --->   "%tmp378 = mul i27 %tmp377_cast, i27 134217298" [FIR_HLS.cpp:18]   --->   Operation 1186 'mul' 'tmp378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 1187 [1/1] (2.39ns) (grouped into DSP with root node tmp380)   --->   "%tmp379 = add i17 %sext_ln18_233, i17 %sext_ln18_148" [FIR_HLS.cpp:18]   --->   Operation 1187 'add' 'tmp379' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 1188 [1/1] (0.00ns) (grouped into DSP with root node tmp380)   --->   "%tmp379_cast = sext i17 %tmp379" [FIR_HLS.cpp:18]   --->   Operation 1188 'sext' 'tmp379_cast' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1189 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp380 = mul i27 %tmp379_cast, i27 134217262" [FIR_HLS.cpp:18]   --->   Operation 1189 'mul' 'tmp380' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 239 <SV = 238> <Delay = 3.40>
ST_239 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln18_147 = sext i16 %p_150" [FIR_HLS.cpp:18]   --->   Operation 1190 'sext' 'sext_ln18_147' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1191 [1/1] (0.71ns)   --->   "%p_237 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 239, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1191 'memshiftread' 'p_237' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_239 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln18_234 = sext i16 %p_237" [FIR_HLS.cpp:18]   --->   Operation 1192 'sext' 'sext_ln18_234' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp375, i8 0" [FIR_HLS.cpp:18]   --->   Operation 1193 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1194 [1/1] (0.00ns)   --->   "%p_shl915 = sext i25 %tmp_56" [FIR_HLS.cpp:18]   --->   Operation 1194 'sext' 'p_shl915' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp375, i2 0" [FIR_HLS.cpp:18]   --->   Operation 1195 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1196 [1/1] (0.00ns)   --->   "%p_shl916 = sext i19 %tmp_57" [FIR_HLS.cpp:18]   --->   Operation 1196 'sext' 'p_shl916' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1197 [1/1] (0.94ns)   --->   "%tmp376 = add i27 %p_shl915, i27 %p_shl916" [FIR_HLS.cpp:18]   --->   Operation 1197 'add' 'tmp376' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1198 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_35)   --->   "%tmp378 = mul i27 %tmp377_cast, i27 134217298" [FIR_HLS.cpp:18]   --->   Operation 1198 'mul' 'tmp378' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 1199 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp380 = mul i27 %tmp379_cast, i27 134217262" [FIR_HLS.cpp:18]   --->   Operation 1199 'mul' 'tmp380' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 1200 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_36)   --->   "%tmp381 = add i17 %sext_ln18_234, i17 %sext_ln18_147" [FIR_HLS.cpp:18]   --->   Operation 1200 'add' 'tmp381' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 1201 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_36)   --->   "%tmp381_cast = sext i17 %tmp381" [FIR_HLS.cpp:18]   --->   Operation 1201 'sext' 'tmp381_cast' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1202 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_36)   --->   "%tmp382 = mul i27 %tmp381_cast, i27 134217300" [FIR_HLS.cpp:18]   --->   Operation 1202 'mul' 'tmp382' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 1203 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_35 = add i27 %tmp376, i27 %tmp378" [FIR_HLS.cpp:18]   --->   Operation 1203 'add' 'add_ln18_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 240 <SV = 239> <Delay = 0.99>
ST_240 : Operation 1204 [1/1] (0.71ns)   --->   "%p_238 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 240, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1204 'memshiftread' 'p_238' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_240 : Operation 1205 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp380 = mul i27 %tmp379_cast, i27 134217262" [FIR_HLS.cpp:18]   --->   Operation 1205 'mul' 'tmp380' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 1206 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_36)   --->   "%tmp382 = mul i27 %tmp381_cast, i27 134217300" [FIR_HLS.cpp:18]   --->   Operation 1206 'mul' 'tmp382' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 1207 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_35 = add i27 %tmp376, i27 %tmp378" [FIR_HLS.cpp:18]   --->   Operation 1207 'add' 'add_ln18_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 241 <SV = 240> <Delay = 0.71>
ST_241 : Operation 1208 [1/1] (0.71ns)   --->   "%p_239 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 241, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1208 'memshiftread' 'p_239' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_241 : Operation 1209 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp380 = mul i27 %tmp379_cast, i27 134217262" [FIR_HLS.cpp:18]   --->   Operation 1209 'mul' 'tmp380' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 1210 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_36)   --->   "%tmp382 = mul i27 %tmp381_cast, i27 134217300" [FIR_HLS.cpp:18]   --->   Operation 1210 'mul' 'tmp382' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 1211 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_36 = add i27 %tmp380, i27 %tmp382" [FIR_HLS.cpp:18]   --->   Operation 1211 'add' 'add_ln18_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 242 <SV = 241> <Delay = 2.69>
ST_242 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln18_146 = sext i16 %p_149" [FIR_HLS.cpp:18]   --->   Operation 1212 'sext' 'sext_ln18_146' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln18_235 = sext i16 %p_238" [FIR_HLS.cpp:18]   --->   Operation 1213 'sext' 'sext_ln18_235' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1214 [1/1] (0.71ns)   --->   "%p_240 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 242, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1214 'memshiftread' 'p_240' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_242 : Operation 1215 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_38)   --->   "%tmp383 = add i17 %sext_ln18_235, i17 %sext_ln18_146" [FIR_HLS.cpp:18]   --->   Operation 1215 'add' 'tmp383' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 1216 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_38)   --->   "%tmp383_cast = sext i17 %tmp383" [FIR_HLS.cpp:18]   --->   Operation 1216 'sext' 'tmp383_cast' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1217 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_38)   --->   "%tmp384 = mul i27 %tmp383_cast, i27 134217406" [FIR_HLS.cpp:18]   --->   Operation 1217 'mul' 'tmp384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln18_408 = sext i27 %add_ln18_35" [FIR_HLS.cpp:18]   --->   Operation 1218 'sext' 'sext_ln18_408' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1219 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_36 = add i27 %tmp380, i27 %tmp382" [FIR_HLS.cpp:18]   --->   Operation 1219 'add' 'add_ln18_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln18_409 = sext i27 %add_ln18_36" [FIR_HLS.cpp:18]   --->   Operation 1220 'sext' 'sext_ln18_409' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1221 [1/1] (0.96ns)   --->   "%add_ln18_37 = add i28 %sext_ln18_409, i28 %sext_ln18_408" [FIR_HLS.cpp:18]   --->   Operation 1221 'add' 'add_ln18_37' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 0.99>
ST_243 : Operation 1222 [1/1] (0.71ns)   --->   "%p_241 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 243, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1222 'memshiftread' 'p_241' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_243 : Operation 1223 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_38)   --->   "%tmp384 = mul i27 %tmp383_cast, i27 134217406" [FIR_HLS.cpp:18]   --->   Operation 1223 'mul' 'tmp384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 244 <SV = 243> <Delay = 3.15>
ST_244 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln18_142 = sext i16 %p_145" [FIR_HLS.cpp:18]   --->   Operation 1224 'sext' 'sext_ln18_142' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1225 [1/1] (0.71ns)   --->   "%p_242 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 244, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1225 'memshiftread' 'p_242' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_244 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln18_239 = sext i16 %p_242" [FIR_HLS.cpp:18]   --->   Operation 1226 'sext' 'sext_ln18_239' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1227 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_38)   --->   "%tmp384 = mul i27 %tmp383_cast, i27 134217406" [FIR_HLS.cpp:18]   --->   Operation 1227 'mul' 'tmp384' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 1228 [1/1] (0.85ns)   --->   "%tmp385 = add i17 %sext_ln18_239, i17 %sext_ln18_142" [FIR_HLS.cpp:18]   --->   Operation 1228 'add' 'tmp385' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp385, i8 0" [FIR_HLS.cpp:18]   --->   Operation 1229 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1230 [1/1] (0.00ns)   --->   "%p_shl913 = sext i25 %tmp_58" [FIR_HLS.cpp:18]   --->   Operation 1230 'sext' 'p_shl913' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp385, i5 0" [FIR_HLS.cpp:18]   --->   Operation 1231 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1232 [1/1] (0.00ns)   --->   "%p_shl914 = sext i22 %tmp_59" [FIR_HLS.cpp:18]   --->   Operation 1232 'sext' 'p_shl914' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1233 [1/1] (0.94ns)   --->   "%tmp386 = add i27 %p_shl913, i27 %p_shl914" [FIR_HLS.cpp:18]   --->   Operation 1233 'add' 'tmp386' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1234 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_38 = add i27 %tmp384, i27 %tmp386" [FIR_HLS.cpp:18]   --->   Operation 1234 'add' 'add_ln18_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 245 <SV = 244> <Delay = 4.10>
ST_245 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln18_141 = sext i16 %p_144" [FIR_HLS.cpp:18]   --->   Operation 1235 'sext' 'sext_ln18_141' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1236 [1/1] (0.71ns)   --->   "%p_243 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 245, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1236 'memshiftread' 'p_243' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_245 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln18_240 = sext i16 %p_243" [FIR_HLS.cpp:18]   --->   Operation 1237 'sext' 'sext_ln18_240' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1238 [1/1] (2.39ns) (grouped into DSP with root node tmp388)   --->   "%tmp387 = add i17 %sext_ln18_240, i17 %sext_ln18_141" [FIR_HLS.cpp:18]   --->   Operation 1238 'add' 'tmp387' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 1239 [1/1] (0.00ns) (grouped into DSP with root node tmp388)   --->   "%tmp387_cast = sext i17 %tmp387" [FIR_HLS.cpp:18]   --->   Operation 1239 'sext' 'tmp387_cast' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1240 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp388 = mul i27 %tmp387_cast, i27 366" [FIR_HLS.cpp:18]   --->   Operation 1240 'mul' 'tmp388' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 1241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_38 = add i27 %tmp384, i27 %tmp386" [FIR_HLS.cpp:18]   --->   Operation 1241 'add' 'add_ln18_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 246 <SV = 245> <Delay = 3.40>
ST_246 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln18_140 = sext i16 %p_143" [FIR_HLS.cpp:18]   --->   Operation 1242 'sext' 'sext_ln18_140' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1243 [1/1] (0.71ns)   --->   "%p_244 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 246, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1243 'memshiftread' 'p_244' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_246 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln18_241 = sext i16 %p_244" [FIR_HLS.cpp:18]   --->   Operation 1244 'sext' 'sext_ln18_241' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1245 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp388 = mul i27 %tmp387_cast, i27 366" [FIR_HLS.cpp:18]   --->   Operation 1245 'mul' 'tmp388' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 1246 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_39)   --->   "%tmp389 = add i17 %sext_ln18_241, i17 %sext_ln18_140" [FIR_HLS.cpp:18]   --->   Operation 1246 'add' 'tmp389' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 1247 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_39)   --->   "%tmp389_cast = sext i17 %tmp389" [FIR_HLS.cpp:18]   --->   Operation 1247 'sext' 'tmp389_cast' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1248 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_39)   --->   "%tmp390 = mul i27 %tmp389_cast, i27 382" [FIR_HLS.cpp:18]   --->   Operation 1248 'mul' 'tmp390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 247 <SV = 246> <Delay = 0.99>
ST_247 : Operation 1249 [1/1] (0.71ns)   --->   "%p_245 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 247, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1249 'memshiftread' 'p_245' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_247 : Operation 1250 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp388 = mul i27 %tmp387_cast, i27 366" [FIR_HLS.cpp:18]   --->   Operation 1250 'mul' 'tmp388' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 1251 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_39)   --->   "%tmp390 = mul i27 %tmp389_cast, i27 382" [FIR_HLS.cpp:18]   --->   Operation 1251 'mul' 'tmp390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 248 <SV = 247> <Delay = 0.71>
ST_248 : Operation 1252 [1/1] (0.71ns)   --->   "%p_246 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 248, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1252 'memshiftread' 'p_246' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_248 : Operation 1253 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp388 = mul i27 %tmp387_cast, i27 366" [FIR_HLS.cpp:18]   --->   Operation 1253 'mul' 'tmp388' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 1254 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_39)   --->   "%tmp390 = mul i27 %tmp389_cast, i27 382" [FIR_HLS.cpp:18]   --->   Operation 1254 'mul' 'tmp390' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 1255 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_39 = add i27 %tmp388, i27 %tmp390" [FIR_HLS.cpp:18]   --->   Operation 1255 'add' 'add_ln18_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 249 <SV = 248> <Delay = 3.57>
ST_249 : Operation 1256 [1/1] (0.71ns)   --->   "%p_247 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 249, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1256 'memshiftread' 'p_247' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_249 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln18_407 = sext i29 %add_ln18_34" [FIR_HLS.cpp:18]   --->   Operation 1257 'sext' 'sext_ln18_407' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln18_410 = sext i28 %add_ln18_37" [FIR_HLS.cpp:18]   --->   Operation 1258 'sext' 'sext_ln18_410' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln18_411 = sext i27 %add_ln18_38" [FIR_HLS.cpp:18]   --->   Operation 1259 'sext' 'sext_ln18_411' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1260 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_39 = add i27 %tmp388, i27 %tmp390" [FIR_HLS.cpp:18]   --->   Operation 1260 'add' 'add_ln18_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln18_412 = sext i27 %add_ln18_39" [FIR_HLS.cpp:18]   --->   Operation 1261 'sext' 'sext_ln18_412' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1262 [1/1] (0.96ns)   --->   "%add_ln18_40 = add i28 %sext_ln18_412, i28 %sext_ln18_411" [FIR_HLS.cpp:18]   --->   Operation 1262 'add' 'add_ln18_40' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln18_413 = sext i28 %add_ln18_40" [FIR_HLS.cpp:18]   --->   Operation 1263 'sext' 'sext_ln18_413' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1264 [1/1] (0.97ns)   --->   "%add_ln18_41 = add i29 %sext_ln18_413, i29 %sext_ln18_410" [FIR_HLS.cpp:18]   --->   Operation 1264 'add' 'add_ln18_41' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln18_414 = sext i29 %add_ln18_41" [FIR_HLS.cpp:18]   --->   Operation 1265 'sext' 'sext_ln18_414' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1266 [1/1] (0.98ns)   --->   "%add_ln18_42 = add i30 %sext_ln18_414, i30 %sext_ln18_407" [FIR_HLS.cpp:18]   --->   Operation 1266 'add' 'add_ln18_42' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 0.71>
ST_250 : Operation 1267 [1/1] (0.71ns)   --->   "%p_248 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 250, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1267 'memshiftread' 'p_248' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 251 <SV = 250> <Delay = 4.10>
ST_251 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln18_135 = sext i16 %p_138" [FIR_HLS.cpp:18]   --->   Operation 1268 'sext' 'sext_ln18_135' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1269 [1/1] (0.71ns)   --->   "%p_249 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 251, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1269 'memshiftread' 'p_249' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_251 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln18_246 = sext i16 %p_249" [FIR_HLS.cpp:18]   --->   Operation 1270 'sext' 'sext_ln18_246' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1271 [1/1] (2.39ns) (grouped into DSP with root node tmp396)   --->   "%tmp395 = add i17 %sext_ln18_246, i17 %sext_ln18_135" [FIR_HLS.cpp:18]   --->   Operation 1271 'add' 'tmp395' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 1272 [1/1] (0.00ns) (grouped into DSP with root node tmp396)   --->   "%tmp395_cast = sext i17 %tmp395" [FIR_HLS.cpp:18]   --->   Operation 1272 'sext' 'tmp395_cast' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1273 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp396 = mul i26 %tmp395_cast, i26 67108698" [FIR_HLS.cpp:18]   --->   Operation 1273 'mul' 'tmp396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 252 <SV = 251> <Delay = 2.69>
ST_252 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln18_137 = sext i16 %p_140" [FIR_HLS.cpp:18]   --->   Operation 1274 'sext' 'sext_ln18_137' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln18_244 = sext i16 %p_247" [FIR_HLS.cpp:18]   --->   Operation 1275 'sext' 'sext_ln18_244' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1276 [1/1] (0.71ns)   --->   "%p_250 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 252, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1276 'memshiftread' 'p_250' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_252 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln18_247 = sext i16 %p_250" [FIR_HLS.cpp:18]   --->   Operation 1277 'sext' 'sext_ln18_247' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp169_cast = sext i17 %tmp169" [FIR_HLS.cpp:18]   --->   Operation 1278 'sext' 'tmp169_cast' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1279 [1/1] (0.86ns)   --->   "%tmp170 = sub i18 %tmp169_cast, i18 %sext_ln18_247" [FIR_HLS.cpp:18]   --->   Operation 1279 'sub' 'tmp170' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1280 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp393 = add i17 %sext_ln18_244, i17 %sext_ln18_137" [FIR_HLS.cpp:18]   --->   Operation 1280 'add' 'tmp393' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 1281 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp393_cast = sext i17 %tmp393" [FIR_HLS.cpp:18]   --->   Operation 1281 'sext' 'tmp393_cast' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1282 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp394 = mul i25 %tmp393_cast, i25 108" [FIR_HLS.cpp:18]   --->   Operation 1282 'mul' 'tmp394' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 1283 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp396 = mul i26 %tmp395_cast, i26 67108698" [FIR_HLS.cpp:18]   --->   Operation 1283 'mul' 'tmp396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 253 <SV = 252> <Delay = 2.69>
ST_253 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln18_139 = sext i16 %p_142" [FIR_HLS.cpp:18]   --->   Operation 1284 'sext' 'sext_ln18_139' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln18_242 = sext i16 %p_245" [FIR_HLS.cpp:18]   --->   Operation 1285 'sext' 'sext_ln18_242' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1286 [1/1] (0.71ns)   --->   "%p_251 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 253, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1286 'memshiftread' 'p_251' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_253 : Operation 1287 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_44)   --->   "%tmp391 = add i17 %sext_ln18_242, i17 %sext_ln18_139" [FIR_HLS.cpp:18]   --->   Operation 1287 'add' 'tmp391' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 1288 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_44)   --->   "%tmp391_cast = sext i17 %tmp391" [FIR_HLS.cpp:18]   --->   Operation 1288 'sext' 'tmp391_cast' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1289 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_44)   --->   "%tmp392 = mul i27 %tmp391_cast, i27 336" [FIR_HLS.cpp:18]   --->   Operation 1289 'mul' 'tmp392' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 1290 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp394 = mul i25 %tmp393_cast, i25 108" [FIR_HLS.cpp:18]   --->   Operation 1290 'mul' 'tmp394' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 1291 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp396 = mul i26 %tmp395_cast, i26 67108698" [FIR_HLS.cpp:18]   --->   Operation 1291 'mul' 'tmp396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 254 <SV = 253> <Delay = 3.30>
ST_254 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln18_231 = sext i16 %p_234" [FIR_HLS.cpp:18]   --->   Operation 1292 'sext' 'sext_ln18_231' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln18_248 = sext i16 %p_251" [FIR_HLS.cpp:18]   --->   Operation 1293 'sext' 'sext_ln18_248' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1294 [1/1] (0.71ns)   --->   "%p_252 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 254, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1294 'memshiftread' 'p_252' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_254 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln18_249 = sext i16 %p_252" [FIR_HLS.cpp:18]   --->   Operation 1295 'sext' 'sext_ln18_249' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp79_cast = sext i18 %tmp79" [FIR_HLS.cpp:18]   --->   Operation 1296 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1297 [1/1] (0.85ns)   --->   "%tmp82 = add i17 %sext_ln18_248, i17 %sext_ln18_249" [FIR_HLS.cpp:18]   --->   Operation 1297 'add' 'tmp82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i17 %tmp82" [FIR_HLS.cpp:18]   --->   Operation 1298 'sext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1299 [1/1] (0.86ns)   --->   "%tmp81 = add i18 %tmp82_cast, i18 %sext_ln18_231" [FIR_HLS.cpp:18]   --->   Operation 1299 'add' 'tmp81' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i18 %tmp81" [FIR_HLS.cpp:18]   --->   Operation 1300 'sext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1301 [1/1] (0.87ns)   --->   "%tmp95 = add i19 %tmp81_cast, i19 %tmp79_cast" [FIR_HLS.cpp:18]   --->   Operation 1301 'add' 'tmp95' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1302 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_44)   --->   "%tmp392 = mul i27 %tmp391_cast, i27 336" [FIR_HLS.cpp:18]   --->   Operation 1302 'mul' 'tmp392' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 1303 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp394 = mul i25 %tmp393_cast, i25 108" [FIR_HLS.cpp:18]   --->   Operation 1303 'mul' 'tmp394' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 1304 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_43)   --->   "%tmp394_cast = sext i25 %tmp394" [FIR_HLS.cpp:18]   --->   Operation 1304 'sext' 'tmp394_cast' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1305 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp396 = mul i26 %tmp395_cast, i26 67108698" [FIR_HLS.cpp:18]   --->   Operation 1305 'mul' 'tmp396' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 1306 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_43 = add i26 %tmp394_cast, i26 %tmp396" [FIR_HLS.cpp:18]   --->   Operation 1306 'add' 'add_ln18_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 255 <SV = 254> <Delay = 3.40>
ST_255 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln18_131 = sext i16 %p_134" [FIR_HLS.cpp:18]   --->   Operation 1307 'sext' 'sext_ln18_131' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1308 [1/1] (0.71ns)   --->   "%p_253 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 255, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1308 'memshiftread' 'p_253' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_255 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln18_250 = sext i16 %p_253" [FIR_HLS.cpp:18]   --->   Operation 1309 'sext' 'sext_ln18_250' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1310 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_44)   --->   "%tmp392 = mul i27 %tmp391_cast, i27 336" [FIR_HLS.cpp:18]   --->   Operation 1310 'mul' 'tmp392' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 1311 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp397 = add i17 %sext_ln18_250, i17 %sext_ln18_131" [FIR_HLS.cpp:18]   --->   Operation 1311 'add' 'tmp397' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 1312 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp397_cast = sext i17 %tmp397" [FIR_HLS.cpp:18]   --->   Operation 1312 'sext' 'tmp397_cast' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1313 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp398 = mul i27 %tmp397_cast, i27 134217458" [FIR_HLS.cpp:18]   --->   Operation 1313 'mul' 'tmp398' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 1314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_43 = add i26 %tmp394_cast, i26 %tmp396" [FIR_HLS.cpp:18]   --->   Operation 1314 'add' 'add_ln18_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln18_416 = sext i26 %add_ln18_43" [FIR_HLS.cpp:18]   --->   Operation 1315 'sext' 'sext_ln18_416' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1316 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_44 = add i27 %sext_ln18_416, i27 %tmp392" [FIR_HLS.cpp:18]   --->   Operation 1316 'add' 'add_ln18_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 256 <SV = 255> <Delay = 0.99>
ST_256 : Operation 1317 [1/1] (0.71ns)   --->   "%p_254 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 256, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1317 'memshiftread' 'p_254' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_256 : Operation 1318 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp398 = mul i27 %tmp397_cast, i27 134217458" [FIR_HLS.cpp:18]   --->   Operation 1318 'mul' 'tmp398' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 1319 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_44 = add i27 %sext_ln18_416, i27 %tmp392" [FIR_HLS.cpp:18]   --->   Operation 1319 'add' 'add_ln18_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 257 <SV = 256> <Delay = 1.36>
ST_257 : Operation 1320 [1/1] (0.71ns)   --->   "%p_255 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 257, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1320 'memshiftread' 'p_255' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_257 : Operation 1321 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %tmp95, i8 0" [FIR_HLS.cpp:18]   --->   Operation 1321 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg966 = sub i27 0, i27 %p_shl2" [FIR_HLS.cpp:18]   --->   Operation 1322 'sub' 'p_neg966' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp95, i6 0" [FIR_HLS.cpp:18]   --->   Operation 1323 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1324 [1/1] (0.00ns)   --->   "%p_shl967 = sext i25 %tmp_13" [FIR_HLS.cpp:18]   --->   Operation 1324 'sext' 'p_shl967' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1325 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp96 = sub i27 %p_neg966, i27 %p_shl967" [FIR_HLS.cpp:18]   --->   Operation 1325 'sub' 'tmp96' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp96_cast_cast = sext i27 %tmp96" [FIR_HLS.cpp:18]   --->   Operation 1326 'sext' 'tmp96_cast_cast' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1327 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp398 = mul i27 %tmp397_cast, i27 134217458" [FIR_HLS.cpp:18]   --->   Operation 1327 'mul' 'tmp398' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 1328 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_45)   --->   "%tmp398_cast = sext i27 %tmp398" [FIR_HLS.cpp:18]   --->   Operation 1328 'sext' 'tmp398_cast' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_45 = add i28 %tmp96_cast_cast, i28 %tmp398_cast" [FIR_HLS.cpp:18]   --->   Operation 1329 'add' 'add_ln18_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 258 <SV = 257> <Delay = 0.71>
ST_258 : Operation 1330 [1/1] (0.71ns)   --->   "%p_256 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 258, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1330 'memshiftread' 'p_256' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_258 : Operation 1331 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_45 = add i28 %tmp96_cast_cast, i28 %tmp398_cast" [FIR_HLS.cpp:18]   --->   Operation 1331 'add' 'add_ln18_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 259 <SV = 258> <Delay = 3.40>
ST_259 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln18_127 = sext i16 %p_130" [FIR_HLS.cpp:18]   --->   Operation 1332 'sext' 'sext_ln18_127' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1333 [1/1] (0.71ns)   --->   "%p_257 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 259, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1333 'memshiftread' 'p_257' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_259 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln18_254 = sext i16 %p_257" [FIR_HLS.cpp:18]   --->   Operation 1334 'sext' 'sext_ln18_254' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1335 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp399 = add i17 %sext_ln18_254, i17 %sext_ln18_127" [FIR_HLS.cpp:18]   --->   Operation 1335 'add' 'tmp399' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 1336 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp399_cast = sext i17 %tmp399" [FIR_HLS.cpp:18]   --->   Operation 1336 'sext' 'tmp399_cast' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1337 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp400 = mul i26 %tmp399_cast, i26 164" [FIR_HLS.cpp:18]   --->   Operation 1337 'mul' 'tmp400' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 260 <SV = 259> <Delay = 2.43>
ST_260 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln18_243 = sext i16 %p_246" [FIR_HLS.cpp:18]   --->   Operation 1338 'sext' 'sext_ln18_243' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1339 [1/1] (0.71ns)   --->   "%p_0256 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 260, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1339 'memshiftread' 'p_0256' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_260 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln18_255 = sext i16 %p_0256" [FIR_HLS.cpp:18]   --->   Operation 1340 'sext' 'sext_ln18_255' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp119_cast = sext i17 %tmp119" [FIR_HLS.cpp:18]   --->   Operation 1341 'sext' 'tmp119_cast' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1342 [1/1] (0.85ns)   --->   "%tmp125 = add i17 %sext_ln18_243, i17 %sext_ln18_255" [FIR_HLS.cpp:18]   --->   Operation 1342 'add' 'tmp125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp125_cast = sext i17 %tmp125" [FIR_HLS.cpp:18]   --->   Operation 1343 'sext' 'tmp125_cast' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1344 [1/1] (0.86ns)   --->   "%tmp165 = add i18 %tmp125_cast, i18 %tmp119_cast" [FIR_HLS.cpp:18]   --->   Operation 1344 'add' 'tmp165' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1345 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp400 = mul i26 %tmp399_cast, i26 164" [FIR_HLS.cpp:18]   --->   Operation 1345 'mul' 'tmp400' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 261 <SV = 260> <Delay = 4.10>
ST_261 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln18_125 = sext i16 %p_128" [FIR_HLS.cpp:18]   --->   Operation 1346 'sext' 'sext_ln18_125' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1347 [1/1] (0.71ns)   --->   "%p_0254 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 261, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1347 'memshiftread' 'p_0254' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_261 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln18_256 = sext i16 %p_0254" [FIR_HLS.cpp:18]   --->   Operation 1348 'sext' 'sext_ln18_256' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %tmp165, i8 0" [FIR_HLS.cpp:18]   --->   Operation 1349 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1350 [1/1] (0.00ns)   --->   "%p_shl961 = sext i26 %tmp_16" [FIR_HLS.cpp:18]   --->   Operation 1350 'sext' 'p_shl961' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp165, i4 0" [FIR_HLS.cpp:18]   --->   Operation 1351 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1352 [1/1] (0.00ns)   --->   "%p_shl962 = sext i22 %tmp_17" [FIR_HLS.cpp:18]   --->   Operation 1352 'sext' 'p_shl962' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1353 [1/1] (0.95ns)   --->   "%tmp166 = sub i27 %p_shl961, i27 %p_shl962" [FIR_HLS.cpp:18]   --->   Operation 1353 'sub' 'tmp166' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1354 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp400 = mul i26 %tmp399_cast, i26 164" [FIR_HLS.cpp:18]   --->   Operation 1354 'mul' 'tmp400' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1355 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_46)   --->   "%tmp400_cast = sext i26 %tmp400" [FIR_HLS.cpp:18]   --->   Operation 1355 'sext' 'tmp400_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1356 [1/1] (2.39ns) (grouped into DSP with root node tmp402)   --->   "%tmp401 = add i17 %sext_ln18_256, i17 %sext_ln18_125" [FIR_HLS.cpp:18]   --->   Operation 1356 'add' 'tmp401' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node tmp402)   --->   "%tmp401_cast = sext i17 %tmp401" [FIR_HLS.cpp:18]   --->   Operation 1357 'sext' 'tmp401_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1358 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp402 = mul i27 %tmp401_cast, i27 276" [FIR_HLS.cpp:18]   --->   Operation 1358 'mul' 'tmp402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1359 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_46 = add i27 %tmp400_cast, i27 %tmp166" [FIR_HLS.cpp:18]   --->   Operation 1359 'add' 'add_ln18_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 262 <SV = 261> <Delay = 3.40>
ST_262 : Operation 1360 [1/1] (0.71ns)   --->   "%p_0252 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 262, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1360 'memshiftread' 'p_0252' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_262 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln18_257 = sext i16 %p_0252" [FIR_HLS.cpp:18]   --->   Operation 1361 'sext' 'sext_ln18_257' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1362 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_49)   --->   "%tmp171 = add i18 %tmp170, i18 %sext_ln18_257" [FIR_HLS.cpp:18]   --->   Operation 1362 'add' 'tmp171' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1363 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_49)   --->   "%tmp171_cast = sext i18 %tmp171" [FIR_HLS.cpp:18]   --->   Operation 1363 'sext' 'tmp171_cast' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1364 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_49)   --->   "%tmp172 = mul i27 %tmp171_cast, i27 266" [FIR_HLS.cpp:18]   --->   Operation 1364 'mul' 'tmp172' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1365 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp402 = mul i27 %tmp401_cast, i27 276" [FIR_HLS.cpp:18]   --->   Operation 1365 'mul' 'tmp402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln18_417 = sext i27 %add_ln18_44" [FIR_HLS.cpp:18]   --->   Operation 1366 'sext' 'sext_ln18_417' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1367 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_46 = add i27 %tmp400_cast, i27 %tmp166" [FIR_HLS.cpp:18]   --->   Operation 1367 'add' 'add_ln18_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln18_418 = sext i27 %add_ln18_46" [FIR_HLS.cpp:18]   --->   Operation 1368 'sext' 'sext_ln18_418' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1369 [1/1] (0.97ns)   --->   "%add_ln18_47 = add i28 %sext_ln18_418, i28 %add_ln18_45" [FIR_HLS.cpp:18]   --->   Operation 1369 'add' 'add_ln18_47' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln18_419 = sext i28 %add_ln18_47" [FIR_HLS.cpp:18]   --->   Operation 1370 'sext' 'sext_ln18_419' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1371 [1/1] (0.97ns)   --->   "%add_ln18_48 = add i29 %sext_ln18_419, i29 %sext_ln18_417" [FIR_HLS.cpp:18]   --->   Operation 1371 'add' 'add_ln18_48' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 3.40>
ST_263 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln18_123 = sext i16 %p_126" [FIR_HLS.cpp:18]   --->   Operation 1372 'sext' 'sext_ln18_123' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1373 [1/1] (0.71ns)   --->   "%p_0250 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 263, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1373 'memshiftread' 'p_0250' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_263 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln18_258 = sext i16 %p_0250" [FIR_HLS.cpp:18]   --->   Operation 1374 'sext' 'sext_ln18_258' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1375 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_49)   --->   "%tmp172 = mul i27 %tmp171_cast, i27 266" [FIR_HLS.cpp:18]   --->   Operation 1375 'mul' 'tmp172' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 1376 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp402 = mul i27 %tmp401_cast, i27 276" [FIR_HLS.cpp:18]   --->   Operation 1376 'mul' 'tmp402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 1377 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_50)   --->   "%tmp403 = add i17 %sext_ln18_258, i17 %sext_ln18_123" [FIR_HLS.cpp:18]   --->   Operation 1377 'add' 'tmp403' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 1378 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_50)   --->   "%tmp403_cast = sext i17 %tmp403" [FIR_HLS.cpp:18]   --->   Operation 1378 'sext' 'tmp403_cast' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1379 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_50)   --->   "%tmp404 = mul i26 %tmp403_cast, i26 214" [FIR_HLS.cpp:18]   --->   Operation 1379 'mul' 'tmp404' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 264 <SV = 263> <Delay = 1.57>
ST_264 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln18_122 = sext i16 %p_125" [FIR_HLS.cpp:18]   --->   Operation 1380 'sext' 'sext_ln18_122' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1381 [1/1] (0.71ns)   --->   "%p_0248 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 264, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1381 'memshiftread' 'p_0248' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_264 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln18_259 = sext i16 %p_0248" [FIR_HLS.cpp:18]   --->   Operation 1382 'sext' 'sext_ln18_259' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1383 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_49)   --->   "%tmp172 = mul i27 %tmp171_cast, i27 266" [FIR_HLS.cpp:18]   --->   Operation 1383 'mul' 'tmp172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 1384 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp402 = mul i27 %tmp401_cast, i27 276" [FIR_HLS.cpp:18]   --->   Operation 1384 'mul' 'tmp402' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 1385 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_50)   --->   "%tmp404 = mul i26 %tmp403_cast, i26 214" [FIR_HLS.cpp:18]   --->   Operation 1385 'mul' 'tmp404' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 1386 [1/1] (0.85ns)   --->   "%tmp405 = add i17 %sext_ln18_259, i17 %sext_ln18_122" [FIR_HLS.cpp:18]   --->   Operation 1386 'add' 'tmp405' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1387 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_49 = add i27 %tmp402, i27 %tmp172" [FIR_HLS.cpp:18]   --->   Operation 1387 'add' 'add_ln18_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 265 <SV = 264> <Delay = 1.57>
ST_265 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln18_121 = sext i16 %p_124" [FIR_HLS.cpp:18]   --->   Operation 1388 'sext' 'sext_ln18_121' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1389 [1/1] (0.71ns)   --->   "%p_0246 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 265, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1389 'memshiftread' 'p_0246' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_265 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln18_260 = sext i16 %p_0246" [FIR_HLS.cpp:18]   --->   Operation 1390 'sext' 'sext_ln18_260' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1391 [1/1] (0.85ns)   --->   "%tmp68 = add i17 %sext_ln18_121, i17 %sext_ln18_260" [FIR_HLS.cpp:18]   --->   Operation 1391 'add' 'tmp68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1392 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_50)   --->   "%tmp404 = mul i26 %tmp403_cast, i26 214" [FIR_HLS.cpp:18]   --->   Operation 1392 'mul' 'tmp404' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp405, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1393 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1394 [1/1] (0.00ns)   --->   "%p_shl911 = sext i24 %tmp_60" [FIR_HLS.cpp:18]   --->   Operation 1394 'sext' 'p_shl911' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp405, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1395 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1396 [1/1] (0.00ns)   --->   "%p_shl912 = sext i18 %tmp_61" [FIR_HLS.cpp:18]   --->   Operation 1396 'sext' 'p_shl912' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1397 [1/1] (0.93ns)   --->   "%tmp406 = add i26 %p_shl911, i26 %p_shl912" [FIR_HLS.cpp:18]   --->   Operation 1397 'add' 'tmp406' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1398 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_49 = add i27 %tmp402, i27 %tmp172" [FIR_HLS.cpp:18]   --->   Operation 1398 'add' 'add_ln18_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 1399 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_50 = add i26 %tmp404, i26 %tmp406" [FIR_HLS.cpp:18]   --->   Operation 1399 'add' 'add_ln18_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 266 <SV = 265> <Delay = 1.40>
ST_266 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln18_120 = sext i16 %p_123" [FIR_HLS.cpp:18]   --->   Operation 1400 'sext' 'sext_ln18_120' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1401 [1/1] (0.71ns)   --->   "%p_0244 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 266, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1401 'memshiftread' 'p_0244' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_266 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln18_261 = sext i16 %p_0244" [FIR_HLS.cpp:18]   --->   Operation 1402 'sext' 'sext_ln18_261' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp109_cast = sext i17 %tmp109" [FIR_HLS.cpp:18]   --->   Operation 1403 'sext' 'tmp109_cast' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = sub i18 %tmp109_cast, i18 %sext_ln18_120" [FIR_HLS.cpp:18]   --->   Operation 1404 'sub' 'tmp110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 1405 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp111 = sub i18 %tmp110, i18 %sext_ln18_261" [FIR_HLS.cpp:18]   --->   Operation 1405 'sub' 'tmp111' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 1406 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_50 = add i26 %tmp404, i26 %tmp406" [FIR_HLS.cpp:18]   --->   Operation 1406 'add' 'add_ln18_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 267 <SV = 266> <Delay = 4.10>
ST_267 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln18_119 = sext i16 %p_122" [FIR_HLS.cpp:18]   --->   Operation 1407 'sext' 'sext_ln18_119' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 1408 [1/1] (0.71ns)   --->   "%p_0242 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 267, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1408 'memshiftread' 'p_0242' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_267 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln18_262 = sext i16 %p_0242" [FIR_HLS.cpp:18]   --->   Operation 1409 'sext' 'sext_ln18_262' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 1410 [1/1] (2.39ns) (grouped into DSP with root node tmp408)   --->   "%tmp407 = add i17 %sext_ln18_262, i17 %sext_ln18_119" [FIR_HLS.cpp:18]   --->   Operation 1410 'add' 'tmp407' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 1411 [1/1] (0.00ns) (grouped into DSP with root node tmp408)   --->   "%tmp407_cast = sext i17 %tmp407" [FIR_HLS.cpp:18]   --->   Operation 1411 'sext' 'tmp407_cast' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 1412 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp408 = mul i26 %tmp407_cast, i26 67108702" [FIR_HLS.cpp:18]   --->   Operation 1412 'mul' 'tmp408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 268 <SV = 267> <Delay = 3.40>
ST_268 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln18_118 = sext i16 %p_121" [FIR_HLS.cpp:18]   --->   Operation 1413 'sext' 'sext_ln18_118' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 1414 [1/1] (0.71ns)   --->   "%p_0240 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 268, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1414 'memshiftread' 'p_0240' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_268 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln18_263 = sext i16 %p_0240" [FIR_HLS.cpp:18]   --->   Operation 1415 'sext' 'sext_ln18_263' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 1416 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp408 = mul i26 %tmp407_cast, i26 67108702" [FIR_HLS.cpp:18]   --->   Operation 1416 'mul' 'tmp408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 1417 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_52)   --->   "%tmp409 = add i17 %sext_ln18_263, i17 %sext_ln18_118" [FIR_HLS.cpp:18]   --->   Operation 1417 'add' 'tmp409' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 1418 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_52)   --->   "%tmp409_cast = sext i17 %tmp409" [FIR_HLS.cpp:18]   --->   Operation 1418 'sext' 'tmp409_cast' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 1419 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_52)   --->   "%tmp410 = mul i26 %tmp409_cast, i26 67108642" [FIR_HLS.cpp:18]   --->   Operation 1419 'mul' 'tmp410' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 269 <SV = 268> <Delay = 3.40>
ST_269 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln18_117 = sext i16 %p_120" [FIR_HLS.cpp:18]   --->   Operation 1420 'sext' 'sext_ln18_117' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 1421 [1/1] (0.71ns)   --->   "%p_0238 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 269, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1421 'memshiftread' 'p_0238' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_269 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln18_264 = sext i16 %p_0238" [FIR_HLS.cpp:18]   --->   Operation 1422 'sext' 'sext_ln18_264' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 1423 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp408 = mul i26 %tmp407_cast, i26 67108702" [FIR_HLS.cpp:18]   --->   Operation 1423 'mul' 'tmp408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 1424 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_52)   --->   "%tmp410 = mul i26 %tmp409_cast, i26 67108642" [FIR_HLS.cpp:18]   --->   Operation 1424 'mul' 'tmp410' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 1425 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_53)   --->   "%tmp411 = add i17 %sext_ln18_264, i17 %sext_ln18_117" [FIR_HLS.cpp:18]   --->   Operation 1425 'add' 'tmp411' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 1426 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_53)   --->   "%tmp411_cast = sext i17 %tmp411" [FIR_HLS.cpp:18]   --->   Operation 1426 'sext' 'tmp411_cast' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 1427 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_53)   --->   "%tmp412 = mul i26 %tmp411_cast, i26 67108622" [FIR_HLS.cpp:18]   --->   Operation 1427 'mul' 'tmp412' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 270 <SV = 269> <Delay = 1.57>
ST_270 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln18_116 = sext i16 %p_119" [FIR_HLS.cpp:18]   --->   Operation 1428 'sext' 'sext_ln18_116' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 1429 [1/1] (0.71ns)   --->   "%p_0236 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 270, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1429 'memshiftread' 'p_0236' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_270 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln18_265 = sext i16 %p_0236" [FIR_HLS.cpp:18]   --->   Operation 1430 'sext' 'sext_ln18_265' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 1431 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp408 = mul i26 %tmp407_cast, i26 67108702" [FIR_HLS.cpp:18]   --->   Operation 1431 'mul' 'tmp408' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 1432 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_52)   --->   "%tmp410 = mul i26 %tmp409_cast, i26 67108642" [FIR_HLS.cpp:18]   --->   Operation 1432 'mul' 'tmp410' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 1433 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_53)   --->   "%tmp412 = mul i26 %tmp411_cast, i26 67108622" [FIR_HLS.cpp:18]   --->   Operation 1433 'mul' 'tmp412' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 1434 [1/1] (0.85ns)   --->   "%tmp413 = add i17 %sext_ln18_265, i17 %sext_ln18_116" [FIR_HLS.cpp:18]   --->   Operation 1434 'add' 'tmp413' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1435 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_52 = add i26 %tmp408, i26 %tmp410" [FIR_HLS.cpp:18]   --->   Operation 1435 'add' 'add_ln18_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 271 <SV = 270> <Delay = 1.58>
ST_271 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln18_236 = sext i16 %p_239" [FIR_HLS.cpp:18]   --->   Operation 1436 'sext' 'sext_ln18_236' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1437 [1/1] (0.71ns)   --->   "%p_0234 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 271, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1437 'memshiftread' 'p_0234' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_271 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln18_266 = sext i16 %p_0234" [FIR_HLS.cpp:18]   --->   Operation 1438 'sext' 'sext_ln18_266' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1439 [1/1] (0.85ns)   --->   "%tmp127 = add i17 %sext_ln18_236, i17 %sext_ln18_266" [FIR_HLS.cpp:18]   --->   Operation 1439 'add' 'tmp127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1440 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_53)   --->   "%tmp412 = mul i26 %tmp411_cast, i26 67108622" [FIR_HLS.cpp:18]   --->   Operation 1440 'mul' 'tmp412' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp413, i8 0" [FIR_HLS.cpp:18]   --->   Operation 1441 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1442 [1/1] (0.00ns)   --->   "%p_shl908 = sext i25 %tmp_62" [FIR_HLS.cpp:18]   --->   Operation 1442 'sext' 'p_shl908' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp413, i5 0" [FIR_HLS.cpp:18]   --->   Operation 1443 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1444 [1/1] (0.00ns)   --->   "%p_shl910 = sext i22 %tmp_63" [FIR_HLS.cpp:18]   --->   Operation 1444 'sext' 'p_shl910' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1445 [1/1] (0.94ns)   --->   "%tmp414 = sub i26 %p_shl910, i26 %p_shl908" [FIR_HLS.cpp:18]   --->   Operation 1445 'sub' 'tmp414' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1446 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_52 = add i26 %tmp408, i26 %tmp410" [FIR_HLS.cpp:18]   --->   Operation 1446 'add' 'add_ln18_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 1447 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_53 = add i26 %tmp412, i26 %tmp414" [FIR_HLS.cpp:18]   --->   Operation 1447 'add' 'add_ln18_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 272 <SV = 271> <Delay = 4.30>
ST_272 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln18_114 = sext i16 %p_117" [FIR_HLS.cpp:18]   --->   Operation 1448 'sext' 'sext_ln18_114' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1449 [1/1] (0.71ns)   --->   "%p_0232 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 272, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1449 'memshiftread' 'p_0232' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_272 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln18_267 = sext i16 %p_0232" [FIR_HLS.cpp:18]   --->   Operation 1450 'sext' 'sext_ln18_267' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp157_cast = sext i17 %tmp157" [FIR_HLS.cpp:18]   --->   Operation 1451 'sext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp158 = sub i18 %tmp157_cast, i18 %sext_ln18_114" [FIR_HLS.cpp:18]   --->   Operation 1452 'sub' 'tmp158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 1453 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp159 = sub i18 %tmp158, i18 %sext_ln18_267" [FIR_HLS.cpp:18]   --->   Operation 1453 'sub' 'tmp159' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln18_415 = sext i30 %add_ln18_42" [FIR_HLS.cpp:18]   --->   Operation 1454 'sext' 'sext_ln18_415' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln18_420 = sext i29 %add_ln18_48" [FIR_HLS.cpp:18]   --->   Operation 1455 'sext' 'sext_ln18_420' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln18_421 = sext i27 %add_ln18_49" [FIR_HLS.cpp:18]   --->   Operation 1456 'sext' 'sext_ln18_421' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln18_422 = sext i26 %add_ln18_50" [FIR_HLS.cpp:18]   --->   Operation 1457 'sext' 'sext_ln18_422' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_51 = add i28 %sext_ln18_422, i28 %sext_ln18_421" [FIR_HLS.cpp:18]   --->   Operation 1458 'add' 'add_ln18_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln18_423 = sext i26 %add_ln18_52" [FIR_HLS.cpp:18]   --->   Operation 1459 'sext' 'sext_ln18_423' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1460 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_53 = add i26 %tmp412, i26 %tmp414" [FIR_HLS.cpp:18]   --->   Operation 1460 'add' 'add_ln18_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln18_424 = sext i26 %add_ln18_53" [FIR_HLS.cpp:18]   --->   Operation 1461 'sext' 'sext_ln18_424' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1462 [1/1] (0.95ns)   --->   "%add_ln18_54 = add i27 %sext_ln18_424, i27 %sext_ln18_423" [FIR_HLS.cpp:18]   --->   Operation 1462 'add' 'add_ln18_54' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln18_425 = sext i27 %add_ln18_54" [FIR_HLS.cpp:18]   --->   Operation 1463 'sext' 'sext_ln18_425' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1464 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln18_55 = add i28 %sext_ln18_425, i28 %add_ln18_51" [FIR_HLS.cpp:18]   --->   Operation 1464 'add' 'add_ln18_55' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln18_426 = sext i28 %add_ln18_55" [FIR_HLS.cpp:18]   --->   Operation 1465 'sext' 'sext_ln18_426' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1466 [1/1] (0.98ns)   --->   "%add_ln18_56 = add i30 %sext_ln18_426, i30 %sext_ln18_420" [FIR_HLS.cpp:18]   --->   Operation 1466 'add' 'add_ln18_56' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln18_427 = sext i30 %add_ln18_56" [FIR_HLS.cpp:18]   --->   Operation 1467 'sext' 'sext_ln18_427' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1468 [1/1] (0.99ns)   --->   "%add_ln18_57 = add i31 %sext_ln18_427, i31 %sext_ln18_415" [FIR_HLS.cpp:18]   --->   Operation 1468 'add' 'add_ln18_57' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 1.57>
ST_273 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln18_237 = sext i16 %p_240" [FIR_HLS.cpp:18]   --->   Operation 1469 'sext' 'sext_ln18_237' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1470 [1/1] (0.71ns)   --->   "%p_0230 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 273, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1470 'memshiftread' 'p_0230' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_273 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln18_268 = sext i16 %p_0230" [FIR_HLS.cpp:18]   --->   Operation 1471 'sext' 'sext_ln18_268' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1472 [1/1] (0.85ns)   --->   "%tmp17 = add i17 %sext_ln18_237, i17 %sext_ln18_268" [FIR_HLS.cpp:18]   --->   Operation 1472 'add' 'tmp17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 0.71>
ST_274 : Operation 1473 [1/1] (0.71ns)   --->   "%p_0228 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 274, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1473 'memshiftread' 'p_0228' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 275 <SV = 274> <Delay = 4.10>
ST_275 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln18_111 = sext i16 %p_114" [FIR_HLS.cpp:18]   --->   Operation 1474 'sext' 'sext_ln18_111' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1475 [1/1] (0.71ns)   --->   "%p_0226 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 275, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1475 'memshiftread' 'p_0226' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_275 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln18_270 = sext i16 %p_0226" [FIR_HLS.cpp:18]   --->   Operation 1476 'sext' 'sext_ln18_270' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1477 [1/1] (2.39ns) (grouped into DSP with root node tmp416)   --->   "%tmp415 = add i17 %sext_ln18_270, i17 %sext_ln18_111" [FIR_HLS.cpp:18]   --->   Operation 1477 'add' 'tmp415' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 1478 [1/1] (0.00ns) (grouped into DSP with root node tmp416)   --->   "%tmp415_cast = sext i17 %tmp415" [FIR_HLS.cpp:18]   --->   Operation 1478 'sext' 'tmp415_cast' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1479 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp416 = mul i26 %tmp415_cast, i26 156" [FIR_HLS.cpp:18]   --->   Operation 1479 'mul' 'tmp416' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 276 <SV = 275> <Delay = 3.40>
ST_276 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln18_110 = sext i16 %p_113" [FIR_HLS.cpp:18]   --->   Operation 1480 'sext' 'sext_ln18_110' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1481 [1/1] (0.71ns)   --->   "%p_0224 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 276, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1481 'memshiftread' 'p_0224' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_276 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln18_271 = sext i16 %p_0224" [FIR_HLS.cpp:18]   --->   Operation 1482 'sext' 'sext_ln18_271' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1483 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp416 = mul i26 %tmp415_cast, i26 156" [FIR_HLS.cpp:18]   --->   Operation 1483 'mul' 'tmp416' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 1484 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_59)   --->   "%tmp417 = add i17 %sext_ln18_271, i17 %sext_ln18_110" [FIR_HLS.cpp:18]   --->   Operation 1484 'add' 'tmp417' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 1485 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_59)   --->   "%tmp417_cast = sext i17 %tmp417" [FIR_HLS.cpp:18]   --->   Operation 1485 'sext' 'tmp417_cast' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1486 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_59)   --->   "%tmp418 = mul i26 %tmp417_cast, i26 198" [FIR_HLS.cpp:18]   --->   Operation 1486 'mul' 'tmp418' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 277 <SV = 276> <Delay = 4.10>
ST_277 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln18_109 = sext i16 %p_112" [FIR_HLS.cpp:18]   --->   Operation 1487 'sext' 'sext_ln18_109' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1488 [1/1] (0.71ns)   --->   "%p_0222 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 277, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1488 'memshiftread' 'p_0222' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_277 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln18_272 = sext i16 %p_0222" [FIR_HLS.cpp:18]   --->   Operation 1489 'sext' 'sext_ln18_272' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i17 %tmp126" [FIR_HLS.cpp:18]   --->   Operation 1490 'sext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp127_cast = sext i17 %tmp127" [FIR_HLS.cpp:18]   --->   Operation 1491 'sext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1492 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_60)   --->   "%tmp175 = add i18 %tmp127_cast, i18 %tmp126_cast" [FIR_HLS.cpp:18]   --->   Operation 1492 'add' 'tmp175' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 1493 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_60)   --->   "%tmp175_cast = sext i18 %tmp175" [FIR_HLS.cpp:18]   --->   Operation 1493 'sext' 'tmp175_cast' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1494 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_60)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:18]   --->   Operation 1494 'mul' 'tmp176' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 1495 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp416 = mul i26 %tmp415_cast, i26 156" [FIR_HLS.cpp:18]   --->   Operation 1495 'mul' 'tmp416' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 1496 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_59)   --->   "%tmp418 = mul i26 %tmp417_cast, i26 198" [FIR_HLS.cpp:18]   --->   Operation 1496 'mul' 'tmp418' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 1497 [1/1] (2.39ns) (grouped into DSP with root node tmp420)   --->   "%tmp419 = add i17 %sext_ln18_272, i17 %sext_ln18_109" [FIR_HLS.cpp:18]   --->   Operation 1497 'add' 'tmp419' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 1498 [1/1] (0.00ns) (grouped into DSP with root node tmp420)   --->   "%tmp419_cast = sext i17 %tmp419" [FIR_HLS.cpp:18]   --->   Operation 1498 'sext' 'tmp419_cast' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1499 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp420 = mul i26 %tmp419_cast, i26 208" [FIR_HLS.cpp:18]   --->   Operation 1499 'mul' 'tmp420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 278 <SV = 277> <Delay = 3.40>
ST_278 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln18_108 = sext i16 %p_111" [FIR_HLS.cpp:18]   --->   Operation 1500 'sext' 'sext_ln18_108' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1501 [1/1] (0.71ns)   --->   "%p_0220 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 278, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1501 'memshiftread' 'p_0220' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_278 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln18_273 = sext i16 %p_0220" [FIR_HLS.cpp:18]   --->   Operation 1502 'sext' 'sext_ln18_273' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1503 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_60)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:18]   --->   Operation 1503 'mul' 'tmp176' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1504 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp416 = mul i26 %tmp415_cast, i26 156" [FIR_HLS.cpp:18]   --->   Operation 1504 'mul' 'tmp416' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1505 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_59)   --->   "%tmp418 = mul i26 %tmp417_cast, i26 198" [FIR_HLS.cpp:18]   --->   Operation 1505 'mul' 'tmp418' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1506 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp420 = mul i26 %tmp419_cast, i26 208" [FIR_HLS.cpp:18]   --->   Operation 1506 'mul' 'tmp420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1507 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_61)   --->   "%tmp421 = add i17 %sext_ln18_273, i17 %sext_ln18_108" [FIR_HLS.cpp:18]   --->   Operation 1507 'add' 'tmp421' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1508 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_61)   --->   "%tmp421_cast = sext i17 %tmp421" [FIR_HLS.cpp:18]   --->   Operation 1508 'sext' 'tmp421_cast' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1509 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_61)   --->   "%tmp422 = mul i26 %tmp421_cast, i26 184" [FIR_HLS.cpp:18]   --->   Operation 1509 'mul' 'tmp422' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1510 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_59 = add i26 %tmp416, i26 %tmp418" [FIR_HLS.cpp:18]   --->   Operation 1510 'add' 'add_ln18_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 279 <SV = 278> <Delay = 1.29>
ST_279 : Operation 1511 [1/1] (0.71ns)   --->   "%p_0218 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 279, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1511 'memshiftread' 'p_0218' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_279 : Operation 1512 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_60)   --->   "%tmp176 = mul i27 %tmp175_cast, i27 134217556" [FIR_HLS.cpp:18]   --->   Operation 1512 'mul' 'tmp176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 1513 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp420 = mul i26 %tmp419_cast, i26 208" [FIR_HLS.cpp:18]   --->   Operation 1513 'mul' 'tmp420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 1514 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_61)   --->   "%tmp422 = mul i26 %tmp421_cast, i26 184" [FIR_HLS.cpp:18]   --->   Operation 1514 'mul' 'tmp422' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 1515 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_59 = add i26 %tmp416, i26 %tmp418" [FIR_HLS.cpp:18]   --->   Operation 1515 'add' 'add_ln18_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln18_429 = sext i26 %add_ln18_59" [FIR_HLS.cpp:18]   --->   Operation 1516 'sext' 'sext_ln18_429' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 1517 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_60 = add i27 %sext_ln18_429, i27 %tmp176" [FIR_HLS.cpp:18]   --->   Operation 1517 'add' 'add_ln18_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 280 <SV = 279> <Delay = 1.57>
ST_280 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln18_106 = sext i16 %p_109" [FIR_HLS.cpp:18]   --->   Operation 1518 'sext' 'sext_ln18_106' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1519 [1/1] (0.71ns)   --->   "%p_0216 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 280, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1519 'memshiftread' 'p_0216' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_280 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln18_275 = sext i16 %p_0216" [FIR_HLS.cpp:18]   --->   Operation 1520 'sext' 'sext_ln18_275' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1521 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp420 = mul i26 %tmp419_cast, i26 208" [FIR_HLS.cpp:18]   --->   Operation 1521 'mul' 'tmp420' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 1522 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_61)   --->   "%tmp422 = mul i26 %tmp421_cast, i26 184" [FIR_HLS.cpp:18]   --->   Operation 1522 'mul' 'tmp422' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 1523 [1/1] (0.85ns)   --->   "%tmp423 = add i17 %sext_ln18_275, i17 %sext_ln18_106" [FIR_HLS.cpp:18]   --->   Operation 1523 'add' 'tmp423' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1524 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_60 = add i27 %sext_ln18_429, i27 %tmp176" [FIR_HLS.cpp:18]   --->   Operation 1524 'add' 'add_ln18_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 1525 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_61 = add i26 %tmp420, i26 %tmp422" [FIR_HLS.cpp:18]   --->   Operation 1525 'add' 'add_ln18_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 281 <SV = 280> <Delay = 0.71>
ST_281 : Operation 1526 [1/1] (0.71ns)   --->   "%p_0214 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 281, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1526 'memshiftread' 'p_0214' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_281 : Operation 1527 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_61 = add i26 %tmp420, i26 %tmp422" [FIR_HLS.cpp:18]   --->   Operation 1527 'add' 'add_ln18_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 282 <SV = 281> <Delay = 0.71>
ST_282 : Operation 1528 [1/1] (0.71ns)   --->   "%p_0212 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 282, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1528 'memshiftread' 'p_0212' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 283 <SV = 282> <Delay = 4.26>
ST_283 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln18_230 = sext i16 %p_233" [FIR_HLS.cpp:18]   --->   Operation 1529 'sext' 'sext_ln18_230' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1530 [1/1] (0.71ns)   --->   "%p_0210 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 283, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1530 'memshiftread' 'p_0210' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_283 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln18_278 = sext i16 %p_0210" [FIR_HLS.cpp:18]   --->   Operation 1531 'sext' 'sext_ln18_278' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp128_cast = sext i17 %tmp128" [FIR_HLS.cpp:18]   --->   Operation 1532 'sext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1533 [1/1] (0.85ns)   --->   "%tmp129 = add i17 %sext_ln18_230, i17 %sext_ln18_278" [FIR_HLS.cpp:18]   --->   Operation 1533 'add' 'tmp129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp129_cast = sext i17 %tmp129" [FIR_HLS.cpp:18]   --->   Operation 1534 'sext' 'tmp129_cast' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1535 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_62)   --->   "%tmp179 = add i18 %tmp129_cast, i18 %tmp128_cast" [FIR_HLS.cpp:18]   --->   Operation 1535 'add' 'tmp179' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 1536 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_62)   --->   "%tmp179_cast = sext i18 %tmp179" [FIR_HLS.cpp:18]   --->   Operation 1536 'sext' 'tmp179_cast' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1537 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_62)   --->   "%tmp180 = mul i26 %tmp179_cast, i26 67108714" [FIR_HLS.cpp:18]   --->   Operation 1537 'mul' 'tmp180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 284 <SV = 283> <Delay = 4.96>
ST_284 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln18_251 = sext i16 %p_254" [FIR_HLS.cpp:18]   --->   Operation 1538 'sext' 'sext_ln18_251' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1539 [1/1] (0.71ns)   --->   "%p_0208 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 284, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1539 'memshiftread' 'p_0208' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_284 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln18_279 = sext i16 %p_0208" [FIR_HLS.cpp:18]   --->   Operation 1540 'sext' 'sext_ln18_279' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1541 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_62)   --->   "%tmp180 = mul i26 %tmp179_cast, i26 67108714" [FIR_HLS.cpp:18]   --->   Operation 1541 'mul' 'tmp180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp131_cast = sext i17 %tmp131" [FIR_HLS.cpp:18]   --->   Operation 1542 'sext' 'tmp131_cast' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1543 [1/1] (0.85ns)   --->   "%tmp132 = add i17 %sext_ln18_251, i17 %sext_ln18_279" [FIR_HLS.cpp:18]   --->   Operation 1543 'add' 'tmp132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp132_cast = sext i17 %tmp132" [FIR_HLS.cpp:18]   --->   Operation 1544 'sext' 'tmp132_cast' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1545 [1/1] (2.39ns) (grouped into DSP with root node tmp184)   --->   "%tmp183 = add i18 %tmp132_cast, i18 %tmp131_cast" [FIR_HLS.cpp:18]   --->   Operation 1545 'add' 'tmp183' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 1546 [1/1] (0.00ns) (grouped into DSP with root node tmp184)   --->   "%tmp183_cast = sext i18 %tmp183" [FIR_HLS.cpp:18]   --->   Operation 1546 'sext' 'tmp183_cast' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1547 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:18]   --->   Operation 1547 'mul' 'tmp184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 285 <SV = 284> <Delay = 3.40>
ST_285 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln18_101 = sext i16 %p_104" [FIR_HLS.cpp:18]   --->   Operation 1548 'sext' 'sext_ln18_101' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1549 [1/1] (0.71ns)   --->   "%p_0206 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 285, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1549 'memshiftread' 'p_0206' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_285 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln18_280 = sext i16 %p_0206" [FIR_HLS.cpp:18]   --->   Operation 1550 'sext' 'sext_ln18_280' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1551 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_62)   --->   "%tmp180 = mul i26 %tmp179_cast, i26 67108714" [FIR_HLS.cpp:18]   --->   Operation 1551 'mul' 'tmp180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 1552 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:18]   --->   Operation 1552 'mul' 'tmp184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp423, i6 0" [FIR_HLS.cpp:18]   --->   Operation 1553 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1554 [1/1] (0.00ns)   --->   "%p_shl906 = sext i23 %tmp_64" [FIR_HLS.cpp:18]   --->   Operation 1554 'sext' 'p_shl906' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp423, i2 0" [FIR_HLS.cpp:18]   --->   Operation 1555 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1556 [1/1] (0.00ns)   --->   "%p_shl907 = sext i19 %tmp_65" [FIR_HLS.cpp:18]   --->   Operation 1556 'sext' 'p_shl907' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1557 [1/1] (0.92ns)   --->   "%tmp424 = sub i24 %p_shl906, i24 %p_shl907" [FIR_HLS.cpp:18]   --->   Operation 1557 'sub' 'tmp424' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp424_cast = sext i24 %tmp424" [FIR_HLS.cpp:18]   --->   Operation 1558 'sext' 'tmp424_cast' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1559 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp425 = add i17 %sext_ln18_280, i17 %sext_ln18_101" [FIR_HLS.cpp:18]   --->   Operation 1559 'add' 'tmp425' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 1560 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp425_cast = sext i17 %tmp425" [FIR_HLS.cpp:18]   --->   Operation 1560 'sext' 'tmp425_cast' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1561 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp426 = mul i26 %tmp425_cast, i26 67108682" [FIR_HLS.cpp:18]   --->   Operation 1561 'mul' 'tmp426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 1562 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_62 = add i26 %tmp424_cast, i26 %tmp180" [FIR_HLS.cpp:18]   --->   Operation 1562 'add' 'add_ln18_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 286 <SV = 285> <Delay = 2.56>
ST_286 : Operation 1563 [1/1] (0.71ns)   --->   "%p_0204 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 286, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1563 'memshiftread' 'p_0204' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_286 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln18_281 = sext i16 %p_0204" [FIR_HLS.cpp:18]   --->   Operation 1564 'sext' 'sext_ln18_281' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1565 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:18]   --->   Operation 1565 'mul' 'tmp184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp191_cast = sext i17 %tmp191" [FIR_HLS.cpp:18]   --->   Operation 1566 'sext' 'tmp191_cast' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1567 [1/1] (0.86ns)   --->   "%tmp192 = sub i18 %tmp191_cast, i18 %sext_ln18_281" [FIR_HLS.cpp:18]   --->   Operation 1567 'sub' 'tmp192' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1568 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp426 = mul i26 %tmp425_cast, i26 67108682" [FIR_HLS.cpp:18]   --->   Operation 1568 'mul' 'tmp426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln18_430 = sext i27 %add_ln18_60" [FIR_HLS.cpp:18]   --->   Operation 1569 'sext' 'sext_ln18_430' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln18_431 = sext i26 %add_ln18_61" [FIR_HLS.cpp:18]   --->   Operation 1570 'sext' 'sext_ln18_431' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1571 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_62 = add i26 %tmp424_cast, i26 %tmp180" [FIR_HLS.cpp:18]   --->   Operation 1571 'add' 'add_ln18_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln18_432 = sext i26 %add_ln18_62" [FIR_HLS.cpp:18]   --->   Operation 1572 'sext' 'sext_ln18_432' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1573 [1/1] (0.95ns)   --->   "%add_ln18_63 = add i27 %sext_ln18_432, i27 %sext_ln18_431" [FIR_HLS.cpp:18]   --->   Operation 1573 'add' 'add_ln18_63' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln18_433 = sext i27 %add_ln18_63" [FIR_HLS.cpp:18]   --->   Operation 1574 'sext' 'sext_ln18_433' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1575 [1/1] (0.96ns)   --->   "%add_ln18_64 = add i28 %sext_ln18_433, i28 %sext_ln18_430" [FIR_HLS.cpp:18]   --->   Operation 1575 'add' 'add_ln18_64' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 4.10>
ST_287 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln18_99 = sext i16 %p_102" [FIR_HLS.cpp:18]   --->   Operation 1576 'sext' 'sext_ln18_99' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1577 [1/1] (0.71ns)   --->   "%p_0202 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 287, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1577 'memshiftread' 'p_0202' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_287 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln18_282 = sext i16 %p_0202" [FIR_HLS.cpp:18]   --->   Operation 1578 'sext' 'sext_ln18_282' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1579 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp184 = mul i27 %tmp183_cast, i27 134217548" [FIR_HLS.cpp:18]   --->   Operation 1579 'mul' 'tmp184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 1580 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp426 = mul i26 %tmp425_cast, i26 67108682" [FIR_HLS.cpp:18]   --->   Operation 1580 'mul' 'tmp426' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 1581 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_65)   --->   "%tmp426_cast = sext i26 %tmp426" [FIR_HLS.cpp:18]   --->   Operation 1581 'sext' 'tmp426_cast' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1582 [1/1] (2.39ns) (grouped into DSP with root node tmp428)   --->   "%tmp427 = add i17 %sext_ln18_282, i17 %sext_ln18_99" [FIR_HLS.cpp:18]   --->   Operation 1582 'add' 'tmp427' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 1583 [1/1] (0.00ns) (grouped into DSP with root node tmp428)   --->   "%tmp427_cast = sext i17 %tmp427" [FIR_HLS.cpp:18]   --->   Operation 1583 'sext' 'tmp427_cast' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1584 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp428 = mul i25 %tmp427_cast, i25 33554328" [FIR_HLS.cpp:18]   --->   Operation 1584 'mul' 'tmp428' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 1585 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_65 = add i27 %tmp184, i27 %tmp426_cast" [FIR_HLS.cpp:18]   --->   Operation 1585 'add' 'add_ln18_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 288 <SV = 287> <Delay = 0.99>
ST_288 : Operation 1586 [1/1] (0.71ns)   --->   "%p_0200 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 288, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1586 'memshiftread' 'p_0200' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_288 : Operation 1587 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp428 = mul i25 %tmp427_cast, i25 33554328" [FIR_HLS.cpp:18]   --->   Operation 1587 'mul' 'tmp428' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 1588 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_65 = add i27 %tmp184, i27 %tmp426_cast" [FIR_HLS.cpp:18]   --->   Operation 1588 'add' 'add_ln18_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 289 <SV = 288> <Delay = 0.99>
ST_289 : Operation 1589 [1/1] (0.71ns)   --->   "%p_0198 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 289, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1589 'memshiftread' 'p_0198' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_289 : Operation 1590 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp428 = mul i25 %tmp427_cast, i25 33554328" [FIR_HLS.cpp:18]   --->   Operation 1590 'mul' 'tmp428' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 290 <SV = 289> <Delay = 1.41>
ST_290 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln18_277 = sext i16 %p_0212" [FIR_HLS.cpp:18]   --->   Operation 1591 'sext' 'sext_ln18_277' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1592 [1/1] (0.71ns)   --->   "%p_0196 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 290, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1592 'memshiftread' 'p_0196' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_290 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln18_284 = sext i16 %p_0196" [FIR_HLS.cpp:18]   --->   Operation 1593 'sext' 'sext_ln18_284' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i18 %tmp23" [FIR_HLS.cpp:18]   --->   Operation 1594 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = sub i19 %tmp23_cast, i19 %sext_ln18_277" [FIR_HLS.cpp:18]   --->   Operation 1595 'sub' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 1596 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp25 = add i19 %tmp24, i19 %sext_ln18_284" [FIR_HLS.cpp:18]   --->   Operation 1596 'add' 'tmp25' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 1597 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp428 = mul i25 %tmp427_cast, i25 33554328" [FIR_HLS.cpp:18]   --->   Operation 1597 'mul' 'tmp428' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 291 <SV = 290> <Delay = 3.40>
ST_291 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln18_96 = sext i16 %p_98" [FIR_HLS.cpp:18]   --->   Operation 1598 'sext' 'sext_ln18_96' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1599 [1/1] (0.71ns)   --->   "%p_0194 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 291, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1599 'memshiftread' 'p_0194' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_291 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln18_285 = sext i16 %p_0194" [FIR_HLS.cpp:18]   --->   Operation 1600 'sext' 'sext_ln18_285' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1601 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_66)   --->   "%tmp429 = add i17 %sext_ln18_285, i17 %sext_ln18_96" [FIR_HLS.cpp:18]   --->   Operation 1601 'add' 'tmp429' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 1602 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_66)   --->   "%tmp429_cast = sext i17 %tmp429" [FIR_HLS.cpp:18]   --->   Operation 1602 'sext' 'tmp429_cast' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1603 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_66)   --->   "%tmp430 = mul i25 %tmp429_cast, i25 138" [FIR_HLS.cpp:18]   --->   Operation 1603 'mul' 'tmp430' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 292 <SV = 291> <Delay = 2.43>
ST_292 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln18_238 = sext i16 %p_241" [FIR_HLS.cpp:18]   --->   Operation 1604 'sext' 'sext_ln18_238' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1605 [1/1] (0.71ns)   --->   "%p_0192 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 292, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1605 'memshiftread' 'p_0192' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_292 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln18_286 = sext i16 %p_0192" [FIR_HLS.cpp:18]   --->   Operation 1606 'sext' 'sext_ln18_286' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp139_cast = sext i17 %tmp139" [FIR_HLS.cpp:18]   --->   Operation 1607 'sext' 'tmp139_cast' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1608 [1/1] (0.85ns)   --->   "%tmp140 = add i17 %sext_ln18_238, i17 %sext_ln18_286" [FIR_HLS.cpp:18]   --->   Operation 1608 'add' 'tmp140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp140_cast = sext i17 %tmp140" [FIR_HLS.cpp:18]   --->   Operation 1609 'sext' 'tmp140_cast' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1610 [1/1] (0.86ns)   --->   "%tmp187 = add i18 %tmp140_cast, i18 %tmp139_cast" [FIR_HLS.cpp:18]   --->   Operation 1610 'add' 'tmp187' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1611 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_66)   --->   "%tmp430 = mul i25 %tmp429_cast, i25 138" [FIR_HLS.cpp:18]   --->   Operation 1611 'mul' 'tmp430' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 293 <SV = 292> <Delay = 3.40>
ST_293 : Operation 1612 [1/1] (0.71ns)   --->   "%p_0190 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 293, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1612 'memshiftread' 'p_0190' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_293 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln18_287 = sext i16 %p_0190" [FIR_HLS.cpp:18]   --->   Operation 1613 'sext' 'sext_ln18_287' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1614 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_68)   --->   "%tmp193 = add i18 %tmp192, i18 %sext_ln18_287" [FIR_HLS.cpp:18]   --->   Operation 1614 'add' 'tmp193' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_293 : Operation 1615 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_68)   --->   "%tmp193_cast = sext i18 %tmp193" [FIR_HLS.cpp:18]   --->   Operation 1615 'sext' 'tmp193_cast' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1616 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:18]   --->   Operation 1616 'mul' 'tmp194' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_293 : Operation 1617 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_66)   --->   "%tmp430 = mul i25 %tmp429_cast, i25 138" [FIR_HLS.cpp:18]   --->   Operation 1617 'mul' 'tmp430' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_293 : Operation 1618 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_66 = add i25 %tmp428, i25 %tmp430" [FIR_HLS.cpp:18]   --->   Operation 1618 'add' 'add_ln18_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 294 <SV = 293> <Delay = 1.61>
ST_294 : Operation 1619 [1/1] (0.71ns)   --->   "%p_0188 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 294, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1619 'memshiftread' 'p_0188' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_294 : Operation 1620 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:18]   --->   Operation 1620 'mul' 'tmp194' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_294 : Operation 1621 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_66 = add i25 %tmp428, i25 %tmp430" [FIR_HLS.cpp:18]   --->   Operation 1621 'add' 'add_ln18_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_294 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln18_435 = sext i25 %add_ln18_66" [FIR_HLS.cpp:18]   --->   Operation 1622 'sext' 'sext_ln18_435' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1623 [1/1] (0.96ns)   --->   "%add_ln18_67 = add i27 %sext_ln18_435, i27 %add_ln18_65" [FIR_HLS.cpp:18]   --->   Operation 1623 'add' 'add_ln18_67' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 1.58>
ST_295 : Operation 1624 [1/1] (0.71ns)   --->   "%p_0186 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 295, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1624 'memshiftread' 'p_0186' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_295 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp187, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1625 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1626 [1/1] (0.00ns)   --->   "%p_shl959 = sext i25 %tmp_18" [FIR_HLS.cpp:18]   --->   Operation 1626 'sext' 'p_shl959' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp187, i5 0" [FIR_HLS.cpp:18]   --->   Operation 1627 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1628 [1/1] (0.00ns)   --->   "%p_shl960 = sext i23 %tmp_19" [FIR_HLS.cpp:18]   --->   Operation 1628 'sext' 'p_shl960' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1629 [1/1] (0.94ns)   --->   "%tmp188 = add i27 %p_shl959, i27 %p_shl960" [FIR_HLS.cpp:18]   --->   Operation 1629 'add' 'tmp188' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1630 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_68)   --->   "%tmp194 = mul i27 %tmp193_cast, i27 154" [FIR_HLS.cpp:18]   --->   Operation 1630 'mul' 'tmp194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_295 : Operation 1631 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_68 = add i27 %tmp188, i27 %tmp194" [FIR_HLS.cpp:18]   --->   Operation 1631 'add' 'add_ln18_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 296 <SV = 295> <Delay = 0.71>
ST_296 : Operation 1632 [1/1] (0.71ns)   --->   "%p_0184 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 296, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1632 'memshiftread' 'p_0184' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_296 : Operation 1633 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_68 = add i27 %tmp188, i27 %tmp194" [FIR_HLS.cpp:18]   --->   Operation 1633 'add' 'add_ln18_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 297 <SV = 296> <Delay = 1.40>
ST_297 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln18_90 = sext i16 %p_92" [FIR_HLS.cpp:18]   --->   Operation 1634 'sext' 'sext_ln18_90' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1635 [1/1] (0.71ns)   --->   "%p_0182 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 297, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1635 'memshiftread' 'p_0182' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_297 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln18_291 = sext i16 %p_0182" [FIR_HLS.cpp:18]   --->   Operation 1636 'sext' 'sext_ln18_291' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp133_cast = sext i17 %tmp133" [FIR_HLS.cpp:18]   --->   Operation 1637 'sext' 'tmp133_cast' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp134 = sub i18 %tmp133_cast, i18 %sext_ln18_90" [FIR_HLS.cpp:18]   --->   Operation 1638 'sub' 'tmp134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_297 : Operation 1639 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp135 = sub i18 %tmp134, i18 %sext_ln18_291" [FIR_HLS.cpp:18]   --->   Operation 1639 'sub' 'tmp135' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 298 <SV = 297> <Delay = 0.71>
ST_298 : Operation 1640 [1/1] (0.71ns)   --->   "%p_0180 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 298, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1640 'memshiftread' 'p_0180' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 299 <SV = 298> <Delay = 1.40>
ST_299 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln18_274 = sext i16 %p_0218" [FIR_HLS.cpp:18]   --->   Operation 1641 'sext' 'sext_ln18_274' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1642 [1/1] (0.71ns)   --->   "%p_0178 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 299, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1642 'memshiftread' 'p_0178' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_299 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln18_293 = sext i16 %p_0178" [FIR_HLS.cpp:18]   --->   Operation 1643 'sext' 'sext_ln18_293' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp197_cast = sext i17 %tmp197" [FIR_HLS.cpp:18]   --->   Operation 1644 'sext' 'tmp197_cast' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp198 = add i18 %tmp197_cast, i18 %sext_ln18_274" [FIR_HLS.cpp:18]   --->   Operation 1645 'add' 'tmp198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_299 : Operation 1646 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp199 = sub i18 %tmp198, i18 %sext_ln18_293" [FIR_HLS.cpp:18]   --->   Operation 1646 'sub' 'tmp199' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 300 <SV = 299> <Delay = 4.69>
ST_300 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln18_87 = sext i16 %p_89" [FIR_HLS.cpp:18]   --->   Operation 1647 'sext' 'sext_ln18_87' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1648 [1/1] (0.71ns)   --->   "%p_0176 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 300, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1648 'memshiftread' 'p_0176' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_300 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln18_294 = sext i16 %p_0176" [FIR_HLS.cpp:18]   --->   Operation 1649 'sext' 'sext_ln18_294' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp199, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1650 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1651 [1/1] (0.00ns)   --->   "%p_shl957 = sext i25 %tmp_20" [FIR_HLS.cpp:18]   --->   Operation 1651 'sext' 'p_shl957' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp199, i2 0" [FIR_HLS.cpp:18]   --->   Operation 1652 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1653 [1/1] (0.00ns)   --->   "%p_shl958 = sext i20 %tmp_21" [FIR_HLS.cpp:18]   --->   Operation 1653 'sext' 'p_shl958' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp200 = add i26 %p_shl957, i26 %p_shl958" [FIR_HLS.cpp:18]   --->   Operation 1654 'add' 'tmp200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1655 [1/1] (0.85ns)   --->   "%tmp431 = add i17 %sext_ln18_294, i17 %sext_ln18_87" [FIR_HLS.cpp:18]   --->   Operation 1655 'add' 'tmp431' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp431, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1656 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1657 [1/1] (0.00ns)   --->   "%p_shl903 = sext i24 %tmp_66" [FIR_HLS.cpp:18]   --->   Operation 1657 'sext' 'p_shl903' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg904 = sub i26 0, i26 %p_shl903" [FIR_HLS.cpp:18]   --->   Operation 1658 'sub' 'p_neg904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp431, i4 0" [FIR_HLS.cpp:18]   --->   Operation 1659 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1660 [1/1] (0.00ns)   --->   "%p_shl905 = sext i21 %tmp_67" [FIR_HLS.cpp:18]   --->   Operation 1660 'sext' 'p_shl905' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1661 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp432 = sub i26 %p_neg904, i26 %p_shl905" [FIR_HLS.cpp:18]   --->   Operation 1661 'sub' 'tmp432' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln18_434 = sext i28 %add_ln18_64" [FIR_HLS.cpp:18]   --->   Operation 1662 'sext' 'sext_ln18_434' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln18_436 = sext i27 %add_ln18_67" [FIR_HLS.cpp:18]   --->   Operation 1663 'sext' 'sext_ln18_436' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln18_437 = sext i27 %add_ln18_68" [FIR_HLS.cpp:18]   --->   Operation 1664 'sext' 'sext_ln18_437' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1665 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_69 = add i26 %tmp200, i26 %tmp432" [FIR_HLS.cpp:18]   --->   Operation 1665 'add' 'add_ln18_69' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln18_438 = sext i26 %add_ln18_69" [FIR_HLS.cpp:18]   --->   Operation 1666 'sext' 'sext_ln18_438' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_70 = add i28 %sext_ln18_438, i28 %sext_ln18_437" [FIR_HLS.cpp:18]   --->   Operation 1667 'add' 'add_ln18_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1668 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln18_71 = add i28 %add_ln18_70, i28 %sext_ln18_436" [FIR_HLS.cpp:18]   --->   Operation 1668 'add' 'add_ln18_71' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln18_439 = sext i28 %add_ln18_71" [FIR_HLS.cpp:18]   --->   Operation 1669 'sext' 'sext_ln18_439' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1670 [1/1] (0.97ns)   --->   "%add_ln18_72 = add i29 %sext_ln18_439, i29 %sext_ln18_434" [FIR_HLS.cpp:18]   --->   Operation 1670 'add' 'add_ln18_72' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 0.71>
ST_301 : Operation 1671 [1/1] (0.71ns)   --->   "%p_0174 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 301, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1671 'memshiftread' 'p_0174' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 302 <SV = 301> <Delay = 4.10>
ST_302 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln18_85 = sext i16 %p_87" [FIR_HLS.cpp:18]   --->   Operation 1672 'sext' 'sext_ln18_85' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1673 [1/1] (0.71ns)   --->   "%p_0172 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 302, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1673 'memshiftread' 'p_0172' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_302 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln18_296 = sext i16 %p_0172" [FIR_HLS.cpp:18]   --->   Operation 1674 'sext' 'sext_ln18_296' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1675 [1/1] (2.39ns) (grouped into DSP with root node tmp436)   --->   "%tmp435 = add i17 %sext_ln18_296, i17 %sext_ln18_85" [FIR_HLS.cpp:18]   --->   Operation 1675 'add' 'tmp435' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_302 : Operation 1676 [1/1] (0.00ns) (grouped into DSP with root node tmp436)   --->   "%tmp435_cast = sext i17 %tmp435" [FIR_HLS.cpp:18]   --->   Operation 1676 'sext' 'tmp435_cast' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1677 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp436 = mul i25 %tmp435_cast, i25 33554330" [FIR_HLS.cpp:18]   --->   Operation 1677 'mul' 'tmp436' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 303 <SV = 302> <Delay = 0.99>
ST_303 : Operation 1678 [1/1] (0.71ns)   --->   "%p_0170 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 303, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1678 'memshiftread' 'p_0170' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_303 : Operation 1679 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp436 = mul i25 %tmp435_cast, i25 33554330" [FIR_HLS.cpp:18]   --->   Operation 1679 'mul' 'tmp436' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 304 <SV = 303> <Delay = 0.99>
ST_304 : Operation 1680 [1/1] (0.71ns)   --->   "%p_0168 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 304, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1680 'memshiftread' 'p_0168' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_304 : Operation 1681 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp436 = mul i25 %tmp435_cast, i25 33554330" [FIR_HLS.cpp:18]   --->   Operation 1681 'mul' 'tmp436' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 305 <SV = 304> <Delay = 0.71>
ST_305 : Operation 1682 [1/1] (0.71ns)   --->   "%p_0166 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 305, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1682 'memshiftread' 'p_0166' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_305 : Operation 1683 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp436 = mul i25 %tmp435_cast, i25 33554330" [FIR_HLS.cpp:18]   --->   Operation 1683 'mul' 'tmp436' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 306 <SV = 305> <Delay = 0.71>
ST_306 : Operation 1684 [1/1] (0.71ns)   --->   "%p_0164 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 306, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1684 'memshiftread' 'p_0164' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 307 <SV = 306> <Delay = 3.40>
ST_307 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln18_80 = sext i16 %p_82" [FIR_HLS.cpp:18]   --->   Operation 1685 'sext' 'sext_ln18_80' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1686 [1/1] (0.71ns)   --->   "%p_0162 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 307, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1686 'memshiftread' 'p_0162' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_307 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln18_301 = sext i16 %p_0162" [FIR_HLS.cpp:18]   --->   Operation 1687 'sext' 'sext_ln18_301' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1688 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_73)   --->   "%tmp437 = add i17 %sext_ln18_301, i17 %sext_ln18_80" [FIR_HLS.cpp:18]   --->   Operation 1688 'add' 'tmp437' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_307 : Operation 1689 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_73)   --->   "%tmp437_cast = sext i17 %tmp437" [FIR_HLS.cpp:18]   --->   Operation 1689 'sext' 'tmp437_cast' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1690 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_73)   --->   "%tmp438 = mul i25 %tmp437_cast, i25 118" [FIR_HLS.cpp:18]   --->   Operation 1690 'mul' 'tmp438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 308 <SV = 307> <Delay = 2.69>
ST_308 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln18_86 = sext i16 %p_88" [FIR_HLS.cpp:18]   --->   Operation 1691 'sext' 'sext_ln18_86' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln18_288 = sext i16 %p_0188" [FIR_HLS.cpp:18]   --->   Operation 1692 'sext' 'sext_ln18_288' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln18_295 = sext i16 %p_0174" [FIR_HLS.cpp:18]   --->   Operation 1693 'sext' 'sext_ln18_295' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1694 [1/1] (0.71ns)   --->   "%p_0160 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 308, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1694 'memshiftread' 'p_0160' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_308 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln18_302 = sext i16 %p_0160" [FIR_HLS.cpp:18]   --->   Operation 1695 'sext' 'sext_ln18_302' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp141_cast = sext i17 %tmp141" [FIR_HLS.cpp:18]   --->   Operation 1696 'sext' 'tmp141_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1697 [1/1] (0.85ns)   --->   "%tmp142 = add i17 %sext_ln18_288, i17 %sext_ln18_302" [FIR_HLS.cpp:18]   --->   Operation 1697 'add' 'tmp142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp142_cast = sext i17 %tmp142" [FIR_HLS.cpp:18]   --->   Operation 1698 'sext' 'tmp142_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1699 [1/1] (0.86ns)   --->   "%tmp203 = add i18 %tmp142_cast, i18 %tmp141_cast" [FIR_HLS.cpp:18]   --->   Operation 1699 'add' 'tmp203' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1700 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_74)   --->   "%tmp433 = add i17 %sext_ln18_295, i17 %sext_ln18_86" [FIR_HLS.cpp:18]   --->   Operation 1700 'add' 'tmp433' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_308 : Operation 1701 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_74)   --->   "%tmp433_cast = sext i17 %tmp433" [FIR_HLS.cpp:18]   --->   Operation 1701 'sext' 'tmp433_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1702 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_74)   --->   "%tmp434 = mul i26 %tmp433_cast, i26 67108730" [FIR_HLS.cpp:18]   --->   Operation 1702 'mul' 'tmp434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_308 : Operation 1703 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_73)   --->   "%tmp438 = mul i25 %tmp437_cast, i25 118" [FIR_HLS.cpp:18]   --->   Operation 1703 'mul' 'tmp438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 309 <SV = 308> <Delay = 1.40>
ST_309 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln18_78 = sext i16 %p_80" [FIR_HLS.cpp:18]   --->   Operation 1704 'sext' 'sext_ln18_78' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1705 [1/1] (0.71ns)   --->   "%p_0158 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 309, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1705 'memshiftread' 'p_0158' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_309 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln18_303 = sext i16 %p_0158" [FIR_HLS.cpp:18]   --->   Operation 1706 'sext' 'sext_ln18_303' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1707 [1/1] (0.00ns)   --->   "%sum_cast = sext i17 %sum" [FIR_HLS.cpp:18]   --->   Operation 1707 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp102 = sub i18 %sext_ln18_78, i18 %sum_cast" [FIR_HLS.cpp:18]   --->   Operation 1708 'sub' 'tmp102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_309 : Operation 1709 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp103 = add i18 %tmp102, i18 %sext_ln18_303" [FIR_HLS.cpp:18]   --->   Operation 1709 'add' 'tmp103' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_309 : Operation 1710 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_74)   --->   "%tmp434 = mul i26 %tmp433_cast, i26 67108730" [FIR_HLS.cpp:18]   --->   Operation 1710 'mul' 'tmp434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_309 : Operation 1711 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_73)   --->   "%tmp438 = mul i25 %tmp437_cast, i25 118" [FIR_HLS.cpp:18]   --->   Operation 1711 'mul' 'tmp438' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_309 : Operation 1712 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_73 = add i25 %tmp436, i25 %tmp438" [FIR_HLS.cpp:18]   --->   Operation 1712 'add' 'add_ln18_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 310 <SV = 309> <Delay = 1.57>
ST_310 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln18_77 = sext i16 %p_79" [FIR_HLS.cpp:18]   --->   Operation 1713 'sext' 'sext_ln18_77' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1714 [1/1] (0.71ns)   --->   "%p_0156 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 310, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1714 'memshiftread' 'p_0156' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_310 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln18_304 = sext i16 %p_0156" [FIR_HLS.cpp:18]   --->   Operation 1715 'sext' 'sext_ln18_304' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1716 [1/1] (0.85ns)   --->   "%tmp70 = add i17 %sext_ln18_77, i17 %sext_ln18_304" [FIR_HLS.cpp:18]   --->   Operation 1716 'add' 'tmp70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1717 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_74)   --->   "%tmp434 = mul i26 %tmp433_cast, i26 67108730" [FIR_HLS.cpp:18]   --->   Operation 1717 'mul' 'tmp434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_310 : Operation 1718 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_73 = add i25 %tmp436, i25 %tmp438" [FIR_HLS.cpp:18]   --->   Operation 1718 'add' 'add_ln18_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_310 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln18_441 = sext i25 %add_ln18_73" [FIR_HLS.cpp:18]   --->   Operation 1719 'sext' 'sext_ln18_441' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1720 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_74 = add i26 %sext_ln18_441, i26 %tmp434" [FIR_HLS.cpp:18]   --->   Operation 1720 'add' 'add_ln18_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 311 <SV = 310> <Delay = 0.71>
ST_311 : Operation 1721 [1/1] (0.71ns)   --->   "%p_0154 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 311, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1721 'memshiftread' 'p_0154' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_311 : Operation 1722 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_74 = add i26 %sext_ln18_441, i26 %tmp434" [FIR_HLS.cpp:18]   --->   Operation 1722 'add' 'add_ln18_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 312 <SV = 311> <Delay = 3.18>
ST_312 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln18_75 = sext i16 %p_77" [FIR_HLS.cpp:18]   --->   Operation 1723 'sext' 'sext_ln18_75' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1724 [1/1] (0.71ns)   --->   "%p_0152 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 312, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1724 'memshiftread' 'p_0152' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_312 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln18_306 = sext i16 %p_0152" [FIR_HLS.cpp:18]   --->   Operation 1725 'sext' 'sext_ln18_306' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp203, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1726 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1727 [1/1] (0.00ns)   --->   "%p_shl955 = sext i25 %tmp_22" [FIR_HLS.cpp:18]   --->   Operation 1727 'sext' 'p_shl955' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp203, i2 0" [FIR_HLS.cpp:18]   --->   Operation 1728 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1729 [1/1] (0.00ns)   --->   "%p_shl956 = sext i20 %tmp_23" [FIR_HLS.cpp:18]   --->   Operation 1729 'sext' 'p_shl956' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp204 = sub i26 %p_shl955, i26 %p_shl956" [FIR_HLS.cpp:18]   --->   Operation 1730 'sub' 'tmp204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_312 : Operation 1731 [1/1] (0.85ns)   --->   "%tmp439 = add i17 %sext_ln18_306, i17 %sext_ln18_75" [FIR_HLS.cpp:18]   --->   Operation 1731 'add' 'tmp439' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp439, i4 0" [FIR_HLS.cpp:18]   --->   Operation 1732 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1733 [1/1] (0.00ns)   --->   "%p_shl900 = sext i21 %tmp_68" [FIR_HLS.cpp:18]   --->   Operation 1733 'sext' 'p_shl900' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp439, i2 0" [FIR_HLS.cpp:18]   --->   Operation 1734 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1735 [1/1] (0.00ns)   --->   "%p_shl902 = sext i19 %tmp_69" [FIR_HLS.cpp:18]   --->   Operation 1735 'sext' 'p_shl902' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1736 [1/1] (0.90ns)   --->   "%tmp440 = sub i22 %p_shl902, i22 %p_shl900" [FIR_HLS.cpp:18]   --->   Operation 1736 'sub' 'tmp440' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp440_cast = sext i22 %tmp440" [FIR_HLS.cpp:18]   --->   Operation 1737 'sext' 'tmp440_cast' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 1738 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_75 = add i26 %tmp204, i26 %tmp440_cast" [FIR_HLS.cpp:18]   --->   Operation 1738 'add' 'add_ln18_75' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 313 <SV = 312> <Delay = 1.41>
ST_313 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln18_297 = sext i16 %p_0170" [FIR_HLS.cpp:18]   --->   Operation 1739 'sext' 'sext_ln18_297' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 1740 [1/1] (0.71ns)   --->   "%p_0150 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 313, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1740 'memshiftread' 'p_0150' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_313 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln18_307 = sext i16 %p_0150" [FIR_HLS.cpp:18]   --->   Operation 1741 'sext' 'sext_ln18_307' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 1742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = sub i19 %tmp9, i19 %sext_ln18_297" [FIR_HLS.cpp:18]   --->   Operation 1742 'sub' 'tmp10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 1743 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp11 = sub i19 %tmp10, i19 %sext_ln18_307" [FIR_HLS.cpp:18]   --->   Operation 1743 'sub' 'tmp11' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 314 <SV = 313> <Delay = 3.40>
ST_314 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln18_73 = sext i16 %p_75" [FIR_HLS.cpp:18]   --->   Operation 1744 'sext' 'sext_ln18_73' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1745 [1/1] (0.71ns)   --->   "%p_0148 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 314, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1745 'memshiftread' 'p_0148' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_314 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln18_308 = sext i16 %p_0148" [FIR_HLS.cpp:18]   --->   Operation 1746 'sext' 'sext_ln18_308' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1747 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp441 = add i17 %sext_ln18_308, i17 %sext_ln18_73" [FIR_HLS.cpp:18]   --->   Operation 1747 'add' 'tmp441' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 1748 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp441_cast = sext i17 %tmp441" [FIR_HLS.cpp:18]   --->   Operation 1748 'sext' 'tmp441_cast' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1749 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp442 = mul i25 %tmp441_cast, i25 33554342" [FIR_HLS.cpp:18]   --->   Operation 1749 'mul' 'tmp442' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 315 <SV = 314> <Delay = 0.99>
ST_315 : Operation 1750 [1/1] (0.71ns)   --->   "%p_0146 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 315, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1750 'memshiftread' 'p_0146' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_315 : Operation 1751 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp442 = mul i25 %tmp441_cast, i25 33554342" [FIR_HLS.cpp:18]   --->   Operation 1751 'mul' 'tmp442' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 316 <SV = 315> <Delay = 4.54>
ST_316 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln18_309 = sext i16 %p_0146" [FIR_HLS.cpp:18]   --->   Operation 1752 'sext' 'sext_ln18_309' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1753 [1/1] (0.71ns)   --->   "%p_0144 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 316, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1753 'memshiftread' 'p_0144' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_316 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln18_310 = sext i16 %p_0144" [FIR_HLS.cpp:18]   --->   Operation 1754 'sext' 'sext_ln18_310' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp103_cast = sext i18 %tmp103" [FIR_HLS.cpp:18]   --->   Operation 1755 'sext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp104 = sub i19 %tmp103_cast, i19 %sext_ln18_309" [FIR_HLS.cpp:18]   --->   Operation 1756 'sub' 'tmp104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 1757 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp105 = sub i19 %tmp104, i19 %sext_ln18_310" [FIR_HLS.cpp:18]   --->   Operation 1757 'sub' 'tmp105' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp105_cast = sext i19 %tmp105" [FIR_HLS.cpp:18]   --->   Operation 1758 'sext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1759 [1/1] (2.49ns)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 110" [FIR_HLS.cpp:18]   --->   Operation 1759 'mul' 'tmp106' <Predicate = true> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1760 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp442 = mul i25 %tmp441_cast, i25 33554342" [FIR_HLS.cpp:18]   --->   Operation 1760 'mul' 'tmp442' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 1761 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_76)   --->   "%tmp442_cast = sext i25 %tmp442" [FIR_HLS.cpp:18]   --->   Operation 1761 'sext' 'tmp442_cast' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1762 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_76 = add i26 %tmp442_cast, i26 %tmp106" [FIR_HLS.cpp:18]   --->   Operation 1762 'add' 'add_ln18_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 317 <SV = 316> <Delay = 2.56>
ST_317 : Operation 1763 [1/1] (0.71ns)   --->   "%p_0142 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 317, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1763 'memshiftread' 'p_0142' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_317 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln18_442 = sext i26 %add_ln18_74" [FIR_HLS.cpp:18]   --->   Operation 1764 'sext' 'sext_ln18_442' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln18_443 = sext i26 %add_ln18_75" [FIR_HLS.cpp:18]   --->   Operation 1765 'sext' 'sext_ln18_443' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1766 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_76 = add i26 %tmp442_cast, i26 %tmp106" [FIR_HLS.cpp:18]   --->   Operation 1766 'add' 'add_ln18_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln18_444 = sext i26 %add_ln18_76" [FIR_HLS.cpp:18]   --->   Operation 1767 'sext' 'sext_ln18_444' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1768 [1/1] (0.95ns)   --->   "%add_ln18_77 = add i27 %sext_ln18_444, i27 %sext_ln18_443" [FIR_HLS.cpp:18]   --->   Operation 1768 'add' 'add_ln18_77' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln18_445 = sext i27 %add_ln18_77" [FIR_HLS.cpp:18]   --->   Operation 1769 'sext' 'sext_ln18_445' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1770 [1/1] (0.96ns)   --->   "%add_ln18_78 = add i28 %sext_ln18_445, i28 %sext_ln18_442" [FIR_HLS.cpp:18]   --->   Operation 1770 'add' 'add_ln18_78' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.43>
ST_318 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln18_252 = sext i16 %p_255" [FIR_HLS.cpp:18]   --->   Operation 1771 'sext' 'sext_ln18_252' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1772 [1/1] (0.71ns)   --->   "%p_0140 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 318, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1772 'memshiftread' 'p_0140' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_318 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln18_312 = sext i16 %p_0140" [FIR_HLS.cpp:18]   --->   Operation 1773 'sext' 'sext_ln18_312' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp155_cast = sext i17 %tmp155" [FIR_HLS.cpp:18]   --->   Operation 1774 'sext' 'tmp155_cast' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1775 [1/1] (0.85ns)   --->   "%tmp156 = add i17 %sext_ln18_252, i17 %sext_ln18_312" [FIR_HLS.cpp:18]   --->   Operation 1775 'add' 'tmp156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp156_cast = sext i17 %tmp156" [FIR_HLS.cpp:18]   --->   Operation 1776 'sext' 'tmp156_cast' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1777 [1/1] (0.86ns)   --->   "%tmp207 = add i18 %tmp156_cast, i18 %tmp155_cast" [FIR_HLS.cpp:18]   --->   Operation 1777 'add' 'tmp207' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 0.71>
ST_319 : Operation 1778 [1/1] (0.71ns)   --->   "%p_0138 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 319, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1778 'memshiftread' 'p_0138' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 320 <SV = 319> <Delay = 0.71>
ST_320 : Operation 1779 [1/1] (0.71ns)   --->   "%p_0136 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 320, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1779 'memshiftread' 'p_0136' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 321 <SV = 320> <Delay = 1.60>
ST_321 : Operation 1780 [1/1] (0.71ns)   --->   "%p_0134 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 321, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1780 'memshiftread' 'p_0134' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_321 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln18_315 = sext i16 %p_0134" [FIR_HLS.cpp:18]   --->   Operation 1781 'sext' 'sext_ln18_315' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i19 %tmp11" [FIR_HLS.cpp:18]   --->   Operation 1782 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1783 [1/1] (0.88ns)   --->   "%tmp12 = add i20 %tmp11_cast, i20 %sext_ln18_315" [FIR_HLS.cpp:18]   --->   Operation 1783 'add' 'tmp12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 0.71>
ST_322 : Operation 1784 [1/1] (0.71ns)   --->   "%p_0132 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 322, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1784 'memshiftread' 'p_0132' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 323 <SV = 322> <Delay = 2.12>
ST_323 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln18_292 = sext i16 %p_0180" [FIR_HLS.cpp:18]   --->   Operation 1785 'sext' 'sext_ln18_292' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1786 [1/1] (0.71ns)   --->   "%p_0130 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 323, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1786 'memshiftread' 'p_0130' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_323 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln18_317 = sext i16 %p_0130" [FIR_HLS.cpp:18]   --->   Operation 1787 'sext' 'sext_ln18_317' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %tmp207, i6 0" [FIR_HLS.cpp:18]   --->   Operation 1788 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1789 [1/1] (0.00ns)   --->   "%p_shl953 = sext i24 %tmp_24" [FIR_HLS.cpp:18]   --->   Operation 1789 'sext' 'p_shl953' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1790 [1/1] (0.93ns)   --->   "%tmp208 = sub i25 0, i25 %p_shl953" [FIR_HLS.cpp:18]   --->   Operation 1790 'sub' 'tmp208' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp208_cast = sext i25 %tmp208" [FIR_HLS.cpp:18]   --->   Operation 1791 'sext' 'tmp208_cast' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp211_cast = sext i17 %tmp211" [FIR_HLS.cpp:18]   --->   Operation 1792 'sext' 'tmp211_cast' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp212 = sub i18 %tmp211_cast, i18 %sext_ln18_292" [FIR_HLS.cpp:18]   --->   Operation 1793 'sub' 'tmp212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 1794 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp213 = add i18 %tmp212, i18 %sext_ln18_317" [FIR_HLS.cpp:18]   --->   Operation 1794 'add' 'tmp213' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %tmp213, i7 0" [FIR_HLS.cpp:18]   --->   Operation 1795 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1796 [1/1] (0.00ns)   --->   "%p_shl951 = sext i25 %tmp_25" [FIR_HLS.cpp:18]   --->   Operation 1796 'sext' 'p_shl951' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp213, i5 0" [FIR_HLS.cpp:18]   --->   Operation 1797 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1798 [1/1] (0.00ns)   --->   "%p_shl952 = sext i23 %tmp_26" [FIR_HLS.cpp:18]   --->   Operation 1798 'sext' 'p_shl952' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp214 = sub i26 %p_shl951, i26 %p_shl952" [FIR_HLS.cpp:18]   --->   Operation 1799 'sub' 'tmp214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 1800 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_79 = add i26 %tmp208_cast, i26 %tmp214" [FIR_HLS.cpp:18]   --->   Operation 1800 'add' 'add_ln18_79' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 324 <SV = 323> <Delay = 1.41>
ST_324 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln18_311 = sext i16 %p_0142" [FIR_HLS.cpp:18]   --->   Operation 1801 'sext' 'sext_ln18_311' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1802 [1/1] (0.71ns)   --->   "%p_0128 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 324, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1802 'memshiftread' 'p_0128' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_324 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln18_318 = sext i16 %p_0128" [FIR_HLS.cpp:18]   --->   Operation 1803 'sext' 'sext_ln18_318' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = sub i19 %tmp25, i19 %sext_ln18_311" [FIR_HLS.cpp:18]   --->   Operation 1804 'sub' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 1805 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp27 = add i19 %tmp26, i19 %sext_ln18_318" [FIR_HLS.cpp:18]   --->   Operation 1805 'add' 'tmp27' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 325 <SV = 324> <Delay = 4.26>
ST_325 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln18_289 = sext i16 %p_0186" [FIR_HLS.cpp:18]   --->   Operation 1806 'sext' 'sext_ln18_289' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1807 [1/1] (0.71ns)   --->   "%p_0126 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 325, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1807 'memshiftread' 'p_0126' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_325 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln18_319 = sext i16 %p_0126" [FIR_HLS.cpp:18]   --->   Operation 1808 'sext' 'sext_ln18_319' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i18 %tmp111" [FIR_HLS.cpp:18]   --->   Operation 1809 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1810 [1/1] (0.85ns)   --->   "%tmp97 = add i17 %sext_ln18_289, i17 %sext_ln18_319" [FIR_HLS.cpp:18]   --->   Operation 1810 'add' 'tmp97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp97_cast = sext i17 %tmp97" [FIR_HLS.cpp:18]   --->   Operation 1811 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1812 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_80)   --->   "%tmp113 = add i19 %tmp97_cast, i19 %tmp111_cast" [FIR_HLS.cpp:18]   --->   Operation 1812 'add' 'tmp113' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 1813 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_80)   --->   "%tmp113_cast = sext i19 %tmp113" [FIR_HLS.cpp:18]   --->   Operation 1813 'sext' 'tmp113_cast' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1814 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_80)   --->   "%tmp114 = mul i27 %tmp113_cast, i27 76" [FIR_HLS.cpp:18]   --->   Operation 1814 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 326 <SV = 325> <Delay = 1.40>
ST_326 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln18_61 = sext i16 %p_63" [FIR_HLS.cpp:18]   --->   Operation 1815 'sext' 'sext_ln18_61' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1816 [1/1] (0.71ns)   --->   "%p_0124 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 326, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1816 'memshiftread' 'p_0124' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_326 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln18_320 = sext i16 %p_0124" [FIR_HLS.cpp:18]   --->   Operation 1817 'sext' 'sext_ln18_320' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1818 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_80)   --->   "%tmp114 = mul i27 %tmp113_cast, i27 76" [FIR_HLS.cpp:18]   --->   Operation 1818 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 1819 [1/1] (0.00ns)   --->   "%sum1_cast = sext i17 %sum1" [FIR_HLS.cpp:18]   --->   Operation 1819 'sext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp120 = sub i18 %sext_ln18_61, i18 %sum1_cast" [FIR_HLS.cpp:18]   --->   Operation 1820 'sub' 'tmp120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 1821 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp121 = add i18 %tmp120, i18 %sext_ln18_320" [FIR_HLS.cpp:18]   --->   Operation 1821 'add' 'tmp121' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 327 <SV = 326> <Delay = 3.13>
ST_327 : Operation 1822 [1/1] (0.71ns)   --->   "%p_0122 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 327, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1822 'memshiftread' 'p_0122' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_327 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i19 %tmp27" [FIR_HLS.cpp:18]   --->   Operation 1823 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1824 [1/1] (2.49ns)   --->   "%tmp28 = mul i27 %tmp27_cast, i27 94" [FIR_HLS.cpp:18]   --->   Operation 1824 'mul' 'tmp28' <Predicate = true> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1825 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_80)   --->   "%tmp114 = mul i27 %tmp113_cast, i27 76" [FIR_HLS.cpp:18]   --->   Operation 1825 'mul' 'tmp114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 1826 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_80 = add i27 %tmp28, i27 %tmp114" [FIR_HLS.cpp:18]   --->   Operation 1826 'add' 'add_ln18_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 328 <SV = 327> <Delay = 1.61>
ST_328 : Operation 1827 [1/1] (0.71ns)   --->   "%p_0120 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 328, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1827 'memshiftread' 'p_0120' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_328 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln18_322 = sext i16 %p_0120" [FIR_HLS.cpp:18]   --->   Operation 1828 'sext' 'sext_ln18_322' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i18 %tmp60" [FIR_HLS.cpp:18]   --->   Operation 1829 'sext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp68_cast = sext i17 %tmp68" [FIR_HLS.cpp:18]   --->   Operation 1830 'sext' 'tmp68_cast' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i19 %tmp68_cast, i19 %tmp60_cast" [FIR_HLS.cpp:18]   --->   Operation 1831 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 1832 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp63 = sub i19 %tmp62, i19 %sext_ln18_322" [FIR_HLS.cpp:18]   --->   Operation 1832 'sub' 'tmp63' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln18_447 = sext i26 %add_ln18_79" [FIR_HLS.cpp:18]   --->   Operation 1833 'sext' 'sext_ln18_447' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1834 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_80 = add i27 %tmp28, i27 %tmp114" [FIR_HLS.cpp:18]   --->   Operation 1834 'add' 'add_ln18_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 1835 [1/1] (0.96ns)   --->   "%add_ln18_81 = add i27 %add_ln18_80, i27 %sext_ln18_447" [FIR_HLS.cpp:18]   --->   Operation 1835 'add' 'add_ln18_81' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 1.40>
ST_329 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln18_253 = sext i16 %p_256" [FIR_HLS.cpp:18]   --->   Operation 1836 'sext' 'sext_ln18_253' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 1837 [1/1] (0.71ns)   --->   "%p_0118 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 329, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1837 'memshiftread' 'p_0118' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_329 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln18_323 = sext i16 %p_0118" [FIR_HLS.cpp:18]   --->   Operation 1838 'sext' 'sext_ln18_323' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp217_cast = sext i17 %tmp217" [FIR_HLS.cpp:18]   --->   Operation 1839 'sext' 'tmp217_cast' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 1840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp218 = add i18 %tmp217_cast, i18 %sext_ln18_253" [FIR_HLS.cpp:18]   --->   Operation 1840 'add' 'tmp218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 1841 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp219 = sub i18 %tmp218, i18 %sext_ln18_323" [FIR_HLS.cpp:18]   --->   Operation 1841 'sub' 'tmp219' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 330 <SV = 329> <Delay = 1.41>
ST_330 : Operation 1842 [1/1] (0.71ns)   --->   "%p_0116 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 330, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1842 'memshiftread' 'p_0116' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_330 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln18_324 = sext i16 %p_0116" [FIR_HLS.cpp:18]   --->   Operation 1843 'sext' 'sext_ln18_324' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp84_cast = sext i18 %tmp84" [FIR_HLS.cpp:18]   --->   Operation 1844 'sext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i17 %tmp70" [FIR_HLS.cpp:18]   --->   Operation 1845 'sext' 'tmp70_cast' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 1846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i19 %tmp70_cast, i19 %tmp84_cast" [FIR_HLS.cpp:18]   --->   Operation 1846 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 1847 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp87 = sub i19 %tmp86, i19 %sext_ln18_324" [FIR_HLS.cpp:18]   --->   Operation 1847 'sub' 'tmp87' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 331 <SV = 330> <Delay = 4.26>
ST_331 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln18_214 = sext i16 %p_217" [FIR_HLS.cpp:18]   --->   Operation 1848 'sext' 'sext_ln18_214' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1849 [1/1] (0.71ns)   --->   "%p_0114 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 331, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1849 'memshiftread' 'p_0114' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_331 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln18_325 = sext i16 %p_0114" [FIR_HLS.cpp:18]   --->   Operation 1850 'sext' 'sext_ln18_325' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp167_cast = sext i17 %tmp167" [FIR_HLS.cpp:18]   --->   Operation 1851 'sext' 'tmp167_cast' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1852 [1/1] (0.85ns)   --->   "%tmp168 = add i17 %sext_ln18_214, i17 %sext_ln18_325" [FIR_HLS.cpp:18]   --->   Operation 1852 'add' 'tmp168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp168_cast = sext i17 %tmp168" [FIR_HLS.cpp:18]   --->   Operation 1853 'sext' 'tmp168_cast' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1854 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_82)   --->   "%tmp223 = add i18 %tmp168_cast, i18 %tmp167_cast" [FIR_HLS.cpp:18]   --->   Operation 1854 'add' 'tmp223' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 1855 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_82)   --->   "%tmp223_cast = sext i18 %tmp223" [FIR_HLS.cpp:18]   --->   Operation 1855 'sext' 'tmp223_cast' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1856 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_82)   --->   "%tmp224 = mul i26 %tmp223_cast, i26 67108776" [FIR_HLS.cpp:18]   --->   Operation 1856 'mul' 'tmp224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 332 <SV = 331> <Delay = 0.99>
ST_332 : Operation 1857 [1/1] (0.71ns)   --->   "%p_0112 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 332, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1857 'memshiftread' 'p_0112' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_332 : Operation 1858 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_82)   --->   "%tmp224 = mul i26 %tmp223_cast, i26 67108776" [FIR_HLS.cpp:18]   --->   Operation 1858 'mul' 'tmp224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 333 <SV = 332> <Delay = 3.09>
ST_333 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln18_54 = sext i16 %p_56" [FIR_HLS.cpp:18]   --->   Operation 1859 'sext' 'sext_ln18_54' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1860 [1/1] (0.71ns)   --->   "%p_0110 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 333, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1860 'memshiftread' 'p_0110' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_333 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln18_327 = sext i16 %p_0110" [FIR_HLS.cpp:18]   --->   Operation 1861 'sext' 'sext_ln18_327' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp219_cast = sext i18 %tmp219" [FIR_HLS.cpp:18]   --->   Operation 1862 'sext' 'tmp219_cast' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1863 [1/1] (2.45ns)   --->   "%tmp220 = mul i25 %tmp219_cast, i25 58" [FIR_HLS.cpp:18]   --->   Operation 1863 'mul' 'tmp220' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp220_cast = sext i25 %tmp220" [FIR_HLS.cpp:18]   --->   Operation 1864 'sext' 'tmp220_cast' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1865 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_82)   --->   "%tmp224 = mul i26 %tmp223_cast, i26 67108776" [FIR_HLS.cpp:18]   --->   Operation 1865 'mul' 'tmp224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 1866 [1/1] (0.85ns)   --->   "%tmp443 = add i17 %sext_ln18_327, i17 %sext_ln18_54" [FIR_HLS.cpp:18]   --->   Operation 1866 'add' 'tmp443' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_82 = add i26 %tmp220_cast, i26 %tmp224" [FIR_HLS.cpp:18]   --->   Operation 1867 'add' 'add_ln18_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 334 <SV = 333> <Delay = 1.57>
ST_334 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln18_245 = sext i16 %p_248" [FIR_HLS.cpp:18]   --->   Operation 1868 'sext' 'sext_ln18_245' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1869 [1/1] (0.71ns)   --->   "%p_0108 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 334, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1869 'memshiftread' 'p_0108' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_334 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln18_328 = sext i16 %p_0108" [FIR_HLS.cpp:18]   --->   Operation 1870 'sext' 'sext_ln18_328' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1871 [1/1] (0.85ns)   --->   "%tmp58 = add i17 %sext_ln18_245, i17 %sext_ln18_328" [FIR_HLS.cpp:18]   --->   Operation 1871 'add' 'tmp58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1872 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_82 = add i26 %tmp220_cast, i26 %tmp224" [FIR_HLS.cpp:18]   --->   Operation 1872 'add' 'add_ln18_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 335 <SV = 334> <Delay = 6.82>
ST_335 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln18_298 = sext i16 %p_0168" [FIR_HLS.cpp:18]   --->   Operation 1873 'sext' 'sext_ln18_298' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1874 [1/1] (0.71ns)   --->   "%p_0106 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 335, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1874 'memshiftread' 'p_0106' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_335 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln18_329 = sext i16 %p_0106" [FIR_HLS.cpp:18]   --->   Operation 1875 'sext' 'sext_ln18_329' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i18 %tmp2" [FIR_HLS.cpp:18]   --->   Operation 1876 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17" [FIR_HLS.cpp:18]   --->   Operation 1877 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1878 [1/1] (0.85ns)   --->   "%tmp18 = add i17 %sext_ln18_298, i17 %sext_ln18_329" [FIR_HLS.cpp:18]   --->   Operation 1878 'add' 'tmp18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i17 %tmp18" [FIR_HLS.cpp:18]   --->   Operation 1879 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1880 [1/1] (0.86ns)   --->   "%tmp5 = add i18 %tmp18_cast, i18 %tmp17_cast" [FIR_HLS.cpp:18]   --->   Operation 1880 'add' 'tmp5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i18 %tmp5" [FIR_HLS.cpp:18]   --->   Operation 1881 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1882 [1/1] (0.87ns)   --->   "%tmp35 = add i19 %tmp5_cast, i19 %tmp2_cast" [FIR_HLS.cpp:18]   --->   Operation 1882 'add' 'tmp35' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp35, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1883 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1884 [1/1] (0.00ns)   --->   "%p_shl977 = sext i20 %tmp_4" [FIR_HLS.cpp:18]   --->   Operation 1884 'sext' 'p_shl977' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1885 [1/1] (0.89ns)   --->   "%tmp36 = sub i21 0, i21 %p_shl977" [FIR_HLS.cpp:18]   --->   Operation 1885 'sub' 'tmp36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i21 %tmp36" [FIR_HLS.cpp:18]   --->   Operation 1886 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp443, i6 0" [FIR_HLS.cpp:18]   --->   Operation 1887 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1888 [1/1] (0.00ns)   --->   "%p_shl = sext i23 %tmp_70" [FIR_HLS.cpp:18]   --->   Operation 1888 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp443, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1889 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1890 [1/1] (0.00ns)   --->   "%p_shl899 = sext i18 %tmp_71" [FIR_HLS.cpp:18]   --->   Operation 1890 'sext' 'p_shl899' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp444 = sub i24 %p_shl899, i24 %p_shl" [FIR_HLS.cpp:18]   --->   Operation 1891 'sub' 'tmp444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln18_448 = sext i27 %add_ln18_81" [FIR_HLS.cpp:18]   --->   Operation 1892 'sext' 'sext_ln18_448' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1893 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln18_83 = add i24 %tmp444, i24 %tmp36_cast" [FIR_HLS.cpp:18]   --->   Operation 1893 'add' 'add_ln18_83' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln18_449 = sext i24 %add_ln18_83" [FIR_HLS.cpp:18]   --->   Operation 1894 'sext' 'sext_ln18_449' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1895 [1/1] (0.95ns)   --->   "%add_ln18_84 = add i26 %sext_ln18_449, i26 %add_ln18_82" [FIR_HLS.cpp:18]   --->   Operation 1895 'add' 'add_ln18_84' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln18_450 = sext i26 %add_ln18_84" [FIR_HLS.cpp:18]   --->   Operation 1896 'sext' 'sext_ln18_450' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1897 [1/1] (0.96ns)   --->   "%add_ln18_85 = add i28 %sext_ln18_450, i28 %sext_ln18_448" [FIR_HLS.cpp:18]   --->   Operation 1897 'add' 'add_ln18_85' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 1.96>
ST_336 : Operation 1898 [1/1] (0.71ns)   --->   "%p_0104 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 336, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1898 'memshiftread' 'p_0104' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_336 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln18_440 = sext i29 %add_ln18_72" [FIR_HLS.cpp:18]   --->   Operation 1899 'sext' 'sext_ln18_440' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln18_446 = sext i28 %add_ln18_78" [FIR_HLS.cpp:18]   --->   Operation 1900 'sext' 'sext_ln18_446' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln18_451 = sext i28 %add_ln18_85" [FIR_HLS.cpp:18]   --->   Operation 1901 'sext' 'sext_ln18_451' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1902 [1/1] (0.97ns)   --->   "%add_ln18_86 = add i29 %sext_ln18_451, i29 %sext_ln18_446" [FIR_HLS.cpp:18]   --->   Operation 1902 'add' 'add_ln18_86' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln18_452 = sext i29 %add_ln18_86" [FIR_HLS.cpp:18]   --->   Operation 1903 'sext' 'sext_ln18_452' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 1904 [1/1] (0.98ns)   --->   "%add_ln18_87 = add i30 %sext_ln18_452, i30 %sext_ln18_440" [FIR_HLS.cpp:18]   --->   Operation 1904 'add' 'add_ln18_87' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 2.43>
ST_337 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln18_152 = sext i16 %p_155" [FIR_HLS.cpp:18]   --->   Operation 1905 'sext' 'sext_ln18_152' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln18_229 = sext i16 %p_232" [FIR_HLS.cpp:18]   --->   Operation 1906 'sext' 'sext_ln18_229' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1907 [1/1] (0.71ns)   --->   "%p_0102 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 337, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1907 'memshiftread' 'p_0102' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_337 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln18_331 = sext i16 %p_0102" [FIR_HLS.cpp:18]   --->   Operation 1908 'sext' 'sext_ln18_331' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1909 [1/1] (0.85ns)   --->   "%tmp37 = add i17 %sext_ln18_229, i17 %sext_ln18_331" [FIR_HLS.cpp:18]   --->   Operation 1909 'add' 'tmp37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i17 %tmp37" [FIR_HLS.cpp:18]   --->   Operation 1910 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1911 [1/1] (0.86ns)   --->   "%tmp20 = add i18 %tmp37_cast, i18 %sext_ln18_152" [FIR_HLS.cpp:18]   --->   Operation 1911 'add' 'tmp20' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 0.71>
ST_338 : Operation 1912 [1/1] (0.71ns)   --->   "%p_0100 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 338, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1912 'memshiftread' 'p_0100' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 339 <SV = 338> <Delay = 0.71>
ST_339 : Operation 1913 [1/1] (0.71ns)   --->   "%p_098 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 339, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1913 'memshiftread' 'p_098' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 340 <SV = 339> <Delay = 1.57>
ST_340 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln18_47 = sext i16 %p_49" [FIR_HLS.cpp:18]   --->   Operation 1914 'sext' 'sext_ln18_47' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1915 [1/1] (0.71ns)   --->   "%p_096 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 340, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1915 'memshiftread' 'p_096' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_340 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln18_334 = sext i16 %p_096" [FIR_HLS.cpp:18]   --->   Operation 1916 'sext' 'sext_ln18_334' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1917 [1/1] (0.85ns)   --->   "%tmp69 = add i17 %sext_ln18_47, i17 %sext_ln18_334" [FIR_HLS.cpp:18]   --->   Operation 1917 'add' 'tmp69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 0.71>
ST_341 : Operation 1918 [1/1] (0.71ns)   --->   "%p_094 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 341, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1918 'memshiftread' 'p_094' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 342 <SV = 341> <Delay = 1.58>
ST_342 : Operation 1919 [1/1] (0.71ns)   --->   "%p_092 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 342, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1919 'memshiftread' 'p_092' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_342 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln18_336 = sext i16 %p_092" [FIR_HLS.cpp:18]   --->   Operation 1920 'sext' 'sext_ln18_336' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp277_cast = sext i17 %tmp277" [FIR_HLS.cpp:18]   --->   Operation 1921 'sext' 'tmp277_cast' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1922 [1/1] (0.86ns)   --->   "%tmp278 = add i18 %tmp277_cast, i18 %sext_ln18_336" [FIR_HLS.cpp:18]   --->   Operation 1922 'add' 'tmp278' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 0.71>
ST_343 : Operation 1923 [1/1] (0.71ns)   --->   "%p_090 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 343, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1923 'memshiftread' 'p_090' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 344 <SV = 343> <Delay = 0.71>
ST_344 : Operation 1924 [1/1] (0.71ns)   --->   "%p_088 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 344, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1924 'memshiftread' 'p_088' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 345 <SV = 344> <Delay = 1.41>
ST_345 : Operation 1925 [1/1] (0.71ns)   --->   "%p_086 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 345, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1925 'memshiftread' 'p_086' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_345 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln18_339 = sext i16 %p_086" [FIR_HLS.cpp:18]   --->   Operation 1926 'sext' 'sext_ln18_339' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19" [FIR_HLS.cpp:18]   --->   Operation 1927 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i18 %tmp20" [FIR_HLS.cpp:18]   --->   Operation 1928 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i19 %tmp20_cast, i19 %tmp19_cast" [FIR_HLS.cpp:18]   --->   Operation 1929 'add' 'tmp43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_345 : Operation 1930 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp44 = sub i19 %tmp43, i19 %sext_ln18_339" [FIR_HLS.cpp:18]   --->   Operation 1930 'sub' 'tmp44' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 346 <SV = 345> <Delay = 1.41>
ST_346 : Operation 1931 [1/1] (0.71ns)   --->   "%p_084 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 346, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1931 'memshiftread' 'p_084' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_346 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln18_340 = sext i16 %p_084" [FIR_HLS.cpp:18]   --->   Operation 1932 'sext' 'sext_ln18_340' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp72_cast = sext i18 %tmp72" [FIR_HLS.cpp:18]   --->   Operation 1933 'sext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i17 %tmp69" [FIR_HLS.cpp:18]   --->   Operation 1934 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 1935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i19 %tmp69_cast, i19 %tmp72_cast" [FIR_HLS.cpp:18]   --->   Operation 1935 'add' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_346 : Operation 1936 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp75 = sub i19 %tmp74, i19 %sext_ln18_340" [FIR_HLS.cpp:18]   --->   Operation 1936 'sub' 'tmp75' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 347 <SV = 346> <Delay = 0.71>
ST_347 : Operation 1937 [1/1] (0.71ns)   --->   "%p_082 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 347, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1937 'memshiftread' 'p_082' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 348 <SV = 347> <Delay = 0.71>
ST_348 : Operation 1938 [1/1] (0.71ns)   --->   "%p_080 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 348, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1938 'memshiftread' 'p_080' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 349 <SV = 348> <Delay = 4.26>
ST_349 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln18_283 = sext i16 %p_0200" [FIR_HLS.cpp:18]   --->   Operation 1939 'sext' 'sext_ln18_283' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1940 [1/1] (0.71ns)   --->   "%p_078 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 349, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1940 'memshiftread' 'p_078' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_349 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln18_343 = sext i16 %p_078" [FIR_HLS.cpp:18]   --->   Operation 1941 'sext' 'sext_ln18_343' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp189_cast = sext i17 %tmp189" [FIR_HLS.cpp:18]   --->   Operation 1942 'sext' 'tmp189_cast' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1943 [1/1] (0.85ns)   --->   "%tmp190 = add i17 %sext_ln18_283, i17 %sext_ln18_343" [FIR_HLS.cpp:18]   --->   Operation 1943 'add' 'tmp190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp190_cast = sext i17 %tmp190" [FIR_HLS.cpp:18]   --->   Operation 1944 'sext' 'tmp190_cast' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1945 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_88)   --->   "%tmp227 = add i18 %tmp190_cast, i18 %tmp189_cast" [FIR_HLS.cpp:18]   --->   Operation 1945 'add' 'tmp227' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_349 : Operation 1946 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_88)   --->   "%tmp227_cast = sext i18 %tmp227" [FIR_HLS.cpp:18]   --->   Operation 1946 'sext' 'tmp227_cast' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1947 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_88)   --->   "%tmp228 = mul i24 %tmp227_cast, i24 16777178" [FIR_HLS.cpp:18]   --->   Operation 1947 'mul' 'tmp228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 350 <SV = 349> <Delay = 2.69>
ST_350 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln18_37 = sext i16 %p_39" [FIR_HLS.cpp:18]   --->   Operation 1948 'sext' 'sext_ln18_37' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln18_49 = sext i16 %p_51" [FIR_HLS.cpp:18]   --->   Operation 1949 'sext' 'sext_ln18_49' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln18_332 = sext i16 %p_0100" [FIR_HLS.cpp:18]   --->   Operation 1950 'sext' 'sext_ln18_332' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1951 [1/1] (0.71ns)   --->   "%p_076 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 350, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1951 'memshiftread' 'p_076' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_350 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln18_344 = sext i16 %p_076" [FIR_HLS.cpp:18]   --->   Operation 1952 'sext' 'sext_ln18_344' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp143_cast = sext i17 %tmp143" [FIR_HLS.cpp:18]   --->   Operation 1953 'sext' 'tmp143_cast' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp144 = sub i18 %tmp143_cast, i18 %sext_ln18_37" [FIR_HLS.cpp:18]   --->   Operation 1954 'sub' 'tmp144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_350 : Operation 1955 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp145 = sub i18 %tmp144, i18 %sext_ln18_344" [FIR_HLS.cpp:18]   --->   Operation 1955 'sub' 'tmp145' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_350 : Operation 1956 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_88)   --->   "%tmp228 = mul i24 %tmp227_cast, i24 16777178" [FIR_HLS.cpp:18]   --->   Operation 1956 'mul' 'tmp228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_350 : Operation 1957 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_89)   --->   "%tmp445 = add i17 %sext_ln18_332, i17 %sext_ln18_49" [FIR_HLS.cpp:18]   --->   Operation 1957 'add' 'tmp445' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_350 : Operation 1958 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_89)   --->   "%tmp445_cast = sext i17 %tmp445" [FIR_HLS.cpp:18]   --->   Operation 1958 'sext' 'tmp445_cast' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1959 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_89)   --->   "%tmp446 = mul i25 %tmp445_cast, i25 70" [FIR_HLS.cpp:18]   --->   Operation 1959 'mul' 'tmp446' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 351 <SV = 350> <Delay = 3.98>
ST_351 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln18_321 = sext i16 %p_0122" [FIR_HLS.cpp:18]   --->   Operation 1960 'sext' 'sext_ln18_321' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1961 [1/1] (0.71ns)   --->   "%p_074 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 351, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1961 'memshiftread' 'p_074' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_351 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln18_345 = sext i16 %p_074" [FIR_HLS.cpp:18]   --->   Operation 1962 'sext' 'sext_ln18_345' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1963 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_88)   --->   "%tmp228 = mul i24 %tmp227_cast, i24 16777178" [FIR_HLS.cpp:18]   --->   Operation 1963 'mul' 'tmp228' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_351 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp195_cast = sext i17 %tmp195" [FIR_HLS.cpp:18]   --->   Operation 1964 'sext' 'tmp195_cast' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1965 [1/1] (0.85ns)   --->   "%tmp196 = add i17 %sext_ln18_321, i17 %sext_ln18_345" [FIR_HLS.cpp:18]   --->   Operation 1965 'add' 'tmp196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp196_cast = sext i17 %tmp196" [FIR_HLS.cpp:18]   --->   Operation 1966 'sext' 'tmp196_cast' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1967 [1/1] (0.86ns)   --->   "%tmp231 = add i18 %tmp196_cast, i18 %tmp195_cast" [FIR_HLS.cpp:18]   --->   Operation 1967 'add' 'tmp231' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp231, i3 0" [FIR_HLS.cpp:18]   --->   Operation 1968 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1969 [1/1] (0.00ns)   --->   "%p_shl949 = sext i21 %tmp_27" [FIR_HLS.cpp:18]   --->   Operation 1969 'sext' 'p_shl949' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp231, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1970 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1971 [1/1] (0.00ns)   --->   "%p_shl950 = sext i19 %tmp_28" [FIR_HLS.cpp:18]   --->   Operation 1971 'sext' 'p_shl950' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1972 [1/1] (0.90ns)   --->   "%tmp232 = add i23 %p_shl949, i23 %p_shl950" [FIR_HLS.cpp:18]   --->   Operation 1972 'add' 'tmp232' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp232_cast = sext i23 %tmp232" [FIR_HLS.cpp:18]   --->   Operation 1973 'sext' 'tmp232_cast' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1974 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_89)   --->   "%tmp446 = mul i25 %tmp445_cast, i25 70" [FIR_HLS.cpp:18]   --->   Operation 1974 'mul' 'tmp446' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_351 : Operation 1975 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_88 = add i24 %tmp228, i24 %tmp232_cast" [FIR_HLS.cpp:18]   --->   Operation 1975 'add' 'add_ln18_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 352 <SV = 351> <Delay = 1.29>
ST_352 : Operation 1976 [1/1] (0.71ns)   --->   "%p_072 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 352, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1976 'memshiftread' 'p_072' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_352 : Operation 1977 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_89)   --->   "%tmp446 = mul i25 %tmp445_cast, i25 70" [FIR_HLS.cpp:18]   --->   Operation 1977 'mul' 'tmp446' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 1978 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_88 = add i24 %tmp228, i24 %tmp232_cast" [FIR_HLS.cpp:18]   --->   Operation 1978 'add' 'add_ln18_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln18_454 = sext i24 %add_ln18_88" [FIR_HLS.cpp:18]   --->   Operation 1979 'sext' 'sext_ln18_454' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 1980 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_89 = add i25 %sext_ln18_454, i25 %tmp446" [FIR_HLS.cpp:18]   --->   Operation 1980 'add' 'add_ln18_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 353 <SV = 352> <Delay = 2.43>
ST_353 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln18_335 = sext i16 %p_094" [FIR_HLS.cpp:18]   --->   Operation 1981 'sext' 'sext_ln18_335' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1982 [1/1] (0.71ns)   --->   "%p_070 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 353, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1982 'memshiftread' 'p_070' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_353 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln18_346 = sext i16 %p_070" [FIR_HLS.cpp:18]   --->   Operation 1983 'sext' 'sext_ln18_346' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp209_cast = sext i17 %tmp209" [FIR_HLS.cpp:18]   --->   Operation 1984 'sext' 'tmp209_cast' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1985 [1/1] (0.85ns)   --->   "%tmp210 = add i17 %sext_ln18_335, i17 %sext_ln18_346" [FIR_HLS.cpp:18]   --->   Operation 1985 'add' 'tmp210' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i17 %tmp210" [FIR_HLS.cpp:18]   --->   Operation 1986 'sext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1987 [1/1] (0.86ns)   --->   "%tmp235 = add i18 %tmp210_cast, i18 %tmp209_cast" [FIR_HLS.cpp:18]   --->   Operation 1987 'add' 'tmp235' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1988 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_89 = add i25 %sext_ln18_454, i25 %tmp446" [FIR_HLS.cpp:18]   --->   Operation 1988 'add' 'add_ln18_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 354 <SV = 353> <Delay = 0.71>
ST_354 : Operation 1989 [1/1] (0.71ns)   --->   "%p_068 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 354, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1989 'memshiftread' 'p_068' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 355 <SV = 354> <Delay = 3.40>
ST_355 : Operation 1990 [1/1] (0.71ns)   --->   "%p_066 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 355, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1990 'memshiftread' 'p_066' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_355 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln18_348 = sext i16 %p_066" [FIR_HLS.cpp:18]   --->   Operation 1991 'sext' 'sext_ln18_348' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1992 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_90)   --->   "%tmp45 = add i19 %tmp44, i19 %sext_ln18_348" [FIR_HLS.cpp:18]   --->   Operation 1992 'add' 'tmp45' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_355 : Operation 1993 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_90)   --->   "%tmp45_cast = sext i19 %tmp45" [FIR_HLS.cpp:18]   --->   Operation 1993 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1994 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_90)   --->   "%tmp46 = mul i26 %tmp45_cast, i26 54" [FIR_HLS.cpp:18]   --->   Operation 1994 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 356 <SV = 355> <Delay = 0.99>
ST_356 : Operation 1995 [1/1] (0.71ns)   --->   "%p_064 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 356, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1995 'memshiftread' 'p_064' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_356 : Operation 1996 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_90)   --->   "%tmp46 = mul i26 %tmp45_cast, i26 54" [FIR_HLS.cpp:18]   --->   Operation 1996 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 357 <SV = 356> <Delay = 1.58>
ST_357 : Operation 1997 [1/1] (0.71ns)   --->   "%p_062 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 357, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 1997 'memshiftread' 'p_062' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_357 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln18_350 = sext i16 %p_062" [FIR_HLS.cpp:18]   --->   Operation 1998 'sext' 'sext_ln18_350' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 1999 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_90)   --->   "%tmp46 = mul i26 %tmp45_cast, i26 54" [FIR_HLS.cpp:18]   --->   Operation 1999 'mul' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_357 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %tmp235, i6 0" [FIR_HLS.cpp:18]   --->   Operation 2000 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2001 [1/1] (0.00ns)   --->   "%p_shl947 = sext i24 %tmp_29" [FIR_HLS.cpp:18]   --->   Operation 2001 'sext' 'p_shl947' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp235, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2002 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2003 [1/1] (0.00ns)   --->   "%p_shl948 = sext i22 %tmp_30" [FIR_HLS.cpp:18]   --->   Operation 2003 'sext' 'p_shl948' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2004 [1/1] (0.93ns)   --->   "%tmp236 = sub i25 %p_shl947, i25 %p_shl948" [FIR_HLS.cpp:18]   --->   Operation 2004 'sub' 'tmp236' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp236_cast = sext i25 %tmp236" [FIR_HLS.cpp:18]   --->   Operation 2005 'sext' 'tmp236_cast' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp265_cast = sext i17 %tmp265" [FIR_HLS.cpp:18]   --->   Operation 2006 'sext' 'tmp265_cast' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2007 [1/1] (0.86ns)   --->   "%tmp266 = add i18 %tmp265_cast, i18 %sext_ln18_350" [FIR_HLS.cpp:18]   --->   Operation 2007 'add' 'tmp266' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2008 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_90 = add i26 %tmp236_cast, i26 %tmp46" [FIR_HLS.cpp:18]   --->   Operation 2008 'add' 'add_ln18_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 358 <SV = 357> <Delay = 0.71>
ST_358 : Operation 2009 [1/1] (0.71ns)   --->   "%p_060 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 358, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2009 'memshiftread' 'p_060' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_358 : Operation 2010 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_90 = add i26 %tmp236_cast, i26 %tmp46" [FIR_HLS.cpp:18]   --->   Operation 2010 'add' 'add_ln18_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 359 <SV = 358> <Delay = 1.40>
ST_359 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln18_290 = sext i16 %p_0184" [FIR_HLS.cpp:18]   --->   Operation 2011 'sext' 'sext_ln18_290' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2012 [1/1] (0.71ns)   --->   "%p_058 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 359, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2012 'memshiftread' 'p_058' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_359 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln18_352 = sext i16 %p_058" [FIR_HLS.cpp:18]   --->   Operation 2013 'sext' 'sext_ln18_352' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp239_cast = sext i17 %tmp239" [FIR_HLS.cpp:18]   --->   Operation 2014 'sext' 'tmp239_cast' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp240 = add i18 %tmp239_cast, i18 %sext_ln18_290" [FIR_HLS.cpp:18]   --->   Operation 2015 'add' 'tmp240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_359 : Operation 2016 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp241 = sub i18 %tmp240, i18 %sext_ln18_352" [FIR_HLS.cpp:18]   --->   Operation 2016 'sub' 'tmp241' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 360 <SV = 359> <Delay = 6.86>
ST_360 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln18_338 = sext i16 %p_088" [FIR_HLS.cpp:18]   --->   Operation 2017 'sext' 'sext_ln18_338' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2018 [1/1] (0.71ns)   --->   "%p_056 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 360, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2018 'memshiftread' 'p_056' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_360 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln18_353 = sext i16 %p_056" [FIR_HLS.cpp:18]   --->   Operation 2019 'sext' 'sext_ln18_353' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i18 %tmp38" [FIR_HLS.cpp:18]   --->   Operation 2020 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp58_cast = sext i17 %tmp58" [FIR_HLS.cpp:18]   --->   Operation 2021 'sext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2022 [1/1] (0.85ns)   --->   "%tmp67 = add i17 %sext_ln18_338, i17 %sext_ln18_353" [FIR_HLS.cpp:18]   --->   Operation 2022 'add' 'tmp67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp67_cast = sext i17 %tmp67" [FIR_HLS.cpp:18]   --->   Operation 2023 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2024 [1/1] (0.86ns)   --->   "%tmp57 = add i18 %tmp67_cast, i18 %tmp58_cast" [FIR_HLS.cpp:18]   --->   Operation 2024 'add' 'tmp57' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp57_cast = sext i18 %tmp57" [FIR_HLS.cpp:18]   --->   Operation 2025 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2026 [1/1] (0.87ns)   --->   "%tmp53 = add i19 %tmp57_cast, i19 %tmp38_cast" [FIR_HLS.cpp:18]   --->   Operation 2026 'add' 'tmp53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp53, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2027 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2028 [1/1] (0.00ns)   --->   "%p_shl974 = sext i24 %tmp_5" [FIR_HLS.cpp:18]   --->   Operation 2028 'sext' 'p_shl974' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2029 [1/1] (0.93ns)   --->   "%p_neg975 = sub i25 0, i25 %p_shl974" [FIR_HLS.cpp:18]   --->   Operation 2029 'sub' 'p_neg975' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp53, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2030 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2031 [1/1] (0.00ns)   --->   "%p_shl976 = sext i20 %tmp_6" [FIR_HLS.cpp:18]   --->   Operation 2031 'sext' 'p_shl976' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = sub i25 %p_neg975, i25 %p_shl976" [FIR_HLS.cpp:18]   --->   Operation 2032 'sub' 'tmp54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_360 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp241, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2033 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i22 %tmp_2" [FIR_HLS.cpp:18]   --->   Operation 2034 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln18_455 = sext i25 %add_ln18_89" [FIR_HLS.cpp:18]   --->   Operation 2035 'sext' 'sext_ln18_455' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2036 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_91 = add i25 %tmp_2_cast, i25 %tmp54" [FIR_HLS.cpp:18]   --->   Operation 2036 'add' 'add_ln18_91' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_360 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln18_456 = sext i25 %add_ln18_91" [FIR_HLS.cpp:18]   --->   Operation 2037 'sext' 'sext_ln18_456' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2038 [1/1] (0.95ns)   --->   "%add_ln18_92 = add i26 %sext_ln18_456, i26 %add_ln18_90" [FIR_HLS.cpp:18]   --->   Operation 2038 'add' 'add_ln18_92' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln18_459 = sext i26 %add_ln18_92" [FIR_HLS.cpp:18]   --->   Operation 2039 'sext' 'sext_ln18_459' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2040 [1/1] (0.95ns)   --->   "%add_ln18_93 = add i27 %sext_ln18_459, i27 %sext_ln18_455" [FIR_HLS.cpp:18]   --->   Operation 2040 'add' 'add_ln18_93' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 1.59>
ST_361 : Operation 2041 [1/1] (0.71ns)   --->   "%p_054 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 361, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2041 'memshiftread' 'p_054' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_361 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln18_354 = sext i16 %p_054" [FIR_HLS.cpp:18]   --->   Operation 2042 'sext' 'sext_ln18_354' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp121_cast = sext i18 %tmp121" [FIR_HLS.cpp:18]   --->   Operation 2043 'sext' 'tmp121_cast' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 2044 [1/1] (0.87ns)   --->   "%tmp122 = sub i19 %tmp121_cast, i19 %sext_ln18_354" [FIR_HLS.cpp:18]   --->   Operation 2044 'sub' 'tmp122' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 1.40>
ST_362 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln18_299 = sext i16 %p_0166" [FIR_HLS.cpp:18]   --->   Operation 2045 'sext' 'sext_ln18_299' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2046 [1/1] (0.71ns)   --->   "%p_052 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 362, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2046 'memshiftread' 'p_052' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_362 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln18_355 = sext i16 %p_052" [FIR_HLS.cpp:18]   --->   Operation 2047 'sext' 'sext_ln18_355' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp245_cast = sext i17 %tmp245" [FIR_HLS.cpp:18]   --->   Operation 2048 'sext' 'tmp245_cast' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp246 = add i18 %tmp245_cast, i18 %sext_ln18_299" [FIR_HLS.cpp:18]   --->   Operation 2049 'add' 'tmp246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_362 : Operation 2050 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp247 = sub i18 %tmp246, i18 %sext_ln18_355" [FIR_HLS.cpp:18]   --->   Operation 2050 'sub' 'tmp247' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 363 <SV = 362> <Delay = 3.40>
ST_363 : Operation 2051 [1/1] (0.71ns)   --->   "%p_050 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 363, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2051 'memshiftread' 'p_050' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_363 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln18_356 = sext i16 %p_050" [FIR_HLS.cpp:18]   --->   Operation 2052 'sext' 'sext_ln18_356' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2053 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_94)   --->   "%tmp123 = sub i19 %tmp122, i19 %sext_ln18_356" [FIR_HLS.cpp:18]   --->   Operation 2053 'sub' 'tmp123' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_363 : Operation 2054 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_94)   --->   "%tmp123_cast = sext i19 %tmp123" [FIR_HLS.cpp:18]   --->   Operation 2054 'sext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2055 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:18]   --->   Operation 2055 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 364 <SV = 363> <Delay = 1.40>
ST_364 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln18_305 = sext i16 %p_0154" [FIR_HLS.cpp:18]   --->   Operation 2056 'sext' 'sext_ln18_305' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2057 [1/1] (0.71ns)   --->   "%p_048 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 364, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2057 'memshiftread' 'p_048' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_364 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln18_357 = sext i16 %p_048" [FIR_HLS.cpp:18]   --->   Operation 2058 'sext' 'sext_ln18_357' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2059 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:18]   --->   Operation 2059 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_364 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp251_cast = sext i17 %tmp251" [FIR_HLS.cpp:18]   --->   Operation 2060 'sext' 'tmp251_cast' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp252 = add i18 %tmp251_cast, i18 %sext_ln18_305" [FIR_HLS.cpp:18]   --->   Operation 2061 'add' 'tmp252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_364 : Operation 2062 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp253 = sub i18 %tmp252, i18 %sext_ln18_357" [FIR_HLS.cpp:18]   --->   Operation 2062 'sub' 'tmp253' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 365 <SV = 364> <Delay = 3.85>
ST_365 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln18_276 = sext i16 %p_0214" [FIR_HLS.cpp:18]   --->   Operation 2063 'sext' 'sext_ln18_276' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2064 [1/1] (0.71ns)   --->   "%p_046 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 365, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2064 'memshiftread' 'p_046' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_365 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln18_358 = sext i16 %p_046" [FIR_HLS.cpp:18]   --->   Operation 2065 'sext' 'sext_ln18_358' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2066 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_94)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 46" [FIR_HLS.cpp:18]   --->   Operation 2066 'mul' 'tmp124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_365 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp247_cast = sext i18 %tmp247" [FIR_HLS.cpp:18]   --->   Operation 2067 'sext' 'tmp247_cast' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2068 [1/1] (2.45ns)   --->   "%tmp248 = mul i25 %tmp247_cast, i25 50" [FIR_HLS.cpp:18]   --->   Operation 2068 'mul' 'tmp248' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp253, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2069 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2070 [1/1] (0.00ns)   --->   "%p_shl945 = sext i23 %tmp_31" [FIR_HLS.cpp:18]   --->   Operation 2070 'sext' 'p_shl945' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp253, i2 0" [FIR_HLS.cpp:18]   --->   Operation 2071 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2072 [1/1] (0.00ns)   --->   "%p_shl946 = sext i20 %tmp_32" [FIR_HLS.cpp:18]   --->   Operation 2072 'sext' 'p_shl946' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp254 = add i24 %p_shl945, i24 %p_shl946" [FIR_HLS.cpp:18]   --->   Operation 2073 'add' 'tmp254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_365 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp215_cast = sext i17 %tmp215" [FIR_HLS.cpp:18]   --->   Operation 2074 'sext' 'tmp215_cast' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2075 [1/1] (0.85ns)   --->   "%tmp216 = add i17 %sext_ln18_276, i17 %sext_ln18_358" [FIR_HLS.cpp:18]   --->   Operation 2075 'add' 'tmp216' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp216_cast = sext i17 %tmp216" [FIR_HLS.cpp:18]   --->   Operation 2076 'sext' 'tmp216_cast' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2077 [1/1] (0.86ns)   --->   "%tmp257 = add i18 %tmp216_cast, i18 %tmp215_cast" [FIR_HLS.cpp:18]   --->   Operation 2077 'add' 'tmp257' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp257, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2078 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2079 [1/1] (0.00ns)   --->   "%p_shl942 = sext i22 %tmp_33" [FIR_HLS.cpp:18]   --->   Operation 2079 'sext' 'p_shl942' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg943 = sub i24 0, i24 %p_shl942" [FIR_HLS.cpp:18]   --->   Operation 2080 'sub' 'p_neg943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_365 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp257, i2 0" [FIR_HLS.cpp:18]   --->   Operation 2081 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2082 [1/1] (0.00ns)   --->   "%p_shl944 = sext i20 %tmp_34" [FIR_HLS.cpp:18]   --->   Operation 2082 'sext' 'p_shl944' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2083 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%tmp258 = sub i24 %p_neg943, i24 %p_shl944" [FIR_HLS.cpp:18]   --->   Operation 2083 'sub' 'tmp258' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_365 : Operation 2084 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_94 = add i25 %tmp248, i25 %tmp124" [FIR_HLS.cpp:18]   --->   Operation 2084 'add' 'add_ln18_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_365 : Operation 2085 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln18_95 = add i24 %tmp254, i24 %tmp258" [FIR_HLS.cpp:18]   --->   Operation 2085 'add' 'add_ln18_95' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 366 <SV = 365> <Delay = 2.43>
ST_366 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln18_314 = sext i16 %p_0136" [FIR_HLS.cpp:18]   --->   Operation 2086 'sext' 'sext_ln18_314' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2087 [1/1] (0.71ns)   --->   "%p_044 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 367, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2087 'memshiftread' 'p_044' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_366 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln18_359 = sext i16 %p_044" [FIR_HLS.cpp:18]   --->   Operation 2088 'sext' 'sext_ln18_359' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp237_cast = sext i17 %tmp237" [FIR_HLS.cpp:18]   --->   Operation 2089 'sext' 'tmp237_cast' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2090 [1/1] (0.85ns)   --->   "%tmp238 = add i17 %sext_ln18_314, i17 %sext_ln18_359" [FIR_HLS.cpp:18]   --->   Operation 2090 'add' 'tmp238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp238_cast = sext i17 %tmp238" [FIR_HLS.cpp:18]   --->   Operation 2091 'sext' 'tmp238_cast' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2092 [1/1] (0.86ns)   --->   "%tmp261 = add i18 %tmp238_cast, i18 %tmp237_cast" [FIR_HLS.cpp:18]   --->   Operation 2092 'add' 'tmp261' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 2093 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_94 = add i25 %tmp248, i25 %tmp124" [FIR_HLS.cpp:18]   --->   Operation 2093 'add' 'add_ln18_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_366 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln18_457 = sext i25 %add_ln18_94" [FIR_HLS.cpp:18]   --->   Operation 2094 'sext' 'sext_ln18_457' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln18_458 = sext i24 %add_ln18_95" [FIR_HLS.cpp:18]   --->   Operation 2095 'sext' 'sext_ln18_458' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2096 [1/1] (0.94ns)   --->   "%add_ln18_96 = add i26 %sext_ln18_458, i26 %sext_ln18_457" [FIR_HLS.cpp:18]   --->   Operation 2096 'add' 'add_ln18_96' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 4.24>
ST_367 : Operation 2097 [1/1] (0.71ns)   --->   "%p_042 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 368, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2097 'memshiftread' 'p_042' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_367 : Operation 2098 [1/1] (0.00ns)   --->   "%p_0198_0_cast = sext i16 %p_0198" [FIR_HLS.cpp:18]   --->   Operation 2098 'sext' 'p_0198_0_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2099 [1/1] (0.00ns)   --->   "%p_072_0_cast = sext i16 %p_072" [FIR_HLS.cpp:18]   --->   Operation 2099 'sext' 'p_072_0_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2100 [1/1] (0.00ns)   --->   "%p_042_0_cast = sext i16 %p_042" [FIR_HLS.cpp:18]   --->   Operation 2100 'sext' 'p_042_0_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2101 [1/1] (0.00ns)   --->   "%tmp98_cast = sext i18 %tmp98" [FIR_HLS.cpp:18]   --->   Operation 2101 'sext' 'tmp98_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2102 [1/1] (0.85ns)   --->   "%tmp101 = add i17 %p_072_0_cast, i17 %p_042_0_cast" [FIR_HLS.cpp:18]   --->   Operation 2102 'add' 'tmp101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp101_cast = sext i17 %tmp101" [FIR_HLS.cpp:18]   --->   Operation 2103 'sext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2104 [1/1] (0.86ns)   --->   "%tmp100 = add i18 %tmp101_cast, i18 %p_0198_0_cast" [FIR_HLS.cpp:18]   --->   Operation 2104 'add' 'tmp100' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp100_cast = sext i18 %tmp100" [FIR_HLS.cpp:18]   --->   Operation 2105 'sext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2106 [1/1] (0.87ns)   --->   "%tmp1294 = add i19 %tmp100_cast, i19 %tmp98_cast" [FIR_HLS.cpp:18]   --->   Operation 2106 'add' 'tmp1294' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp1294, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2107 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i24 %tmp_1" [FIR_HLS.cpp:18]   --->   Operation 2108 'sext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i18.i4, i18 %tmp261, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2109 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2110 [1/1] (0.00ns)   --->   "%p_shl940 = sext i22 %tmp_35" [FIR_HLS.cpp:18]   --->   Operation 2110 'sext' 'p_shl940' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp261, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2111 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2112 [1/1] (0.00ns)   --->   "%p_shl941 = sext i19 %tmp_36" [FIR_HLS.cpp:18]   --->   Operation 2112 'sext' 'p_shl941' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2113 [1/1] (0.91ns)   --->   "%tmp262 = add i24 %p_shl940, i24 %p_shl941" [FIR_HLS.cpp:18]   --->   Operation 2113 'add' 'tmp262' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp262_cast389 = sext i24 %tmp262" [FIR_HLS.cpp:18]   --->   Operation 2114 'sext' 'tmp262_cast389' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2115 [1/1] (0.93ns)   --->   "%add_ln18_97 = add i25 %tmp262_cast389, i25 %tmp_1_cast" [FIR_HLS.cpp:18]   --->   Operation 2115 'add' 'add_ln18_97' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 0.71>
ST_368 : Operation 2116 [1/1] (0.71ns)   --->   "%p_040 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 369, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2116 'memshiftread' 'p_040' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>

State 369 <SV = 368> <Delay = 4.96>
ST_369 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln18_349 = sext i16 %p_064" [FIR_HLS.cpp:18]   --->   Operation 2117 'sext' 'sext_ln18_349' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2118 [1/1] (0.71ns)   --->   "%p_038 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 370, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2118 'memshiftread' 'p_038' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_369 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln18_361 = sext i16 %p_038" [FIR_HLS.cpp:18]   --->   Operation 2119 'sext' 'sext_ln18_361' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp135_cast = sext i18 %tmp135" [FIR_HLS.cpp:18]   --->   Operation 2120 'sext' 'tmp135_cast' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2121 [1/1] (0.85ns)   --->   "%tmp107 = add i17 %sext_ln18_349, i17 %sext_ln18_361" [FIR_HLS.cpp:18]   --->   Operation 2121 'add' 'tmp107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp107_cast = sext i17 %tmp107" [FIR_HLS.cpp:18]   --->   Operation 2122 'sext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2123 [1/1] (2.39ns) (grouped into DSP with root node tmp138)   --->   "%tmp137 = add i19 %tmp107_cast, i19 %tmp135_cast" [FIR_HLS.cpp:18]   --->   Operation 2123 'add' 'tmp137' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_369 : Operation 2124 [1/1] (0.00ns) (grouped into DSP with root node tmp138)   --->   "%tmp137_cast = sext i19 %tmp137" [FIR_HLS.cpp:18]   --->   Operation 2124 'sext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2125 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:18]   --->   Operation 2125 'mul' 'tmp138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 370 <SV = 369> <Delay = 2.69>
ST_370 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln18_21 = sext i16 %p_21" [FIR_HLS.cpp:18]   --->   Operation 2126 'sext' 'sext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln18_360 = sext i16 %p_040" [FIR_HLS.cpp:18]   --->   Operation 2127 'sext' 'sext_ln18_360' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 2128 [1/1] (0.71ns)   --->   "%p_036 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 371, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2128 'memshiftread' 'p_036' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_370 : Operation 2129 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:18]   --->   Operation 2129 'mul' 'tmp138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_370 : Operation 2130 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp447 = add i17 %sext_ln18_360, i17 %sext_ln18_21" [FIR_HLS.cpp:18]   --->   Operation 2130 'add' 'tmp447' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_370 : Operation 2131 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp447_cast = sext i17 %tmp447" [FIR_HLS.cpp:18]   --->   Operation 2131 'sext' 'tmp447_cast' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 2132 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp448 = mul i24 %tmp447_cast, i24 42" [FIR_HLS.cpp:18]   --->   Operation 2132 'mul' 'tmp448' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 371 <SV = 370> <Delay = 0.99>
ST_371 : Operation 2133 [1/1] (0.71ns)   --->   "%p_034 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 372, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2133 'memshiftread' 'p_034' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_371 : Operation 2134 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:18]   --->   Operation 2134 'mul' 'tmp138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_371 : Operation 2135 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp448 = mul i24 %tmp447_cast, i24 42" [FIR_HLS.cpp:18]   --->   Operation 2135 'mul' 'tmp448' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 372 <SV = 371> <Delay = 0.71>
ST_372 : Operation 2136 [1/1] (0.71ns)   --->   "%p_032 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 373, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2136 'memshiftread' 'p_032' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_372 : Operation 2137 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp138 = mul i25 %tmp137_cast, i25 44" [FIR_HLS.cpp:18]   --->   Operation 2137 'mul' 'tmp138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_372 : Operation 2138 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp448 = mul i24 %tmp447_cast, i24 42" [FIR_HLS.cpp:18]   --->   Operation 2138 'mul' 'tmp448' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_372 : Operation 2139 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_98)   --->   "%tmp448_cast = sext i24 %tmp448" [FIR_HLS.cpp:18]   --->   Operation 2139 'sext' 'tmp448_cast' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2140 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_98 = add i25 %tmp448_cast, i25 %tmp138" [FIR_HLS.cpp:18]   --->   Operation 2140 'add' 'add_ln18_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 373 <SV = 372> <Delay = 3.50>
ST_373 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln18_364 = sext i16 %p_032" [FIR_HLS.cpp:18]   --->   Operation 2141 'sext' 'sext_ln18_364' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2142 [1/1] (0.71ns)   --->   "%p_030 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 375, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2142 'memshiftread' 'p_030' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_373 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln18_365 = sext i16 %p_030" [FIR_HLS.cpp:18]   --->   Operation 2143 'sext' 'sext_ln18_365' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp145_cast = sext i18 %tmp145" [FIR_HLS.cpp:18]   --->   Operation 2144 'sext' 'tmp145_cast' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp146 = add i19 %tmp145_cast, i19 %sext_ln18_364" [FIR_HLS.cpp:18]   --->   Operation 2145 'add' 'tmp146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_373 : Operation 2146 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp147 = sub i19 %tmp146, i19 %sext_ln18_365" [FIR_HLS.cpp:18]   --->   Operation 2146 'sub' 'tmp147' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_373 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln18_460 = sext i27 %add_ln18_93" [FIR_HLS.cpp:18]   --->   Operation 2147 'sext' 'sext_ln18_460' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln18_473 = sext i26 %add_ln18_96" [FIR_HLS.cpp:18]   --->   Operation 2148 'sext' 'sext_ln18_473' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln18_474 = sext i25 %add_ln18_97" [FIR_HLS.cpp:18]   --->   Operation 2149 'sext' 'sext_ln18_474' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2150 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_98 = add i25 %tmp448_cast, i25 %tmp138" [FIR_HLS.cpp:18]   --->   Operation 2150 'add' 'add_ln18_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_373 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln18_475 = sext i25 %add_ln18_98" [FIR_HLS.cpp:18]   --->   Operation 2151 'sext' 'sext_ln18_475' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2152 [1/1] (0.94ns)   --->   "%add_ln18_99 = add i26 %sext_ln18_475, i26 %sext_ln18_474" [FIR_HLS.cpp:18]   --->   Operation 2152 'add' 'add_ln18_99' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln18_476 = sext i26 %add_ln18_99" [FIR_HLS.cpp:18]   --->   Operation 2153 'sext' 'sext_ln18_476' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2154 [1/1] (0.95ns)   --->   "%add_ln18_100 = add i27 %sext_ln18_476, i27 %sext_ln18_473" [FIR_HLS.cpp:18]   --->   Operation 2154 'add' 'add_ln18_100' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln18_477 = sext i27 %add_ln18_100" [FIR_HLS.cpp:18]   --->   Operation 2155 'sext' 'sext_ln18_477' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2156 [1/1] (0.96ns)   --->   "%add_ln18_101 = add i28 %sext_ln18_477, i28 %sext_ln18_460" [FIR_HLS.cpp:18]   --->   Operation 2156 'add' 'add_ln18_101' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 3.40>
ST_374 : Operation 2157 [1/1] (0.71ns)   --->   "%p_028 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 376, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2157 'memshiftread' 'p_028' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_374 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln18_366 = sext i16 %p_028" [FIR_HLS.cpp:18]   --->   Operation 2158 'sext' 'sext_ln18_366' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 2159 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_102)   --->   "%tmp267 = sub i18 %tmp266, i18 %sext_ln18_366" [FIR_HLS.cpp:18]   --->   Operation 2159 'sub' 'tmp267' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_374 : Operation 2160 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_102)   --->   "%tmp267_cast = sext i18 %tmp267" [FIR_HLS.cpp:18]   --->   Operation 2160 'sext' 'tmp267_cast' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 2161 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:18]   --->   Operation 2161 'mul' 'tmp268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 375 <SV = 374> <Delay = 1.40>
ST_375 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln18_330 = sext i16 %p_0104" [FIR_HLS.cpp:18]   --->   Operation 2162 'sext' 'sext_ln18_330' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 2163 [1/1] (0.71ns)   --->   "%p_026 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 377, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2163 'memshiftread' 'p_026' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_375 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln18_367 = sext i16 %p_026" [FIR_HLS.cpp:18]   --->   Operation 2164 'sext' 'sext_ln18_367' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 2165 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:18]   --->   Operation 2165 'mul' 'tmp268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_375 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp271_cast = sext i17 %tmp271" [FIR_HLS.cpp:18]   --->   Operation 2166 'sext' 'tmp271_cast' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 2167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp272 = add i18 %tmp271_cast, i18 %sext_ln18_330" [FIR_HLS.cpp:18]   --->   Operation 2167 'add' 'tmp272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_375 : Operation 2168 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp273 = sub i18 %tmp272, i18 %sext_ln18_367" [FIR_HLS.cpp:18]   --->   Operation 2168 'sub' 'tmp273' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 376 <SV = 375> <Delay = 2.12>
ST_376 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln18_363 = sext i16 %p_034" [FIR_HLS.cpp:18]   --->   Operation 2169 'sext' 'sext_ln18_363' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2170 [1/1] (0.71ns)   --->   "%p_024 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 378, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2170 'memshiftread' 'p_024' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_376 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln18_368 = sext i16 %p_024" [FIR_HLS.cpp:18]   --->   Operation 2171 'sext' 'sext_ln18_368' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i19 %tmp63, i19 %sext_ln18_363" [FIR_HLS.cpp:18]   --->   Operation 2172 'add' 'tmp64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_376 : Operation 2173 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp65 = sub i19 %tmp64, i19 %sext_ln18_368" [FIR_HLS.cpp:18]   --->   Operation 2173 'sub' 'tmp65' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_376 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i19.i5, i19 %tmp65, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2174 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2175 [1/1] (0.00ns)   --->   "%p_shl972 = sext i24 %tmp_7" [FIR_HLS.cpp:18]   --->   Operation 2175 'sext' 'p_shl972' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %tmp65, i2 0" [FIR_HLS.cpp:18]   --->   Operation 2176 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2177 [1/1] (0.00ns)   --->   "%p_shl973 = sext i21 %tmp_8" [FIR_HLS.cpp:18]   --->   Operation 2177 'sext' 'p_shl973' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp66 = sub i25 %p_shl972, i25 %p_shl973" [FIR_HLS.cpp:18]   --->   Operation 2178 'sub' 'tmp66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_376 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %tmp147, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2179 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2180 [1/1] (0.00ns)   --->   "%p_shl963 = sext i23 %tmp_14" [FIR_HLS.cpp:18]   --->   Operation 2180 'sext' 'p_shl963' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp147, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2181 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2182 [1/1] (0.00ns)   --->   "%p_shl964 = sext i20 %tmp_15" [FIR_HLS.cpp:18]   --->   Operation 2182 'sext' 'p_shl964' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2183 [1/1] (0.92ns)   --->   "%tmp148 = sub i24 %p_shl963, i24 %p_shl964" [FIR_HLS.cpp:18]   --->   Operation 2183 'sub' 'tmp148' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2184 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_102)   --->   "%tmp268 = mul i24 %tmp267_cast, i24 26" [FIR_HLS.cpp:18]   --->   Operation 2184 'mul' 'tmp268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_376 : Operation 2185 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp273, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2185 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2186 [1/1] (0.00ns)   --->   "%p_shl938 = sext i23 %tmp_37" [FIR_HLS.cpp:18]   --->   Operation 2186 'sext' 'p_shl938' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp273, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2187 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2188 [1/1] (0.00ns)   --->   "%p_shl939 = sext i19 %tmp_38" [FIR_HLS.cpp:18]   --->   Operation 2188 'sext' 'p_shl939' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2189 [1/1] (0.92ns)   --->   "%tmp274 = sub i24 %p_shl938, i24 %p_shl939" [FIR_HLS.cpp:18]   --->   Operation 2189 'sub' 'tmp274' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp274_cast = sext i24 %tmp274" [FIR_HLS.cpp:18]   --->   Operation 2190 'sext' 'tmp274_cast' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2191 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_102 = add i24 %tmp148, i24 %tmp268" [FIR_HLS.cpp:18]   --->   Operation 2191 'add' 'add_ln18_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_376 : Operation 2192 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_103 = add i25 %tmp274_cast, i25 %tmp66" [FIR_HLS.cpp:18]   --->   Operation 2192 'add' 'add_ln18_103' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 377 <SV = 376> <Delay = 3.40>
ST_377 : Operation 2193 [1/1] (0.71ns)   --->   "%p_022 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 379, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2193 'memshiftread' 'p_022' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_377 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln18_369 = sext i16 %p_022" [FIR_HLS.cpp:18]   --->   Operation 2194 'sext' 'sext_ln18_369' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 2195 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_105)   --->   "%tmp279 = sub i18 %tmp278, i18 %sext_ln18_369" [FIR_HLS.cpp:18]   --->   Operation 2195 'sub' 'tmp279' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_377 : Operation 2196 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_105)   --->   "%tmp279_cast = sext i18 %tmp279" [FIR_HLS.cpp:18]   --->   Operation 2196 'sext' 'tmp279_cast' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 2197 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_105)   --->   "%tmp280 = mul i23 %tmp279_cast, i23 22" [FIR_HLS.cpp:18]   --->   Operation 2197 'mul' 'tmp280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_377 : Operation 2198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_102 = add i24 %tmp148, i24 %tmp268" [FIR_HLS.cpp:18]   --->   Operation 2198 'add' 'add_ln18_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 378 <SV = 377> <Delay = 2.43>
ST_378 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln18_337 = sext i16 %p_090" [FIR_HLS.cpp:18]   --->   Operation 2199 'sext' 'sext_ln18_337' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2200 [1/1] (0.71ns)   --->   "%p_020 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 380, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2200 'memshiftread' 'p_020' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_378 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln18_370 = sext i16 %p_020" [FIR_HLS.cpp:18]   --->   Operation 2201 'sext' 'sext_ln18_370' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2202 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_105)   --->   "%tmp280 = mul i23 %tmp279_cast, i23 22" [FIR_HLS.cpp:18]   --->   Operation 2202 'mul' 'tmp280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_378 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp243_cast = sext i17 %tmp243" [FIR_HLS.cpp:18]   --->   Operation 2203 'sext' 'tmp243_cast' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2204 [1/1] (0.85ns)   --->   "%tmp244 = add i17 %sext_ln18_337, i17 %sext_ln18_370" [FIR_HLS.cpp:18]   --->   Operation 2204 'add' 'tmp244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp244_cast = sext i17 %tmp244" [FIR_HLS.cpp:18]   --->   Operation 2205 'sext' 'tmp244_cast' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2206 [1/1] (0.86ns)   --->   "%tmp283 = add i18 %tmp244_cast, i18 %tmp243_cast" [FIR_HLS.cpp:18]   --->   Operation 2206 'add' 'tmp283' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 2.43>
ST_379 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln18_351 = sext i16 %p_060" [FIR_HLS.cpp:18]   --->   Operation 2207 'sext' 'sext_ln18_351' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2208 [1/1] (0.71ns)   --->   "%p_018 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 381, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2208 'memshiftread' 'p_018' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_379 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln18_371 = sext i16 %p_018" [FIR_HLS.cpp:18]   --->   Operation 2209 'sext' 'sext_ln18_371' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2210 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_105)   --->   "%tmp280 = mul i23 %tmp279_cast, i23 22" [FIR_HLS.cpp:18]   --->   Operation 2210 'mul' 'tmp280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_379 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp283, i3 0" [FIR_HLS.cpp:18]   --->   Operation 2211 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2212 [1/1] (0.00ns)   --->   "%p_shl936 = sext i21 %tmp_39" [FIR_HLS.cpp:18]   --->   Operation 2212 'sext' 'p_shl936' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2213 [1/1] (0.90ns)   --->   "%tmp284 = sub i22 0, i22 %p_shl936" [FIR_HLS.cpp:18]   --->   Operation 2213 'sub' 'tmp284' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp284_cast = sext i22 %tmp284" [FIR_HLS.cpp:18]   --->   Operation 2214 'sext' 'tmp284_cast' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp249_cast = sext i17 %tmp249" [FIR_HLS.cpp:18]   --->   Operation 2215 'sext' 'tmp249_cast' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2216 [1/1] (0.85ns)   --->   "%tmp250 = add i17 %sext_ln18_351, i17 %sext_ln18_371" [FIR_HLS.cpp:18]   --->   Operation 2216 'add' 'tmp250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp250_cast = sext i17 %tmp250" [FIR_HLS.cpp:18]   --->   Operation 2217 'sext' 'tmp250_cast' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2218 [1/1] (0.86ns)   --->   "%tmp287 = add i18 %tmp250_cast, i18 %tmp249_cast" [FIR_HLS.cpp:18]   --->   Operation 2218 'add' 'tmp287' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2219 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_105 = add i23 %tmp280, i23 %tmp284_cast" [FIR_HLS.cpp:18]   --->   Operation 2219 'add' 'add_ln18_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 380 <SV = 379> <Delay = 3.75>
ST_380 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln18_313 = sext i16 %p_0138" [FIR_HLS.cpp:18]   --->   Operation 2220 'sext' 'sext_ln18_313' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2221 [1/1] (0.71ns)   --->   "%p_016 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 382, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2221 'memshiftread' 'p_016' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_380 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln18_372 = sext i16 %p_016" [FIR_HLS.cpp:18]   --->   Operation 2222 'sext' 'sext_ln18_372' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp287, i3 0" [FIR_HLS.cpp:18]   --->   Operation 2223 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2224 [1/1] (0.00ns)   --->   "%p_shl934 = sext i21 %tmp_40" [FIR_HLS.cpp:18]   --->   Operation 2224 'sext' 'p_shl934' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp287, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2225 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2226 [1/1] (0.00ns)   --->   "%p_shl935 = sext i19 %tmp_41" [FIR_HLS.cpp:18]   --->   Operation 2226 'sext' 'p_shl935' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2227 [1/1] (0.90ns)   --->   "%tmp288 = sub i22 %p_shl934, i22 %p_shl935" [FIR_HLS.cpp:18]   --->   Operation 2227 'sub' 'tmp288' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp288_cast = sext i22 %tmp288" [FIR_HLS.cpp:18]   --->   Operation 2228 'sext' 'tmp288_cast' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp291_cast = sext i17 %tmp291" [FIR_HLS.cpp:18]   --->   Operation 2229 'sext' 'tmp291_cast' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp292 = sub i18 %tmp291_cast, i18 %sext_ln18_313" [FIR_HLS.cpp:18]   --->   Operation 2230 'sub' 'tmp292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2231 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp293 = add i18 %tmp292, i18 %sext_ln18_372" [FIR_HLS.cpp:18]   --->   Operation 2231 'add' 'tmp293' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2232 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp293, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2232 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp293, i3 0" [FIR_HLS.cpp:18]   --->   Operation 2233 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2234 [1/1] (0.00ns)   --->   "%p_shl933 = sext i21 %tmp_42" [FIR_HLS.cpp:18]   --->   Operation 2234 'sext' 'p_shl933' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp294 = sub i23 %p_shl3, i23 %p_shl933" [FIR_HLS.cpp:18]   --->   Operation 2235 'sub' 'tmp294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln18_461 = sext i24 %add_ln18_102" [FIR_HLS.cpp:18]   --->   Operation 2236 'sext' 'sext_ln18_461' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln18_462 = sext i25 %add_ln18_103" [FIR_HLS.cpp:18]   --->   Operation 2237 'sext' 'sext_ln18_462' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_104 = add i26 %sext_ln18_462, i26 %sext_ln18_461" [FIR_HLS.cpp:18]   --->   Operation 2238 'add' 'add_ln18_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2239 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_105 = add i23 %tmp280, i23 %tmp284_cast" [FIR_HLS.cpp:18]   --->   Operation 2239 'add' 'add_ln18_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln18_463 = sext i23 %add_ln18_105" [FIR_HLS.cpp:18]   --->   Operation 2240 'sext' 'sext_ln18_463' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2241 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln18_106 = add i23 %tmp288_cast, i23 %tmp294" [FIR_HLS.cpp:18]   --->   Operation 2241 'add' 'add_ln18_106' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_380 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln18_464 = sext i23 %add_ln18_106" [FIR_HLS.cpp:18]   --->   Operation 2242 'sext' 'sext_ln18_464' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2243 [1/1] (0.92ns)   --->   "%add_ln18_107 = add i24 %sext_ln18_464, i24 %sext_ln18_463" [FIR_HLS.cpp:18]   --->   Operation 2243 'add' 'add_ln18_107' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln18_465 = sext i24 %add_ln18_107" [FIR_HLS.cpp:18]   --->   Operation 2244 'sext' 'sext_ln18_465' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2245 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_108 = add i26 %sext_ln18_465, i26 %add_ln18_104" [FIR_HLS.cpp:18]   --->   Operation 2245 'add' 'add_ln18_108' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 381 <SV = 380> <Delay = 2.43>
ST_381 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln18_362 = sext i16 %p_036" [FIR_HLS.cpp:18]   --->   Operation 2246 'sext' 'sext_ln18_362' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2247 [1/1] (0.71ns)   --->   "%p_014 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 383, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2247 'memshiftread' 'p_014' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_381 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln18_373 = sext i16 %p_014" [FIR_HLS.cpp:18]   --->   Operation 2248 'sext' 'sext_ln18_373' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp263_cast = sext i17 %tmp263" [FIR_HLS.cpp:18]   --->   Operation 2249 'sext' 'tmp263_cast' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2250 [1/1] (0.85ns)   --->   "%tmp264 = add i17 %sext_ln18_362, i17 %sext_ln18_373" [FIR_HLS.cpp:18]   --->   Operation 2250 'add' 'tmp264' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp264_cast = sext i17 %tmp264" [FIR_HLS.cpp:18]   --->   Operation 2251 'sext' 'tmp264_cast' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2252 [1/1] (0.86ns)   --->   "%tmp297 = add i18 %tmp264_cast, i18 %tmp263_cast" [FIR_HLS.cpp:18]   --->   Operation 2252 'add' 'tmp297' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 2.98>
ST_382 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln18_342 = sext i16 %p_080" [FIR_HLS.cpp:18]   --->   Operation 2253 'sext' 'sext_ln18_342' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln18_347 = sext i16 %p_068" [FIR_HLS.cpp:18]   --->   Operation 2254 'sext' 'sext_ln18_347' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2255 [1/1] (0.71ns)   --->   "%p_012 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 384, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2255 'memshiftread' 'p_012' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_382 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln18_374 = sext i16 %p_012" [FIR_HLS.cpp:18]   --->   Operation 2256 'sext' 'sext_ln18_374' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = sub i20 %tmp12, i20 %sext_ln18_342" [FIR_HLS.cpp:18]   --->   Operation 2257 'sub' 'tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_382 : Operation 2258 [1/1] (0.85ns)   --->   "%tmp1 = add i17 %sext_ln18_347, i17 %sext_ln18_374" [FIR_HLS.cpp:18]   --->   Operation 2258 'add' 'tmp1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i17 %tmp1" [FIR_HLS.cpp:18]   --->   Operation 2259 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2260 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp15 = add i20 %tmp1_cast, i20 %tmp13" [FIR_HLS.cpp:18]   --->   Operation 2260 'add' 'tmp15' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_382 : Operation 2261 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp15, i6 0" [FIR_HLS.cpp:18]   --->   Operation 2261 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i20.i3, i20 %tmp15, i3 0" [FIR_HLS.cpp:18]   --->   Operation 2262 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2263 [1/1] (0.00ns)   --->   "%p_shl980 = sext i23 %tmp_3" [FIR_HLS.cpp:18]   --->   Operation 2263 'sext' 'p_shl980' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = sub i26 %p_shl1, i26 %p_shl980" [FIR_HLS.cpp:18]   --->   Operation 2264 'sub' 'tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_382 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp297, i5 0" [FIR_HLS.cpp:18]   --->   Operation 2265 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2266 [1/1] (0.00ns)   --->   "%p_shl930 = sext i23 %tmp_43" [FIR_HLS.cpp:18]   --->   Operation 2266 'sext' 'p_shl930' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i18.i3, i18 %tmp297, i3 0" [FIR_HLS.cpp:18]   --->   Operation 2267 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2268 [1/1] (0.00ns)   --->   "%p_shl931 = sext i21 %tmp_44" [FIR_HLS.cpp:18]   --->   Operation 2268 'sext' 'p_shl931' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2269 [1/1] (0.92ns)   --->   "%tmp298 = add i25 %p_shl930, i25 %p_shl931" [FIR_HLS.cpp:18]   --->   Operation 2269 'add' 'tmp298' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp298_cast = sext i25 %tmp298" [FIR_HLS.cpp:18]   --->   Operation 2270 'sext' 'tmp298_cast' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2271 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln18_109 = add i26 %tmp298_cast, i26 %tmp16" [FIR_HLS.cpp:18]   --->   Operation 2271 'add' 'add_ln18_109' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 383 <SV = 382> <Delay = 1.41>
ST_383 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln18_341 = sext i16 %p_082" [FIR_HLS.cpp:18]   --->   Operation 2272 'sext' 'sext_ln18_341' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 2273 [1/1] (0.71ns)   --->   "%p_010 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 385, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2273 'memshiftread' 'p_010' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_383 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln18_375 = sext i16 %p_010" [FIR_HLS.cpp:18]   --->   Operation 2274 'sext' 'sext_ln18_375' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 2275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp76 = sub i19 %tmp75, i19 %sext_ln18_341" [FIR_HLS.cpp:18]   --->   Operation 2275 'sub' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_383 : Operation 2276 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp77 = add i19 %tmp76, i19 %sext_ln18_375" [FIR_HLS.cpp:18]   --->   Operation 2276 'add' 'tmp77' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 384 <SV = 383> <Delay = 4.26>
ST_384 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln18_333 = sext i16 %p_098" [FIR_HLS.cpp:18]   --->   Operation 2277 'sext' 'sext_ln18_333' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2278 [1/1] (0.71ns)   --->   "%p_08 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 386, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2278 'memshiftread' 'p_08' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_384 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln18_376 = sext i16 %p_08" [FIR_HLS.cpp:18]   --->   Operation 2279 'sext' 'sext_ln18_376' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2280 [1/1] (0.00ns)   --->   "%tmp269_cast = sext i17 %tmp269" [FIR_HLS.cpp:18]   --->   Operation 2280 'sext' 'tmp269_cast' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2281 [1/1] (0.85ns)   --->   "%tmp270 = add i17 %sext_ln18_333, i17 %sext_ln18_376" [FIR_HLS.cpp:18]   --->   Operation 2281 'add' 'tmp270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp270_cast = sext i17 %tmp270" [FIR_HLS.cpp:18]   --->   Operation 2282 'sext' 'tmp270_cast' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2283 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_110)   --->   "%tmp301 = add i18 %tmp270_cast, i18 %tmp269_cast" [FIR_HLS.cpp:18]   --->   Operation 2283 'add' 'tmp301' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_384 : Operation 2284 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_110)   --->   "%tmp301_cast = sext i18 %tmp301" [FIR_HLS.cpp:18]   --->   Operation 2284 'sext' 'tmp301_cast' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2285 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_110)   --->   "%tmp302 = mul i26 %tmp301_cast, i26 74" [FIR_HLS.cpp:18]   --->   Operation 2285 'mul' 'tmp302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 385 <SV = 384> <Delay = 3.40>
ST_385 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i16 %p_4" [FIR_HLS.cpp:18]   --->   Operation 2286 'sext' 'sext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2287 [1/1] (0.71ns)   --->   "%p_06 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 387, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2287 'memshiftread' 'p_06' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_385 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln18_377 = sext i16 %p_06" [FIR_HLS.cpp:18]   --->   Operation 2288 'sext' 'sext_ln18_377' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2289 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_110)   --->   "%tmp302 = mul i26 %tmp301_cast, i26 74" [FIR_HLS.cpp:18]   --->   Operation 2289 'mul' 'tmp302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_385 : Operation 2290 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_112)   --->   "%tmp449 = add i17 %sext_ln18_377, i17 %sext_ln18_4" [FIR_HLS.cpp:18]   --->   Operation 2290 'add' 'tmp449' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_385 : Operation 2291 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_112)   --->   "%tmp449_cast = sext i17 %tmp449" [FIR_HLS.cpp:18]   --->   Operation 2291 'sext' 'tmp449_cast' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2292 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_112)   --->   "%tmp450 = mul i25 %tmp449_cast, i25 78" [FIR_HLS.cpp:18]   --->   Operation 2292 'mul' 'tmp450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 386 <SV = 385> <Delay = 1.58>
ST_386 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln18_326 = sext i16 %p_0112" [FIR_HLS.cpp:18]   --->   Operation 2293 'sext' 'sext_ln18_326' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2294 [1/1] (0.71ns)   --->   "%p_04 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 388, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2294 'memshiftread' 'p_04' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_386 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln18_378 = sext i16 %p_04" [FIR_HLS.cpp:18]   --->   Operation 2295 'sext' 'sext_ln18_378' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp77, i6 0" [FIR_HLS.cpp:18]   --->   Operation 2296 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2297 [1/1] (0.00ns)   --->   "%p_shl970 = sext i25 %tmp_9" [FIR_HLS.cpp:18]   --->   Operation 2297 'sext' 'p_shl970' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp77, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2298 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2299 [1/1] (0.00ns)   --->   "%p_shl971 = sext i20 %tmp_10" [FIR_HLS.cpp:18]   --->   Operation 2299 'sext' 'p_shl971' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2300 [1/1] (0.94ns)   --->   "%tmp78 = add i26 %p_shl970, i26 %p_shl971" [FIR_HLS.cpp:18]   --->   Operation 2300 'add' 'tmp78' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 2301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp88 = sub i19 %tmp87, i19 %sext_ln18_326" [FIR_HLS.cpp:18]   --->   Operation 2301 'sub' 'tmp88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 2302 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp89 = add i19 %tmp88, i19 %sext_ln18_378" [FIR_HLS.cpp:18]   --->   Operation 2302 'add' 'tmp89' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 2303 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_110)   --->   "%tmp302 = mul i26 %tmp301_cast, i26 74" [FIR_HLS.cpp:18]   --->   Operation 2303 'mul' 'tmp302' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 2304 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_112)   --->   "%tmp450 = mul i25 %tmp449_cast, i25 78" [FIR_HLS.cpp:18]   --->   Operation 2304 'mul' 'tmp450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 2305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_110 = add i26 %tmp78, i26 %tmp302" [FIR_HLS.cpp:18]   --->   Operation 2305 'add' 'add_ln18_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 387 <SV = 386> <Delay = 5.82>
ST_387 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln18_269 = sext i16 %p_0228" [FIR_HLS.cpp:18]   --->   Operation 2306 'sext' 'sext_ln18_269' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln18_316 = sext i16 %p_0132" [FIR_HLS.cpp:18]   --->   Operation 2307 'sext' 'sext_ln18_316' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2308 [1/1] (0.71ns)   --->   "%p_02 = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 389, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2308 'memshiftread' 'p_02' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_387 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln18_379 = sext i16 %p_02" [FIR_HLS.cpp:18]   --->   Operation 2309 'sext' 'sext_ln18_379' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp89, i6 0" [FIR_HLS.cpp:18]   --->   Operation 2310 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2311 [1/1] (0.00ns)   --->   "%p_shl968 = sext i25 %tmp_11" [FIR_HLS.cpp:18]   --->   Operation 2311 'sext' 'p_shl968' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %tmp89, i4 0" [FIR_HLS.cpp:18]   --->   Operation 2312 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2313 [1/1] (0.00ns)   --->   "%p_shl969 = sext i23 %tmp_12" [FIR_HLS.cpp:18]   --->   Operation 2313 'sext' 'p_shl969' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2314 [1/1] (0.94ns)   --->   "%tmp90 = add i26 %p_shl968, i26 %p_shl969" [FIR_HLS.cpp:18]   --->   Operation 2314 'add' 'tmp90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp108_cast = sext i18 %tmp108" [FIR_HLS.cpp:18]   --->   Operation 2315 'sext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2316 [1/1] (0.85ns)   --->   "%tmp117 = add i17 %sext_ln18_316, i17 %sext_ln18_379" [FIR_HLS.cpp:18]   --->   Operation 2316 'add' 'tmp117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp117_cast = sext i17 %tmp117" [FIR_HLS.cpp:18]   --->   Operation 2317 'sext' 'tmp117_cast' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2318 [1/1] (0.86ns)   --->   "%tmp116 = add i18 %tmp117_cast, i18 %sext_ln18_269" [FIR_HLS.cpp:18]   --->   Operation 2318 'add' 'tmp116' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i18 %tmp116" [FIR_HLS.cpp:18]   --->   Operation 2319 'sext' 'tmp116_cast' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2320 [1/1] (2.39ns) (grouped into DSP with root node tmp154)   --->   "%tmp153 = add i19 %tmp116_cast, i19 %tmp108_cast" [FIR_HLS.cpp:18]   --->   Operation 2320 'add' 'tmp153' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_387 : Operation 2321 [1/1] (0.00ns) (grouped into DSP with root node tmp154)   --->   "%tmp153_cast = sext i19 %tmp153" [FIR_HLS.cpp:18]   --->   Operation 2321 'sext' 'tmp153_cast' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2322 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:18]   --->   Operation 2322 'mul' 'tmp154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_387 : Operation 2323 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_112)   --->   "%tmp450 = mul i25 %tmp449_cast, i25 78" [FIR_HLS.cpp:18]   --->   Operation 2323 'mul' 'tmp450' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_387 : Operation 2324 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_112)   --->   "%sext_ln18_380 = sext i25 %tmp450" [FIR_HLS.cpp:18]   --->   Operation 2324 'sext' 'sext_ln18_380' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln18_467 = sext i26 %add_ln18_109" [FIR_HLS.cpp:18]   --->   Operation 2325 'sext' 'sext_ln18_467' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2326 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_110 = add i26 %tmp78, i26 %tmp302" [FIR_HLS.cpp:18]   --->   Operation 2326 'add' 'add_ln18_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_387 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln18_468 = sext i26 %add_ln18_110" [FIR_HLS.cpp:18]   --->   Operation 2327 'sext' 'sext_ln18_468' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2328 [1/1] (0.95ns)   --->   "%add_ln18_111 = add i27 %sext_ln18_468, i27 %sext_ln18_467" [FIR_HLS.cpp:18]   --->   Operation 2328 'add' 'add_ln18_111' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_112 = add i26 %sext_ln18_380, i26 %tmp90" [FIR_HLS.cpp:18]   --->   Operation 2329 'add' 'add_ln18_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 388 <SV = 387> <Delay = 4.26>
ST_388 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln18_300 = sext i16 %p_0164" [FIR_HLS.cpp:18]   --->   Operation 2330 'sext' 'sext_ln18_300' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 2331 [1/1] (0.71ns)   --->   "%p_0_0_s = memshiftread i16 @_ssdm_op_MemShiftRead.[392 x i16]P0A, i16 390, i16 0, i1 0" [FIR_HLS.cpp:18]   --->   Operation 2331 'memshiftread' 'p_0_0_s' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 392> <ShiftMem>
ST_388 : Operation 2332 [1/1] (0.00ns)   --->   "%p_0_0_cast = sext i16 %p_0_0_s" [FIR_HLS.cpp:18]   --->   Operation 2332 'sext' 'p_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 2333 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:18]   --->   Operation 2333 'mul' 'tmp154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_388 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp159_cast = sext i18 %tmp159" [FIR_HLS.cpp:18]   --->   Operation 2334 'sext' 'tmp159_cast' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 2335 [1/1] (0.85ns)   --->   "%tmp118 = add i17 %sext_ln18_300, i17 %p_0_0_cast" [FIR_HLS.cpp:18]   --->   Operation 2335 'add' 'tmp118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp118_cast = sext i17 %tmp118" [FIR_HLS.cpp:18]   --->   Operation 2336 'sext' 'tmp118_cast' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 2337 [1/1] (1.69ns) (grouped into DSP with root node add_ln18_113)   --->   "%tmp161 = add i19 %tmp118_cast, i19 %tmp159_cast" [FIR_HLS.cpp:18]   --->   Operation 2337 'add' 'tmp161' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_388 : Operation 2338 [1/1] (0.00ns) (grouped into DSP with root node add_ln18_113)   --->   "%tmp161_cast = sext i19 %tmp161" [FIR_HLS.cpp:18]   --->   Operation 2338 'sext' 'tmp161_cast' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 2339 [3/3] (0.99ns) (grouped into DSP with root node add_ln18_113)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:18]   --->   Operation 2339 'mul' 'tmp162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_388 : Operation 2340 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_112 = add i26 %sext_ln18_380, i26 %tmp90" [FIR_HLS.cpp:18]   --->   Operation 2340 'add' 'add_ln18_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 389 <SV = 388> <Delay = 0.99>
ST_389 : Operation 2341 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:18]   --->   Operation 2341 'mul' 'tmp154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_389 : Operation 2342 [2/3] (0.99ns) (grouped into DSP with root node add_ln18_113)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:18]   --->   Operation 2342 'mul' 'tmp162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 390 <SV = 389> <Delay = 0.64>
ST_390 : Operation 2343 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp154 = mul i27 %tmp153_cast, i27 84" [FIR_HLS.cpp:18]   --->   Operation 2343 'mul' 'tmp154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_390 : Operation 2344 [1/3] (0.00ns) (grouped into DSP with root node add_ln18_113)   --->   "%tmp162 = mul i27 %tmp161_cast, i27 92" [FIR_HLS.cpp:18]   --->   Operation 2344 'mul' 'tmp162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_390 : Operation 2345 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_113 = add i27 %tmp154, i27 %tmp162" [FIR_HLS.cpp:18]   --->   Operation 2345 'add' 'add_ln18_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 391 <SV = 390> <Delay = 5.47>
ST_391 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln18_428 = sext i31 %add_ln18_57" [FIR_HLS.cpp:18]   --->   Operation 2346 'sext' 'sext_ln18_428' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_58 = add i32 %sext_ln18_428, i32 %add_ln18_28" [FIR_HLS.cpp:18]   --->   Operation 2347 'add' 'add_ln18_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_391 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln18_453 = sext i30 %add_ln18_87" [FIR_HLS.cpp:18]   --->   Operation 2348 'sext' 'sext_ln18_453' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln18_478 = sext i28 %add_ln18_101" [FIR_HLS.cpp:18]   --->   Operation 2349 'sext' 'sext_ln18_478' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln18_466 = sext i26 %add_ln18_108" [FIR_HLS.cpp:18]   --->   Operation 2350 'sext' 'sext_ln18_466' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln18_469 = sext i27 %add_ln18_111" [FIR_HLS.cpp:18]   --->   Operation 2351 'sext' 'sext_ln18_469' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln18_470 = sext i26 %add_ln18_112" [FIR_HLS.cpp:18]   --->   Operation 2352 'sext' 'sext_ln18_470' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2353 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln18_113 = add i27 %tmp154, i27 %tmp162" [FIR_HLS.cpp:18]   --->   Operation 2353 'add' 'add_ln18_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_391 : Operation 2354 [1/1] (0.96ns)   --->   "%add_ln18_114 = add i27 %add_ln18_113, i27 %sext_ln18_470" [FIR_HLS.cpp:18]   --->   Operation 2354 'add' 'add_ln18_114' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln18_471 = sext i27 %add_ln18_114" [FIR_HLS.cpp:18]   --->   Operation 2355 'sext' 'sext_ln18_471' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2356 [1/1] (0.96ns)   --->   "%add_ln18_115 = add i28 %sext_ln18_471, i28 %sext_ln18_469" [FIR_HLS.cpp:18]   --->   Operation 2356 'add' 'add_ln18_115' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln18_472 = sext i28 %add_ln18_115" [FIR_HLS.cpp:18]   --->   Operation 2357 'sext' 'sext_ln18_472' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_116 = add i29 %sext_ln18_472, i29 %sext_ln18_466" [FIR_HLS.cpp:18]   --->   Operation 2358 'add' 'add_ln18_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_391 : Operation 2359 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln18_117 = add i29 %add_ln18_116, i29 %sext_ln18_478" [FIR_HLS.cpp:18]   --->   Operation 2359 'add' 'add_ln18_117' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_391 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln18_479 = sext i29 %add_ln18_117" [FIR_HLS.cpp:18]   --->   Operation 2360 'sext' 'sext_ln18_479' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2361 [1/1] (0.99ns)   --->   "%add_ln18_118 = add i31 %sext_ln18_479, i31 %sext_ln18_453" [FIR_HLS.cpp:18]   --->   Operation 2361 'add' 'add_ln18_118' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln18_480 = sext i31 %add_ln18_118" [FIR_HLS.cpp:18]   --->   Operation 2362 'sext' 'sext_ln18_480' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2363 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%FIR_accu32_1 = add i32 %sext_ln18_480, i32 %add_ln18_58" [FIR_HLS.cpp:18]   --->   Operation 2363 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_391 : Operation 2364 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32_1, i32 16, i32 31" [FIR_HLS.cpp:21]   --->   Operation 2364 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2365 [2/2] (0.45ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:21]   --->   Operation 2365 'write' 'write_ln21' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 392 <SV = 391> <Delay = 0.45>
ST_392 : Operation 2366 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:11]   --->   Operation 2366 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2367 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:6]   --->   Operation 2367 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2368 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:6]   --->   Operation 2368 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 2369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2370 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 2370 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 2371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2372 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 2372 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2373 [1/2] (0.45ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:21]   --->   Operation 2373 'write' 'write_ln21' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_392 : Operation 2374 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [FIR_HLS.cpp:22]   --->   Operation 2374 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.796ns
The critical path consists of the following:
	axis read operation ('input_r_read', FIR_HLS.cpp:15) on port 'input_r' (FIR_HLS.cpp:15) [10]  (0.079 ns)
	'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15) [11]  (0.717 ns)

 <State 2>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_s', FIR_HLS.cpp:18) [12]  (0.717 ns)

 <State 3>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_1', FIR_HLS.cpp:18) [16]  (0.717 ns)

 <State 4>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_2', FIR_HLS.cpp:18) [18]  (0.717 ns)

 <State 5>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_3', FIR_HLS.cpp:18) [20]  (0.717 ns)

 <State 6>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_4', FIR_HLS.cpp:18) [22]  (0.717 ns)

 <State 7>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_5', FIR_HLS.cpp:18) [24]  (0.717 ns)

 <State 8>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_6', FIR_HLS.cpp:18) [26]  (0.717 ns)

 <State 9>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_7', FIR_HLS.cpp:18) [28]  (0.717 ns)

 <State 10>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_8', FIR_HLS.cpp:18) [30]  (0.717 ns)

 <State 11>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_9', FIR_HLS.cpp:18) [32]  (0.717 ns)

 <State 12>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_10', FIR_HLS.cpp:18) [34]  (0.717 ns)

 <State 13>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_11', FIR_HLS.cpp:18) [36]  (0.717 ns)

 <State 14>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_12', FIR_HLS.cpp:18) [38]  (0.717 ns)

 <State 15>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_13', FIR_HLS.cpp:18) [40]  (0.717 ns)

 <State 16>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_14', FIR_HLS.cpp:18) [42]  (0.717 ns)

 <State 17>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_15', FIR_HLS.cpp:18) [44]  (0.717 ns)

 <State 18>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_16', FIR_HLS.cpp:18) [46]  (0.717 ns)

 <State 19>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_17', FIR_HLS.cpp:18) [48]  (0.717 ns)
	'sub' operation 17 bit ('tmp143', FIR_HLS.cpp:18) [976]  (0.853 ns)

 <State 20>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_18', FIR_HLS.cpp:18) [50]  (0.717 ns)
	'sub' operation 17 bit ('tmp59', FIR_HLS.cpp:18) [861]  (0.853 ns)

 <State 21>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_19', FIR_HLS.cpp:18) [52]  (0.717 ns)
	'add' operation 17 bit ('tmp263', FIR_HLS.cpp:18) [1235]  (0.853 ns)

 <State 22>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_20', FIR_HLS.cpp:18) [54]  (0.717 ns)

 <State 23>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_21', FIR_HLS.cpp:18) [56]  (0.717 ns)

 <State 24>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_22', FIR_HLS.cpp:18) [58]  (0.717 ns)

 <State 25>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_23', FIR_HLS.cpp:18) [59]  (0.717 ns)

 <State 26>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_24', FIR_HLS.cpp:18) [61]  (0.717 ns)

 <State 27>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_25', FIR_HLS.cpp:18) [63]  (0.717 ns)

 <State 28>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_26', FIR_HLS.cpp:18) [65]  (0.717 ns)

 <State 29>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_27', FIR_HLS.cpp:18) [67]  (0.717 ns)

 <State 30>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_28', FIR_HLS.cpp:18) [69]  (0.717 ns)
	'add' operation 17 bit ('sum1', FIR_HLS.cpp:18) [940]  (0.853 ns)

 <State 31>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_29', FIR_HLS.cpp:18) [71]  (0.717 ns)

 <State 32>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_30', FIR_HLS.cpp:18) [73]  (0.717 ns)

 <State 33>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_31', FIR_HLS.cpp:18) [75]  (0.717 ns)
	'add' operation 17 bit ('tmp249', FIR_HLS.cpp:18) [1216]  (0.853 ns)

 <State 34>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_32', FIR_HLS.cpp:18) [77]  (0.717 ns)
	'sub' operation 17 bit ('tmp265', FIR_HLS.cpp:18) [1185]  (0.853 ns)

 <State 35>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_33', FIR_HLS.cpp:18) [79]  (0.717 ns)
	'add' operation 17 bit ('tmp133', FIR_HLS.cpp:18) [966]  (0.853 ns)

 <State 36>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_34', FIR_HLS.cpp:18) [81]  (0.717 ns)

 <State 37>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_35', FIR_HLS.cpp:18) [83]  (0.717 ns)
	'add' operation 17 bit ('tmp', FIR_HLS.cpp:18) [782]  (0.853 ns)

 <State 38>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_36', FIR_HLS.cpp:18) [85]  (0.717 ns)

 <State 39>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_37', FIR_HLS.cpp:18) [87]  (0.717 ns)

 <State 40>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_38', FIR_HLS.cpp:18) [88]  (0.717 ns)

 <State 41>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_39', FIR_HLS.cpp:18) [90]  (0.717 ns)

 <State 42>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_40', FIR_HLS.cpp:18) [92]  (0.717 ns)

 <State 43>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_41', FIR_HLS.cpp:18) [94]  (0.717 ns)

 <State 44>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_42', FIR_HLS.cpp:18) [96]  (0.717 ns)
	'sub' operation 17 bit ('tmp71', FIR_HLS.cpp:18) [876]  (0.853 ns)

 <State 45>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_43', FIR_HLS.cpp:18) [98]  (0.717 ns)
	'sub' operation 18 bit ('tmp72', FIR_HLS.cpp:18) [878]  (0.863 ns)

 <State 46>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_44', FIR_HLS.cpp:18) [100]  (0.717 ns)
	'sub' operation 17 bit ('tmp39', FIR_HLS.cpp:18) [829]  (0.853 ns)

 <State 47>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_45', FIR_HLS.cpp:18) [102]  (0.717 ns)
	'add' operation 17 bit ('tmp55', FIR_HLS.cpp:18) [842]  (0.853 ns)

 <State 48>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_46', FIR_HLS.cpp:18) [104]  (0.717 ns)
	'add' operation 17 bit ('tmp243', FIR_HLS.cpp:18) [1207]  (0.853 ns)

 <State 49>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_47', FIR_HLS.cpp:18) [106]  (0.717 ns)
	'sub' operation 17 bit ('tmp277', FIR_HLS.cpp:18) [1201]  (0.853 ns)

 <State 50>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_48', FIR_HLS.cpp:18) [108]  (0.717 ns)
	'add' operation 17 bit ('tmp209', FIR_HLS.cpp:18) [1131]  (0.853 ns)

 <State 51>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_49', FIR_HLS.cpp:18) [110]  (0.717 ns)

 <State 52>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_50', FIR_HLS.cpp:18) [112]  (0.717 ns)
	'add' operation 17 bit ('tmp269', FIR_HLS.cpp:18) [1246]  (0.853 ns)

 <State 53>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_51', FIR_HLS.cpp:18) [114]  (0.717 ns)

 <State 54>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_52', FIR_HLS.cpp:18) [116]  (0.717 ns)
	'add' operation 18 bit ('tmp19', FIR_HLS.cpp:18) [831]  (0.863 ns)

 <State 55>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_53', FIR_HLS.cpp:18) [118]  (0.717 ns)
	'sub' operation 17 bit ('tmp271', FIR_HLS.cpp:18) [1191]  (0.853 ns)

 <State 56>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_54', FIR_HLS.cpp:18) [120]  (0.717 ns)

 <State 57>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_55', FIR_HLS.cpp:18) [122]  (0.717 ns)

 <State 58>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_56', FIR_HLS.cpp:18) [124]  (0.717 ns)

 <State 59>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_57', FIR_HLS.cpp:18) [126]  (0.717 ns)
	'sub' operation 17 bit ('tmp83', FIR_HLS.cpp:18) [891]  (0.853 ns)

 <State 60>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_58', FIR_HLS.cpp:18) [128]  (0.717 ns)

 <State 61>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_59', FIR_HLS.cpp:18) [130]  (0.717 ns)
	'sub' operation 18 bit ('tmp84', FIR_HLS.cpp:18) [893]  (0.863 ns)

 <State 62>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_60', FIR_HLS.cpp:18) [132]  (0.717 ns)

 <State 63>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_61', FIR_HLS.cpp:18) [134]  (0.717 ns)
	'sub' operation 18 bit ('tmp60', FIR_HLS.cpp:18) [863]  (0.863 ns)

 <State 64>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_62', FIR_HLS.cpp:18) [136]  (0.717 ns)
	'add' operation 17 bit ('tmp195', FIR_HLS.cpp:18) [1120]  (0.853 ns)

 <State 65>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_63', FIR_HLS.cpp:18) [138]  (0.717 ns)

 <State 66>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_64', FIR_HLS.cpp:18) [140]  (0.717 ns)

 <State 67>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_65', FIR_HLS.cpp:18) [142]  (0.717 ns)

 <State 68>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_66', FIR_HLS.cpp:18) [144]  (0.717 ns)

 <State 69>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_67', FIR_HLS.cpp:18) [146]  (0.717 ns)

 <State 70>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_68', FIR_HLS.cpp:18) [148]  (0.717 ns)
	'add' operation 18 bit ('tmp7', FIR_HLS.cpp:18) [785]  (0.693 ns)

 <State 71>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_69', FIR_HLS.cpp:18) [150]  (0.717 ns)
	'add' operation 17 bit ('tmp237', FIR_HLS.cpp:18) [1174]  (0.853 ns)

 <State 72>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_70', FIR_HLS.cpp:18) [152]  (0.717 ns)
	'sub' operation 17 bit ('tmp291', FIR_HLS.cpp:18) [1227]  (0.853 ns)

 <State 73>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_71', FIR_HLS.cpp:18) [154]  (0.717 ns)

 <State 74>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_72', FIR_HLS.cpp:18) [156]  (0.717 ns)
	'sub' operation 17 bit ('tmp21', FIR_HLS.cpp:18) [801]  (0.853 ns)

 <State 75>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_73', FIR_HLS.cpp:18) [158]  (0.717 ns)

 <State 76>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_74', FIR_HLS.cpp:18) [160]  (0.717 ns)
	'add' operation 17 bit ('sum', FIR_HLS.cpp:18) [921]  (0.853 ns)

 <State 77>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_75', FIR_HLS.cpp:18) [162]  (0.717 ns)

 <State 78>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_76', FIR_HLS.cpp:18) [164]  (0.717 ns)

 <State 79>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_77', FIR_HLS.cpp:18) [166]  (0.717 ns)

 <State 80>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_78', FIR_HLS.cpp:18) [168]  (0.717 ns)
	'sub' operation 17 bit ('tmp251', FIR_HLS.cpp:18) [1154]  (0.853 ns)

 <State 81>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_79', FIR_HLS.cpp:18) [170]  (0.717 ns)

 <State 82>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_80', FIR_HLS.cpp:18) [172]  (0.717 ns)

 <State 83>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_81', FIR_HLS.cpp:18) [174]  (0.717 ns)

 <State 84>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_82', FIR_HLS.cpp:18) [176]  (0.717 ns)

 <State 85>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_83', FIR_HLS.cpp:18) [178]  (0.717 ns)
	'add' operation 17 bit ('tmp157', FIR_HLS.cpp:18) [999]  (0.853 ns)

 <State 86>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_84', FIR_HLS.cpp:18) [180]  (0.717 ns)
	'sub' operation 17 bit ('tmp245', FIR_HLS.cpp:18) [1148]  (0.853 ns)

 <State 87>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_85', FIR_HLS.cpp:18) [182]  (0.717 ns)
	'add' operation 17 bit ('tmp3', FIR_HLS.cpp:18) [812]  (0.853 ns)

 <State 88>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_86', FIR_HLS.cpp:18) [184]  (0.717 ns)
	'sub' operation 19 bit ('tmp9', FIR_HLS.cpp:18) [788]  (0.695 ns)

 <State 89>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_87', FIR_HLS.cpp:18) [186]  (0.717 ns)

 <State 90>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_88', FIR_HLS.cpp:18) [188]  (0.717 ns)

 <State 91>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_89', FIR_HLS.cpp:18) [190]  (0.717 ns)

 <State 92>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_90', FIR_HLS.cpp:18) [192]  (0.717 ns)

 <State 93>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_91', FIR_HLS.cpp:18) [194]  (0.717 ns)
	'sub' operation 17 bit ('tmp211', FIR_HLS.cpp:18) [1090]  (0.853 ns)

 <State 94>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_92', FIR_HLS.cpp:18) [196]  (0.717 ns)

 <State 95>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_93', FIR_HLS.cpp:18) [198]  (0.717 ns)
	'sub' operation 17 bit ('tmp239', FIR_HLS.cpp:18) [1142]  (0.853 ns)

 <State 96>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_94', FIR_HLS.cpp:18) [200]  (0.717 ns)
	'add' operation 17 bit ('tmp109', FIR_HLS.cpp:18) [930]  (0.853 ns)

 <State 97>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_95', FIR_HLS.cpp:18) [202]  (0.717 ns)
	'add' operation 17 bit ('tmp141', FIR_HLS.cpp:18) [1071]  (0.853 ns)

 <State 98>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_96', FIR_HLS.cpp:18) [204]  (0.717 ns)

 <State 99>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_97', FIR_HLS.cpp:18) [206]  (0.717 ns)

 <State 100>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_98', FIR_HLS.cpp:18) [208]  (0.717 ns)

 <State 101>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_99', FIR_HLS.cpp:18) [210]  (0.717 ns)

 <State 102>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_100', FIR_HLS.cpp:18) [212]  (0.717 ns)
	'add' operation 17 bit ('tmp99', FIR_HLS.cpp:18) [955]  (0.853 ns)
	'add' operation 18 bit ('tmp98', FIR_HLS.cpp:18) [957]  (0.863 ns)

 <State 103>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_101', FIR_HLS.cpp:18) [213]  (0.717 ns)
	'add' operation 17 bit ('tmp189', FIR_HLS.cpp:18) [1113]  (0.853 ns)

 <State 104>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_102', FIR_HLS.cpp:18) [215]  (0.717 ns)

 <State 105>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_103', FIR_HLS.cpp:18) [217]  (0.717 ns)
	'sub' operation 17 bit ('tmp191', FIR_HLS.cpp:18) [1056]  (0.853 ns)

 <State 106>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_104', FIR_HLS.cpp:18) [219]  (0.717 ns)

 <State 107>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_105', FIR_HLS.cpp:18) [221]  (0.717 ns)

 <State 108>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_106', FIR_HLS.cpp:18) [223]  (0.717 ns)

 <State 109>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_107', FIR_HLS.cpp:18) [225]  (0.717 ns)
	'sub' operation 18 bit ('tmp23', FIR_HLS.cpp:18) [804]  (0.693 ns)

 <State 110>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_108', FIR_HLS.cpp:18) [227]  (0.717 ns)
	'add' operation 17 bit ('tmp215', FIR_HLS.cpp:18) [1163]  (0.853 ns)

 <State 111>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_109', FIR_HLS.cpp:18) [229]  (0.717 ns)

 <State 112>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_110', FIR_HLS.cpp:18) [231]  (0.717 ns)
	'sub' operation 17 bit ('tmp197', FIR_HLS.cpp:18) [1062]  (0.853 ns)

 <State 113>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_111', FIR_HLS.cpp:18) [233]  (0.717 ns)

 <State 114>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_112', FIR_HLS.cpp:18) [235]  (0.717 ns)

 <State 115>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_113', FIR_HLS.cpp:18) [237]  (0.717 ns)

 <State 116>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_114', FIR_HLS.cpp:18) [239]  (0.717 ns)

 <State 117>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_115', FIR_HLS.cpp:18) [241]  (0.717 ns)
	'add' operation 17 bit ('tmp115', FIR_HLS.cpp:18) [988]  (0.853 ns)
	'add' operation 18 bit ('tmp108', FIR_HLS.cpp:18) [990]  (0.863 ns)

 <State 118>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_116', FIR_HLS.cpp:18) [243]  (0.717 ns)

 <State 119>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_117', FIR_HLS.cpp:18) [245]  (0.717 ns)

 <State 120>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_118', FIR_HLS.cpp:18) [247]  (0.717 ns)

 <State 121>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_119', FIR_HLS.cpp:18) [249]  (0.717 ns)

 <State 122>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_120', FIR_HLS.cpp:18) [251]  (0.717 ns)

 <State 123>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_121', FIR_HLS.cpp:18) [253]  (0.717 ns)

 <State 124>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_122', FIR_HLS.cpp:18) [255]  (0.717 ns)

 <State 125>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_123', FIR_HLS.cpp:18) [257]  (0.717 ns)

 <State 126>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_124', FIR_HLS.cpp:18) [259]  (0.717 ns)

 <State 127>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_125', FIR_HLS.cpp:18) [261]  (0.717 ns)

 <State 128>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_126', FIR_HLS.cpp:18) [263]  (0.717 ns)

 <State 129>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_127', FIR_HLS.cpp:18) [265]  (0.717 ns)

 <State 130>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_128', FIR_HLS.cpp:18) [267]  (0.717 ns)

 <State 131>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_129', FIR_HLS.cpp:18) [269]  (0.717 ns)

 <State 132>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_130', FIR_HLS.cpp:18) [271]  (0.717 ns)

 <State 133>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_131', FIR_HLS.cpp:18) [273]  (0.717 ns)
	'sub' operation 17 bit ('tmp217', FIR_HLS.cpp:18) [1099]  (0.853 ns)

 <State 134>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_132', FIR_HLS.cpp:18) [275]  (0.717 ns)
	'add' operation 17 bit ('tmp155', FIR_HLS.cpp:18) [1081]  (0.853 ns)

 <State 135>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_133', FIR_HLS.cpp:18) [277]  (0.717 ns)
	'add' operation 17 bit ('tmp131', FIR_HLS.cpp:18) [1039]  (0.853 ns)

 <State 136>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_134', FIR_HLS.cpp:18) [279]  (0.717 ns)

 <State 137>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_135', FIR_HLS.cpp:18) [281]  (0.717 ns)

 <State 138>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_136', FIR_HLS.cpp:18) [283]  (0.717 ns)

 <State 139>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_137', FIR_HLS.cpp:18) [285]  (0.717 ns)
	'sub' operation 17 bit ('tmp169', FIR_HLS.cpp:18) [1019]  (0.853 ns)

 <State 140>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_138', FIR_HLS.cpp:18) [287]  (0.717 ns)

 <State 141>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_139', FIR_HLS.cpp:18) [289]  (0.717 ns)
	'add' operation 17 bit ('tmp56', FIR_HLS.cpp:18) [844]  (0.853 ns)
	'add' operation 18 bit ('tmp38', FIR_HLS.cpp:18) [846]  (0.863 ns)

 <State 142>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_140', FIR_HLS.cpp:18) [291]  (0.717 ns)

 <State 143>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_141', FIR_HLS.cpp:18) [293]  (0.717 ns)
	'add' operation 17 bit ('tmp119', FIR_HLS.cpp:18) [1009]  (0.853 ns)

 <State 144>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_142', FIR_HLS.cpp:18) [295]  (0.717 ns)

 <State 145>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_143', FIR_HLS.cpp:18) [297]  (0.717 ns)

 <State 146>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_144', FIR_HLS.cpp:18) [299]  (0.717 ns)

 <State 147>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_145', FIR_HLS.cpp:18) [301]  (0.717 ns)

 <State 148>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_146', FIR_HLS.cpp:18) [303]  (0.717 ns)
	'add' operation 17 bit ('tmp139', FIR_HLS.cpp:18) [1046]  (0.853 ns)

 <State 149>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_147', FIR_HLS.cpp:18) [305]  (0.717 ns)
	'add' operation 17 bit ('tmp4', FIR_HLS.cpp:18) [814]  (0.853 ns)
	'add' operation 18 bit ('tmp2', FIR_HLS.cpp:18) [816]  (0.863 ns)

 <State 150>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_148', FIR_HLS.cpp:18) [307]  (0.717 ns)
	'add' operation 17 bit ('tmp126', FIR_HLS.cpp:18) [1025]  (0.853 ns)

 <State 151>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_149', FIR_HLS.cpp:18) [309]  (0.717 ns)

 <State 152>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_150', FIR_HLS.cpp:18) [311]  (0.717 ns)

 <State 153>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_151', FIR_HLS.cpp:18) [313]  (0.717 ns)

 <State 154>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_152', FIR_HLS.cpp:18) [315]  (0.717 ns)

 <State 155>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_153', FIR_HLS.cpp:18) [317]  (0.717 ns)
	'add' operation 17 bit ('tmp80', FIR_HLS.cpp:18) [906]  (0.853 ns)
	'add' operation 18 bit ('tmp79', FIR_HLS.cpp:18) [908]  (0.863 ns)

 <State 156>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_154', FIR_HLS.cpp:18) [319]  (0.717 ns)
	'add' operation 17 bit ('tmp128', FIR_HLS.cpp:18) [1032]  (0.853 ns)

 <State 157>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_155', FIR_HLS.cpp:18) [321]  (0.717 ns)

 <State 158>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_156', FIR_HLS.cpp:18) [323]  (0.717 ns)

 <State 159>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_157', FIR_HLS.cpp:18) [325]  (0.717 ns)

 <State 160>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_158', FIR_HLS.cpp:18) [327]  (0.717 ns)

 <State 161>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_159', FIR_HLS.cpp:18) [329]  (0.717 ns)

 <State 162>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_160', FIR_HLS.cpp:18) [331]  (0.717 ns)

 <State 163>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_161', FIR_HLS.cpp:18) [333]  (0.717 ns)

 <State 164>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_162', FIR_HLS.cpp:18) [335]  (0.717 ns)

 <State 165>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_163', FIR_HLS.cpp:18) [337]  (0.717 ns)

 <State 166>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_164', FIR_HLS.cpp:18) [339]  (0.717 ns)

 <State 167>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_165', FIR_HLS.cpp:18) [341]  (0.717 ns)

 <State 168>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_166', FIR_HLS.cpp:18) [343]  (0.717 ns)

 <State 169>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_167', FIR_HLS.cpp:18) [345]  (0.717 ns)

 <State 170>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_168', FIR_HLS.cpp:18) [347]  (0.717 ns)

 <State 171>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_169', FIR_HLS.cpp:18) [349]  (0.717 ns)

 <State 172>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_170', FIR_HLS.cpp:18) [351]  (0.717 ns)
	'add' operation 17 bit ('tmp167', FIR_HLS.cpp:18) [1106]  (0.853 ns)

 <State 173>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_171', FIR_HLS.cpp:18) [353]  (0.717 ns)

 <State 174>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_172', FIR_HLS.cpp:18) [355]  (0.717 ns)

 <State 175>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_173', FIR_HLS.cpp:18) [357]  (0.717 ns)

 <State 176>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_174', FIR_HLS.cpp:18) [359]  (0.717 ns)

 <State 177>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_175', FIR_HLS.cpp:18) [361]  (0.717 ns)

 <State 178>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_176', FIR_HLS.cpp:18) [363]  (0.717 ns)

 <State 179>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_177', FIR_HLS.cpp:18) [365]  (0.717 ns)

 <State 180>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_178', FIR_HLS.cpp:18) [367]  (0.717 ns)

 <State 181>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_179', FIR_HLS.cpp:18) [369]  (0.717 ns)

 <State 182>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_180', FIR_HLS.cpp:18) [371]  (0.717 ns)

 <State 183>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_181', FIR_HLS.cpp:18) [373]  (0.717 ns)

 <State 184>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_182', FIR_HLS.cpp:18) [375]  (0.717 ns)

 <State 185>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_183', FIR_HLS.cpp:18) [377]  (0.717 ns)

 <State 186>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_184', FIR_HLS.cpp:18) [379]  (0.717 ns)

 <State 187>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_185', FIR_HLS.cpp:18) [381]  (0.717 ns)

 <State 188>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_186', FIR_HLS.cpp:18) [383]  (0.717 ns)

 <State 189>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_187', FIR_HLS.cpp:18) [385]  (0.717 ns)

 <State 190>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_188', FIR_HLS.cpp:18) [387]  (0.717 ns)

 <State 191>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_189', FIR_HLS.cpp:18) [389]  (0.717 ns)

 <State 192>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_190', FIR_HLS.cpp:18) [391]  (0.717 ns)

 <State 193>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_191', FIR_HLS.cpp:18) [393]  (0.717 ns)

 <State 194>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_192', FIR_HLS.cpp:18) [395]  (0.717 ns)

 <State 195>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_193', FIR_HLS.cpp:18) [397]  (0.717 ns)

 <State 196>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_194', FIR_HLS.cpp:18) [399]  (0.717 ns)

 <State 197>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_195', FIR_HLS.cpp:18) [401]  (0.717 ns)
	'add' operation 17 bit of DSP[1533] ('tmp305', FIR_HLS.cpp:18) [1256]  (1.696 ns)
	'mul' operation 30 bit of DSP[1533] ('tmp306', FIR_HLS.cpp:18) [1258]  (0.996 ns)

 <State 198>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_196', FIR_HLS.cpp:18) [403]  (0.717 ns)
	'add' operation 17 bit of DSP[1261] ('tmp307', FIR_HLS.cpp:18) [1259]  (2.396 ns)
	'mul' operation 31 bit of DSP[1261] ('tmp308', FIR_HLS.cpp:18) [1261]  (0.996 ns)

 <State 199>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_197', FIR_HLS.cpp:18) [405]  (0.717 ns)
	'add' operation 17 bit of DSP[1536] ('tmp309', FIR_HLS.cpp:18) [1262]  (1.696 ns)
	'mul' operation 31 bit of DSP[1536] ('tmp310', FIR_HLS.cpp:18) [1264]  (0.996 ns)

 <State 200>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_198', FIR_HLS.cpp:18) [407]  (0.717 ns)
	'add' operation 17 bit of DSP[1267] ('tmp311', FIR_HLS.cpp:18) [1265]  (2.396 ns)
	'mul' operation 30 bit of DSP[1267] ('tmp312', FIR_HLS.cpp:18) [1267]  (0.996 ns)

 <State 201>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_199', FIR_HLS.cpp:18) [409]  (0.717 ns)
	'add' operation 17 bit of DSP[1538] ('tmp313', FIR_HLS.cpp:18) [1268]  (1.696 ns)
	'mul' operation 30 bit of DSP[1538] ('tmp314', FIR_HLS.cpp:18) [1270]  (0.996 ns)

 <State 202>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_200', FIR_HLS.cpp:18) [411]  (0.717 ns)
	'add' operation 17 bit of DSP[1273] ('tmp315', FIR_HLS.cpp:18) [1271]  (2.396 ns)
	'mul' operation 28 bit of DSP[1273] ('tmp316', FIR_HLS.cpp:18) [1273]  (0.996 ns)

 <State 203>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_201', FIR_HLS.cpp:18) [413]  (0.717 ns)
	'add' operation 17 bit of DSP[1542] ('tmp317', FIR_HLS.cpp:18) [1274]  (1.696 ns)
	'mul' operation 27 bit of DSP[1542] ('tmp318', FIR_HLS.cpp:18) [1276]  (0.996 ns)

 <State 204>: 1.376ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[1538] ('add_ln18_3', FIR_HLS.cpp:18) [1538]  (0.645 ns)
	'add' operation 32 bit ('add_ln18_4', FIR_HLS.cpp:18) [1540]  (0.000 ns)
	'add' operation 32 bit ('add_ln18_5', FIR_HLS.cpp:18) [1541]  (0.731 ns)

 <State 205>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_203', FIR_HLS.cpp:18) [417]  (0.717 ns)
	'add' operation 17 bit of DSP[1284] ('tmp321', FIR_HLS.cpp:18) [1282]  (2.396 ns)
	'mul' operation 29 bit of DSP[1284] ('tmp322', FIR_HLS.cpp:18) [1284]  (0.996 ns)

 <State 206>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_204', FIR_HLS.cpp:18) [419]  (0.717 ns)
	'add' operation 17 bit of DSP[1287] ('tmp323', FIR_HLS.cpp:18) [1285]  (2.396 ns)
	'mul' operation 29 bit of DSP[1287] ('tmp324', FIR_HLS.cpp:18) [1287]  (0.996 ns)

 <State 207>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_205', FIR_HLS.cpp:18) [421]  (0.717 ns)
	'add' operation 17 bit of DSP[1547] ('tmp325', FIR_HLS.cpp:18) [1288]  (1.696 ns)
	'mul' operation 29 bit of DSP[1547] ('tmp326', FIR_HLS.cpp:18) [1290]  (0.996 ns)

 <State 208>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_206', FIR_HLS.cpp:18) [423]  (0.717 ns)
	'add' operation 17 bit of DSP[1293] ('tmp327', FIR_HLS.cpp:18) [1291]  (2.396 ns)
	'mul' operation 29 bit of DSP[1293] ('tmp328', FIR_HLS.cpp:18) [1293]  (0.996 ns)

 <State 209>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_207', FIR_HLS.cpp:18) [425]  (0.717 ns)
	'add' operation 17 bit of DSP[1549] ('tmp329', FIR_HLS.cpp:18) [1294]  (1.696 ns)
	'mul' operation 29 bit of DSP[1549] ('tmp330', FIR_HLS.cpp:18) [1296]  (0.996 ns)

 <State 210>: 0.996ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[1293] ('tmp328', FIR_HLS.cpp:18) [1293]  (0.996 ns)

 <State 211>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_209', FIR_HLS.cpp:18) [429]  (0.717 ns)
	'add' operation 17 bit ('tmp333', FIR_HLS.cpp:18) [1300]  (0.853 ns)

 <State 212>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_210', FIR_HLS.cpp:18) [431]  (0.717 ns)
	'add' operation 17 bit of DSP[1556] ('tmp335', FIR_HLS.cpp:18) [1305]  (1.696 ns)
	'mul' operation 26 bit of DSP[1556] ('tmp336', FIR_HLS.cpp:18) [1307]  (0.996 ns)

 <State 213>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_211', FIR_HLS.cpp:18) [433]  (0.717 ns)
	'add' operation 17 bit of DSP[1310] ('tmp337', FIR_HLS.cpp:18) [1308]  (2.396 ns)
	'mul' operation 28 bit of DSP[1310] ('tmp338', FIR_HLS.cpp:18) [1310]  (0.996 ns)

 <State 214>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_212', FIR_HLS.cpp:18) [435]  (0.717 ns)
	'add' operation 17 bit of DSP[1560] ('tmp339', FIR_HLS.cpp:18) [1311]  (1.696 ns)
	'mul' operation 28 bit of DSP[1560] ('tmp340', FIR_HLS.cpp:18) [1313]  (0.996 ns)

 <State 215>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_213', FIR_HLS.cpp:18) [437]  (0.717 ns)
	'add' operation 17 bit ('tmp341', FIR_HLS.cpp:18) [1314]  (0.853 ns)

 <State 216>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_214', FIR_HLS.cpp:18) [439]  (0.717 ns)
	'add' operation 17 bit of DSP[1562] ('tmp343', FIR_HLS.cpp:18) [1320]  (1.696 ns)
	'mul' operation 28 bit of DSP[1562] ('tmp344', FIR_HLS.cpp:18) [1322]  (0.996 ns)

 <State 217>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_215', FIR_HLS.cpp:18) [441]  (0.717 ns)
	'add' operation 17 bit of DSP[1325] ('tmp345', FIR_HLS.cpp:18) [1323]  (2.396 ns)
	'mul' operation 27 bit of DSP[1325] ('tmp346', FIR_HLS.cpp:18) [1325]  (0.996 ns)

 <State 218>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_216', FIR_HLS.cpp:18) [443]  (0.717 ns)
	'add' operation 17 bit of DSP[1568] ('tmp347', FIR_HLS.cpp:18) [1326]  (1.696 ns)
	'mul' operation 27 bit of DSP[1568] ('tmp348', FIR_HLS.cpp:18) [1328]  (0.996 ns)

 <State 219>: 2.606ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[1562] ('add_ln18_17', FIR_HLS.cpp:18) [1562]  (0.645 ns)
	'add' operation 29 bit ('add_ln18_18', FIR_HLS.cpp:18) [1564]  (0.975 ns)
	'add' operation 30 bit ('add_ln18_19', FIR_HLS.cpp:18) [1566]  (0.985 ns)

 <State 220>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_218', FIR_HLS.cpp:18) [447]  (0.717 ns)

 <State 221>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_219', FIR_HLS.cpp:18) [449]  (0.717 ns)
	'add' operation 17 bit of DSP[1335] ('tmp351', FIR_HLS.cpp:18) [1333]  (2.396 ns)
	'mul' operation 28 bit of DSP[1335] ('tmp352', FIR_HLS.cpp:18) [1335]  (0.996 ns)

 <State 222>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_220', FIR_HLS.cpp:18) [451]  (0.717 ns)
	'add' operation 17 bit of DSP[1338] ('tmp353', FIR_HLS.cpp:18) [1336]  (2.396 ns)
	'mul' operation 28 bit of DSP[1338] ('tmp354', FIR_HLS.cpp:18) [1338]  (0.996 ns)

 <State 223>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_221', FIR_HLS.cpp:18) [453]  (0.717 ns)
	'add' operation 17 bit of DSP[1573] ('tmp355', FIR_HLS.cpp:18) [1339]  (1.696 ns)
	'mul' operation 28 bit of DSP[1573] ('tmp356', FIR_HLS.cpp:18) [1341]  (0.996 ns)

 <State 224>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_222', FIR_HLS.cpp:18) [455]  (0.717 ns)
	'add' operation 17 bit of DSP[1344] ('tmp357', FIR_HLS.cpp:18) [1342]  (2.396 ns)
	'mul' operation 27 bit of DSP[1344] ('tmp358', FIR_HLS.cpp:18) [1344]  (0.996 ns)

 <State 225>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_223', FIR_HLS.cpp:18) [457]  (0.717 ns)
	'add' operation 17 bit of DSP[1575] ('tmp359', FIR_HLS.cpp:18) [1345]  (1.696 ns)
	'mul' operation 27 bit of DSP[1575] ('tmp360', FIR_HLS.cpp:18) [1347]  (0.996 ns)

 <State 226>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_224', FIR_HLS.cpp:18) [459]  (0.717 ns)
	'add' operation 17 bit ('tmp361', FIR_HLS.cpp:18) [1348]  (0.853 ns)

 <State 227>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_225', FIR_HLS.cpp:18) [461]  (0.717 ns)
	'add' operation 17 bit ('tmp363', FIR_HLS.cpp:18) [1356]  (0.853 ns)

 <State 228>: 4.332ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1575] ('add_ln18_24', FIR_HLS.cpp:18) [1575]  (0.645 ns)
	'add' operation 29 bit ('add_ln18_25', FIR_HLS.cpp:18) [1577]  (0.975 ns)
	'add' operation 30 bit ('add_ln18_26', FIR_HLS.cpp:18) [1579]  (0.985 ns)
	'add' operation 31 bit ('add_ln18_27', FIR_HLS.cpp:18) [1581]  (0.996 ns)
	'add' operation 32 bit ('add_ln18_28', FIR_HLS.cpp:18) [1583]  (0.731 ns)

 <State 229>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_227', FIR_HLS.cpp:18) [465]  (0.717 ns)
	'add' operation 17 bit ('tmp367', FIR_HLS.cpp:18) [1366]  (0.853 ns)

 <State 230>: 2.287ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_228', FIR_HLS.cpp:18) [467]  (0.717 ns)
	'add' operation 17 bit ('tmp369', FIR_HLS.cpp:18) [1373]  (0.853 ns)
	'add' operation 28 bit ('tmp370', FIR_HLS.cpp:18) [1378]  (0.000 ns)
	'add' operation 28 bit ('add_ln18_31', FIR_HLS.cpp:18) [1588]  (0.717 ns)

 <State 231>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_229', FIR_HLS.cpp:18) [469]  (0.717 ns)
	'add' operation 17 bit of DSP[1381] ('tmp371', FIR_HLS.cpp:18) [1379]  (2.396 ns)
	'mul' operation 27 bit of DSP[1381] ('tmp372', FIR_HLS.cpp:18) [1381]  (0.996 ns)

 <State 232>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_230', FIR_HLS.cpp:18) [471]  (0.717 ns)
	'add' operation 17 bit of DSP[1590] ('tmp373', FIR_HLS.cpp:18) [1382]  (1.696 ns)
	'mul' operation 27 bit of DSP[1590] ('tmp374', FIR_HLS.cpp:18) [1384]  (0.996 ns)

 <State 233>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_231', FIR_HLS.cpp:18) [473]  (0.717 ns)
	'add' operation 17 bit ('tmp375', FIR_HLS.cpp:18) [1385]  (0.853 ns)

 <State 234>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_232', FIR_HLS.cpp:18) [475]  (0.717 ns)

 <State 235>: 1.368ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1590] ('add_ln18_32', FIR_HLS.cpp:18) [1590]  (0.645 ns)
	'add' operation 29 bit ('add_ln18_33', FIR_HLS.cpp:18) [1592]  (0.000 ns)
	'add' operation 29 bit ('add_ln18_34', FIR_HLS.cpp:18) [1593]  (0.723 ns)

 <State 236>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_234', FIR_HLS.cpp:18) [479]  (0.717 ns)

 <State 237>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_235', FIR_HLS.cpp:18) [481]  (0.717 ns)
	'add' operation 17 bit of DSP[1595] ('tmp377', FIR_HLS.cpp:18) [1391]  (1.696 ns)
	'mul' operation 27 bit of DSP[1595] ('tmp378', FIR_HLS.cpp:18) [1393]  (0.996 ns)

 <State 238>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_236', FIR_HLS.cpp:18) [483]  (0.717 ns)
	'add' operation 17 bit of DSP[1396] ('tmp379', FIR_HLS.cpp:18) [1394]  (2.396 ns)
	'mul' operation 27 bit of DSP[1396] ('tmp380', FIR_HLS.cpp:18) [1396]  (0.996 ns)

 <State 239>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_237', FIR_HLS.cpp:18) [485]  (0.717 ns)
	'add' operation 17 bit of DSP[1597] ('tmp381', FIR_HLS.cpp:18) [1397]  (1.696 ns)
	'mul' operation 27 bit of DSP[1597] ('tmp382', FIR_HLS.cpp:18) [1399]  (0.996 ns)

 <State 240>: 0.996ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[1396] ('tmp380', FIR_HLS.cpp:18) [1396]  (0.996 ns)

 <State 241>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_239', FIR_HLS.cpp:18) [489]  (0.717 ns)

 <State 242>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1601] ('tmp383', FIR_HLS.cpp:18) [1400]  (1.696 ns)
	'mul' operation 27 bit of DSP[1601] ('tmp384', FIR_HLS.cpp:18) [1402]  (0.996 ns)

 <State 243>: 0.996ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[1601] ('tmp384', FIR_HLS.cpp:18) [1402]  (0.996 ns)

 <State 244>: 3.160ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_242', FIR_HLS.cpp:18) [495]  (0.717 ns)
	'add' operation 17 bit ('tmp385', FIR_HLS.cpp:18) [1403]  (0.853 ns)
	'add' operation 27 bit ('tmp386', FIR_HLS.cpp:18) [1408]  (0.945 ns)
	'add' operation 27 bit of DSP[1601] ('add_ln18_38', FIR_HLS.cpp:18) [1601]  (0.645 ns)

 <State 245>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_243', FIR_HLS.cpp:18) [497]  (0.717 ns)
	'add' operation 17 bit of DSP[1411] ('tmp387', FIR_HLS.cpp:18) [1409]  (2.396 ns)
	'mul' operation 27 bit of DSP[1411] ('tmp388', FIR_HLS.cpp:18) [1411]  (0.996 ns)

 <State 246>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_244', FIR_HLS.cpp:18) [499]  (0.717 ns)
	'add' operation 17 bit of DSP[1603] ('tmp389', FIR_HLS.cpp:18) [1412]  (1.696 ns)
	'mul' operation 27 bit of DSP[1603] ('tmp390', FIR_HLS.cpp:18) [1414]  (0.996 ns)

 <State 247>: 0.996ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[1411] ('tmp388', FIR_HLS.cpp:18) [1411]  (0.996 ns)

 <State 248>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_246', FIR_HLS.cpp:18) [503]  (0.717 ns)

 <State 249>: 3.571ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1603] ('add_ln18_39', FIR_HLS.cpp:18) [1603]  (0.645 ns)
	'add' operation 28 bit ('add_ln18_40', FIR_HLS.cpp:18) [1605]  (0.965 ns)
	'add' operation 29 bit ('add_ln18_41', FIR_HLS.cpp:18) [1607]  (0.975 ns)
	'add' operation 30 bit ('add_ln18_42', FIR_HLS.cpp:18) [1609]  (0.985 ns)

 <State 250>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_248', FIR_HLS.cpp:18) [507]  (0.717 ns)

 <State 251>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_249', FIR_HLS.cpp:18) [509]  (0.717 ns)
	'add' operation 17 bit of DSP[1424] ('tmp395', FIR_HLS.cpp:18) [1422]  (2.396 ns)
	'mul' operation 26 bit of DSP[1424] ('tmp396', FIR_HLS.cpp:18) [1424]  (0.996 ns)

 <State 252>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1611] ('tmp393', FIR_HLS.cpp:18) [1418]  (1.696 ns)
	'mul' operation 25 bit of DSP[1611] ('tmp394', FIR_HLS.cpp:18) [1420]  (0.996 ns)

 <State 253>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1613] ('tmp391', FIR_HLS.cpp:18) [1415]  (1.696 ns)
	'mul' operation 27 bit of DSP[1613] ('tmp392', FIR_HLS.cpp:18) [1417]  (0.996 ns)

 <State 254>: 3.307ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_252', FIR_HLS.cpp:18) [515]  (0.717 ns)
	'add' operation 17 bit ('tmp82', FIR_HLS.cpp:18) [910]  (0.853 ns)
	'add' operation 18 bit ('tmp81', FIR_HLS.cpp:18) [912]  (0.863 ns)
	'add' operation 19 bit ('tmp95', FIR_HLS.cpp:18) [914]  (0.873 ns)

 <State 255>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_253', FIR_HLS.cpp:18) [517]  (0.717 ns)
	'add' operation 17 bit of DSP[1615] ('tmp397', FIR_HLS.cpp:18) [1425]  (1.696 ns)
	'mul' operation 27 bit of DSP[1615] ('tmp398', FIR_HLS.cpp:18) [1427]  (0.996 ns)

 <State 256>: 0.996ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[1615] ('tmp398', FIR_HLS.cpp:18) [1427]  (0.996 ns)

 <State 257>: 1.362ns
The critical path consists of the following:
	'sub' operation 27 bit ('p_neg966', FIR_HLS.cpp:18) [916]  (0.000 ns)
	'sub' operation 27 bit ('tmp96', FIR_HLS.cpp:18) [919]  (0.717 ns)
	'add' operation 28 bit of DSP[1615] ('add_ln18_45', FIR_HLS.cpp:18) [1615]  (0.645 ns)

 <State 258>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_256', FIR_HLS.cpp:18) [523]  (0.717 ns)

 <State 259>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_257', FIR_HLS.cpp:18) [525]  (0.717 ns)
	'add' operation 17 bit of DSP[1616] ('tmp399', FIR_HLS.cpp:18) [1429]  (1.696 ns)
	'mul' operation 26 bit of DSP[1616] ('tmp400', FIR_HLS.cpp:18) [1431]  (0.996 ns)

 <State 260>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0256', FIR_HLS.cpp:18) [527]  (0.717 ns)
	'add' operation 17 bit ('tmp125', FIR_HLS.cpp:18) [1011]  (0.853 ns)
	'add' operation 18 bit ('tmp165', FIR_HLS.cpp:18) [1013]  (0.863 ns)

 <State 261>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0254', FIR_HLS.cpp:18) [529]  (0.717 ns)
	'add' operation 17 bit of DSP[1435] ('tmp401', FIR_HLS.cpp:18) [1433]  (2.396 ns)
	'mul' operation 27 bit of DSP[1435] ('tmp402', FIR_HLS.cpp:18) [1435]  (0.996 ns)

 <State 262>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0252', FIR_HLS.cpp:18) [531]  (0.717 ns)
	'add' operation 18 bit of DSP[1622] ('tmp171', FIR_HLS.cpp:18) [1022]  (1.696 ns)
	'mul' operation 27 bit of DSP[1622] ('tmp172', FIR_HLS.cpp:18) [1024]  (0.996 ns)

 <State 263>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0250', FIR_HLS.cpp:18) [533]  (0.717 ns)
	'add' operation 17 bit of DSP[1624] ('tmp403', FIR_HLS.cpp:18) [1436]  (1.696 ns)
	'mul' operation 26 bit of DSP[1624] ('tmp404', FIR_HLS.cpp:18) [1438]  (0.996 ns)

 <State 264>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0248', FIR_HLS.cpp:18) [535]  (0.717 ns)
	'add' operation 17 bit ('tmp405', FIR_HLS.cpp:18) [1439]  (0.853 ns)

 <State 265>: 1.579ns
The critical path consists of the following:
	'add' operation 26 bit ('tmp406', FIR_HLS.cpp:18) [1444]  (0.934 ns)
	'add' operation 26 bit of DSP[1624] ('add_ln18_50', FIR_HLS.cpp:18) [1624]  (0.645 ns)

 <State 266>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0244', FIR_HLS.cpp:18) [539]  (0.717 ns)
	'sub' operation 18 bit ('tmp111', FIR_HLS.cpp:18) [933]  (0.693 ns)

 <State 267>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0242', FIR_HLS.cpp:18) [541]  (0.717 ns)
	'add' operation 17 bit of DSP[1447] ('tmp407', FIR_HLS.cpp:18) [1445]  (2.396 ns)
	'mul' operation 26 bit of DSP[1447] ('tmp408', FIR_HLS.cpp:18) [1447]  (0.996 ns)

 <State 268>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0240', FIR_HLS.cpp:18) [543]  (0.717 ns)
	'add' operation 17 bit of DSP[1627] ('tmp409', FIR_HLS.cpp:18) [1448]  (1.696 ns)
	'mul' operation 26 bit of DSP[1627] ('tmp410', FIR_HLS.cpp:18) [1450]  (0.996 ns)

 <State 269>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0238', FIR_HLS.cpp:18) [545]  (0.717 ns)
	'add' operation 17 bit of DSP[1629] ('tmp411', FIR_HLS.cpp:18) [1451]  (1.696 ns)
	'mul' operation 26 bit of DSP[1629] ('tmp412', FIR_HLS.cpp:18) [1453]  (0.996 ns)

 <State 270>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0236', FIR_HLS.cpp:18) [547]  (0.717 ns)
	'add' operation 17 bit ('tmp413', FIR_HLS.cpp:18) [1454]  (0.853 ns)

 <State 271>: 1.590ns
The critical path consists of the following:
	'sub' operation 26 bit ('tmp414', FIR_HLS.cpp:18) [1459]  (0.945 ns)
	'add' operation 26 bit of DSP[1629] ('add_ln18_53', FIR_HLS.cpp:18) [1629]  (0.645 ns)

 <State 272>: 4.301ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[1629] ('add_ln18_53', FIR_HLS.cpp:18) [1629]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_54', FIR_HLS.cpp:18) [1631]  (0.955 ns)
	'add' operation 28 bit ('add_ln18_55', FIR_HLS.cpp:18) [1633]  (0.720 ns)
	'add' operation 30 bit ('add_ln18_56', FIR_HLS.cpp:18) [1635]  (0.985 ns)
	'add' operation 31 bit ('add_ln18_57', FIR_HLS.cpp:18) [1637]  (0.996 ns)

 <State 273>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0230', FIR_HLS.cpp:18) [553]  (0.717 ns)
	'add' operation 17 bit ('tmp17', FIR_HLS.cpp:18) [818]  (0.853 ns)

 <State 274>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0228', FIR_HLS.cpp:18) [555]  (0.717 ns)

 <State 275>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0226', FIR_HLS.cpp:18) [557]  (0.717 ns)
	'add' operation 17 bit of DSP[1462] ('tmp415', FIR_HLS.cpp:18) [1460]  (2.396 ns)
	'mul' operation 26 bit of DSP[1462] ('tmp416', FIR_HLS.cpp:18) [1462]  (0.996 ns)

 <State 276>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0224', FIR_HLS.cpp:18) [559]  (0.717 ns)
	'add' operation 17 bit of DSP[1640] ('tmp417', FIR_HLS.cpp:18) [1463]  (1.696 ns)
	'mul' operation 26 bit of DSP[1640] ('tmp418', FIR_HLS.cpp:18) [1465]  (0.996 ns)

 <State 277>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0222', FIR_HLS.cpp:18) [561]  (0.717 ns)
	'add' operation 17 bit of DSP[1468] ('tmp419', FIR_HLS.cpp:18) [1466]  (2.396 ns)
	'mul' operation 26 bit of DSP[1468] ('tmp420', FIR_HLS.cpp:18) [1468]  (0.996 ns)

 <State 278>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0220', FIR_HLS.cpp:18) [563]  (0.717 ns)
	'add' operation 17 bit of DSP[1644] ('tmp421', FIR_HLS.cpp:18) [1469]  (1.696 ns)
	'mul' operation 26 bit of DSP[1644] ('tmp422', FIR_HLS.cpp:18) [1471]  (0.996 ns)

 <State 279>: 1.290ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[1640] ('add_ln18_59', FIR_HLS.cpp:18) [1640]  (0.645 ns)
	'add' operation 27 bit of DSP[1642] ('add_ln18_60', FIR_HLS.cpp:18) [1642]  (0.645 ns)

 <State 280>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0216', FIR_HLS.cpp:18) [567]  (0.717 ns)
	'add' operation 17 bit ('tmp423', FIR_HLS.cpp:18) [1472]  (0.853 ns)

 <State 281>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0214', FIR_HLS.cpp:18) [569]  (0.717 ns)

 <State 282>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0212', FIR_HLS.cpp:18) [571]  (0.717 ns)

 <State 283>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0210', FIR_HLS.cpp:18) [573]  (0.717 ns)
	'add' operation 17 bit ('tmp129', FIR_HLS.cpp:18) [1034]  (0.853 ns)
	'add' operation 18 bit of DSP[1646] ('tmp179', FIR_HLS.cpp:18) [1036]  (1.696 ns)
	'mul' operation 26 bit of DSP[1646] ('tmp180', FIR_HLS.cpp:18) [1038]  (0.996 ns)

 <State 284>: 4.962ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0208', FIR_HLS.cpp:18) [575]  (0.717 ns)
	'add' operation 17 bit ('tmp132', FIR_HLS.cpp:18) [1041]  (0.853 ns)
	'add' operation 18 bit of DSP[1045] ('tmp183', FIR_HLS.cpp:18) [1043]  (2.396 ns)
	'mul' operation 27 bit of DSP[1045] ('tmp184', FIR_HLS.cpp:18) [1045]  (0.996 ns)

 <State 285>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0206', FIR_HLS.cpp:18) [577]  (0.717 ns)
	'add' operation 17 bit of DSP[1652] ('tmp425', FIR_HLS.cpp:18) [1479]  (1.696 ns)
	'mul' operation 26 bit of DSP[1652] ('tmp426', FIR_HLS.cpp:18) [1481]  (0.996 ns)

 <State 286>: 2.565ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[1646] ('add_ln18_62', FIR_HLS.cpp:18) [1646]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_63', FIR_HLS.cpp:18) [1648]  (0.955 ns)
	'add' operation 28 bit ('add_ln18_64', FIR_HLS.cpp:18) [1650]  (0.965 ns)

 <State 287>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0202', FIR_HLS.cpp:18) [581]  (0.717 ns)
	'add' operation 17 bit of DSP[1485] ('tmp427', FIR_HLS.cpp:18) [1483]  (2.396 ns)
	'mul' operation 25 bit of DSP[1485] ('tmp428', FIR_HLS.cpp:18) [1485]  (0.996 ns)

 <State 288>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[1485] ('tmp428', FIR_HLS.cpp:18) [1485]  (0.996 ns)

 <State 289>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[1485] ('tmp428', FIR_HLS.cpp:18) [1485]  (0.996 ns)

 <State 290>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0196', FIR_HLS.cpp:18) [586]  (0.717 ns)
	'add' operation 19 bit ('tmp25', FIR_HLS.cpp:18) [807]  (0.695 ns)

 <State 291>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0194', FIR_HLS.cpp:18) [588]  (0.717 ns)
	'add' operation 17 bit of DSP[1653] ('tmp429', FIR_HLS.cpp:18) [1486]  (1.696 ns)
	'mul' operation 25 bit of DSP[1653] ('tmp430', FIR_HLS.cpp:18) [1488]  (0.996 ns)

 <State 292>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0192', FIR_HLS.cpp:18) [590]  (0.717 ns)
	'add' operation 17 bit ('tmp140', FIR_HLS.cpp:18) [1048]  (0.853 ns)
	'add' operation 18 bit ('tmp187', FIR_HLS.cpp:18) [1050]  (0.863 ns)

 <State 293>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0190', FIR_HLS.cpp:18) [592]  (0.717 ns)
	'add' operation 18 bit of DSP[1657] ('tmp193', FIR_HLS.cpp:18) [1059]  (1.696 ns)
	'mul' operation 27 bit of DSP[1657] ('tmp194', FIR_HLS.cpp:18) [1061]  (0.996 ns)

 <State 294>: 1.610ns
The critical path consists of the following:
	'add' operation 25 bit of DSP[1653] ('add_ln18_66', FIR_HLS.cpp:18) [1653]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_67', FIR_HLS.cpp:18) [1655]  (0.965 ns)

 <State 295>: 1.590ns
The critical path consists of the following:
	'add' operation 27 bit ('tmp188', FIR_HLS.cpp:18) [1055]  (0.945 ns)
	'add' operation 27 bit of DSP[1657] ('add_ln18_68', FIR_HLS.cpp:18) [1657]  (0.645 ns)

 <State 296>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0184', FIR_HLS.cpp:18) [598]  (0.717 ns)

 <State 297>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0182', FIR_HLS.cpp:18) [600]  (0.717 ns)
	'sub' operation 18 bit ('tmp135', FIR_HLS.cpp:18) [969]  (0.693 ns)

 <State 298>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0180', FIR_HLS.cpp:18) [602]  (0.717 ns)

 <State 299>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0178', FIR_HLS.cpp:18) [604]  (0.717 ns)
	'sub' operation 18 bit ('tmp199', FIR_HLS.cpp:18) [1065]  (0.693 ns)

 <State 300>: 4.694ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0176', FIR_HLS.cpp:18) [606]  (0.717 ns)
	'add' operation 17 bit ('tmp431', FIR_HLS.cpp:18) [1489]  (0.853 ns)
	'sub' operation 26 bit ('tmp432', FIR_HLS.cpp:18) [1495]  (0.715 ns)
	'add' operation 26 bit ('add_ln18_69', FIR_HLS.cpp:18) [1659]  (0.715 ns)
	'add' operation 28 bit ('add_ln18_70', FIR_HLS.cpp:18) [1661]  (0.000 ns)
	'add' operation 28 bit ('add_ln18_71', FIR_HLS.cpp:18) [1662]  (0.720 ns)
	'add' operation 29 bit ('add_ln18_72', FIR_HLS.cpp:18) [1664]  (0.975 ns)

 <State 301>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0174', FIR_HLS.cpp:18) [608]  (0.717 ns)

 <State 302>: 4.109ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0172', FIR_HLS.cpp:18) [610]  (0.717 ns)
	'add' operation 17 bit of DSP[1501] ('tmp435', FIR_HLS.cpp:18) [1499]  (2.396 ns)
	'mul' operation 25 bit of DSP[1501] ('tmp436', FIR_HLS.cpp:18) [1501]  (0.996 ns)

 <State 303>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[1501] ('tmp436', FIR_HLS.cpp:18) [1501]  (0.996 ns)

 <State 304>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[1501] ('tmp436', FIR_HLS.cpp:18) [1501]  (0.996 ns)

 <State 305>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0166', FIR_HLS.cpp:18) [616]  (0.717 ns)

 <State 306>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0164', FIR_HLS.cpp:18) [618]  (0.717 ns)

 <State 307>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0162', FIR_HLS.cpp:18) [620]  (0.717 ns)
	'add' operation 17 bit of DSP[1666] ('tmp437', FIR_HLS.cpp:18) [1502]  (1.696 ns)
	'mul' operation 25 bit of DSP[1666] ('tmp438', FIR_HLS.cpp:18) [1504]  (0.996 ns)

 <State 308>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1668] ('tmp433', FIR_HLS.cpp:18) [1496]  (1.696 ns)
	'mul' operation 26 bit of DSP[1668] ('tmp434', FIR_HLS.cpp:18) [1498]  (0.996 ns)

 <State 309>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0158', FIR_HLS.cpp:18) [624]  (0.717 ns)
	'add' operation 18 bit ('tmp103', FIR_HLS.cpp:18) [924]  (0.693 ns)

 <State 310>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0156', FIR_HLS.cpp:18) [626]  (0.717 ns)
	'add' operation 17 bit ('tmp70', FIR_HLS.cpp:18) [895]  (0.853 ns)

 <State 311>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0154', FIR_HLS.cpp:18) [628]  (0.717 ns)

 <State 312>: 3.188ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0152', FIR_HLS.cpp:18) [630]  (0.717 ns)
	'add' operation 17 bit ('tmp439', FIR_HLS.cpp:18) [1505]  (0.853 ns)
	'sub' operation 22 bit ('tmp440', FIR_HLS.cpp:18) [1510]  (0.904 ns)
	'add' operation 26 bit ('add_ln18_75', FIR_HLS.cpp:18) [1670]  (0.715 ns)

 <State 313>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0150', FIR_HLS.cpp:18) [632]  (0.717 ns)
	'sub' operation 19 bit ('tmp11', FIR_HLS.cpp:18) [790]  (0.695 ns)

 <State 314>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0148', FIR_HLS.cpp:18) [634]  (0.717 ns)
	'add' operation 17 bit of DSP[1672] ('tmp441', FIR_HLS.cpp:18) [1512]  (1.696 ns)
	'mul' operation 25 bit of DSP[1672] ('tmp442', FIR_HLS.cpp:18) [1514]  (0.996 ns)

 <State 315>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[1672] ('tmp442', FIR_HLS.cpp:18) [1514]  (0.996 ns)

 <State 316>: 4.547ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0144', FIR_HLS.cpp:18) [638]  (0.717 ns)
	'sub' operation 19 bit ('tmp105', FIR_HLS.cpp:18) [927]  (0.695 ns)
	'mul' operation 26 bit ('tmp106', FIR_HLS.cpp:18) [929]  (2.490 ns)
	'add' operation 26 bit of DSP[1672] ('add_ln18_76', FIR_HLS.cpp:18) [1672]  (0.645 ns)

 <State 317>: 2.565ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[1672] ('add_ln18_76', FIR_HLS.cpp:18) [1672]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_77', FIR_HLS.cpp:18) [1674]  (0.955 ns)
	'add' operation 28 bit ('add_ln18_78', FIR_HLS.cpp:18) [1676]  (0.965 ns)

 <State 318>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0140', FIR_HLS.cpp:18) [642]  (0.717 ns)
	'add' operation 17 bit ('tmp156', FIR_HLS.cpp:18) [1083]  (0.853 ns)
	'add' operation 18 bit ('tmp207', FIR_HLS.cpp:18) [1085]  (0.863 ns)

 <State 319>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0138', FIR_HLS.cpp:18) [644]  (0.717 ns)

 <State 320>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0136', FIR_HLS.cpp:18) [646]  (0.717 ns)

 <State 321>: 1.601ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0134', FIR_HLS.cpp:18) [648]  (0.717 ns)
	'add' operation 20 bit ('tmp12', FIR_HLS.cpp:18) [792]  (0.884 ns)

 <State 322>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0132', FIR_HLS.cpp:18) [650]  (0.717 ns)

 <State 323>: 2.124ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0130', FIR_HLS.cpp:18) [652]  (0.717 ns)
	'add' operation 18 bit ('tmp213', FIR_HLS.cpp:18) [1093]  (0.693 ns)
	'sub' operation 26 bit ('tmp214', FIR_HLS.cpp:18) [1098]  (0.000 ns)
	'add' operation 26 bit ('add_ln18_79', FIR_HLS.cpp:18) [1678]  (0.715 ns)

 <State 324>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0128', FIR_HLS.cpp:18) [654]  (0.717 ns)
	'add' operation 19 bit ('tmp27', FIR_HLS.cpp:18) [809]  (0.695 ns)

 <State 325>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0126', FIR_HLS.cpp:18) [656]  (0.717 ns)
	'add' operation 17 bit ('tmp97', FIR_HLS.cpp:18) [935]  (0.853 ns)
	'add' operation 19 bit of DSP[1680] ('tmp113', FIR_HLS.cpp:18) [937]  (1.696 ns)
	'mul' operation 27 bit of DSP[1680] ('tmp114', FIR_HLS.cpp:18) [939]  (0.996 ns)

 <State 326>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0124', FIR_HLS.cpp:18) [658]  (0.717 ns)
	'add' operation 18 bit ('tmp121', FIR_HLS.cpp:18) [943]  (0.693 ns)

 <State 327>: 3.135ns
The critical path consists of the following:
	'mul' operation 27 bit ('tmp28', FIR_HLS.cpp:18) [811]  (2.490 ns)
	'add' operation 27 bit of DSP[1680] ('add_ln18_80', FIR_HLS.cpp:18) [1680]  (0.645 ns)

 <State 328>: 1.610ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1680] ('add_ln18_80', FIR_HLS.cpp:18) [1680]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_81', FIR_HLS.cpp:18) [1681]  (0.965 ns)

 <State 329>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0118', FIR_HLS.cpp:18) [664]  (0.717 ns)
	'sub' operation 18 bit ('tmp219', FIR_HLS.cpp:18) [1102]  (0.693 ns)

 <State 330>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0116', FIR_HLS.cpp:18) [666]  (0.717 ns)
	'sub' operation 19 bit ('tmp87', FIR_HLS.cpp:18) [898]  (0.695 ns)

 <State 331>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0114', FIR_HLS.cpp:18) [668]  (0.717 ns)
	'add' operation 17 bit ('tmp168', FIR_HLS.cpp:18) [1108]  (0.853 ns)
	'add' operation 18 bit of DSP[1683] ('tmp223', FIR_HLS.cpp:18) [1110]  (1.696 ns)
	'mul' operation 26 bit of DSP[1683] ('tmp224', FIR_HLS.cpp:18) [1112]  (0.996 ns)

 <State 332>: 0.996ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[1683] ('tmp224', FIR_HLS.cpp:18) [1112]  (0.996 ns)

 <State 333>: 3.098ns
The critical path consists of the following:
	'mul' operation 25 bit ('tmp220', FIR_HLS.cpp:18) [1104]  (2.453 ns)
	'add' operation 26 bit of DSP[1683] ('add_ln18_82', FIR_HLS.cpp:18) [1683]  (0.645 ns)

 <State 334>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0108', FIR_HLS.cpp:18) [674]  (0.717 ns)
	'add' operation 17 bit ('tmp58', FIR_HLS.cpp:18) [848]  (0.853 ns)

 <State 335>: 6.829ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0106', FIR_HLS.cpp:18) [676]  (0.717 ns)
	'add' operation 17 bit ('tmp18', FIR_HLS.cpp:18) [820]  (0.853 ns)
	'add' operation 18 bit ('tmp5', FIR_HLS.cpp:18) [822]  (0.863 ns)
	'add' operation 19 bit ('tmp35', FIR_HLS.cpp:18) [824]  (0.873 ns)
	'sub' operation 21 bit ('tmp36', FIR_HLS.cpp:18) [827]  (0.894 ns)
	'add' operation 24 bit ('add_ln18_83', FIR_HLS.cpp:18) [1684]  (0.709 ns)
	'add' operation 26 bit ('add_ln18_84', FIR_HLS.cpp:18) [1686]  (0.955 ns)
	'add' operation 28 bit ('add_ln18_85', FIR_HLS.cpp:18) [1688]  (0.965 ns)

 <State 336>: 1.961ns
The critical path consists of the following:
	'add' operation 29 bit ('add_ln18_86', FIR_HLS.cpp:18) [1690]  (0.975 ns)
	'add' operation 30 bit ('add_ln18_87', FIR_HLS.cpp:18) [1692]  (0.985 ns)

 <State 337>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0102', FIR_HLS.cpp:18) [680]  (0.717 ns)
	'add' operation 17 bit ('tmp37', FIR_HLS.cpp:18) [833]  (0.853 ns)
	'add' operation 18 bit ('tmp20', FIR_HLS.cpp:18) [835]  (0.863 ns)

 <State 338>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0100', FIR_HLS.cpp:18) [682]  (0.717 ns)

 <State 339>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_098', FIR_HLS.cpp:18) [684]  (0.717 ns)

 <State 340>: 1.570ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_096', FIR_HLS.cpp:18) [686]  (0.717 ns)
	'add' operation 17 bit ('tmp69', FIR_HLS.cpp:18) [880]  (0.853 ns)

 <State 341>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_094', FIR_HLS.cpp:18) [688]  (0.717 ns)

 <State 342>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_092', FIR_HLS.cpp:18) [690]  (0.717 ns)
	'add' operation 18 bit ('tmp278', FIR_HLS.cpp:18) [1203]  (0.863 ns)

 <State 343>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_090', FIR_HLS.cpp:18) [692]  (0.717 ns)

 <State 344>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_088', FIR_HLS.cpp:18) [694]  (0.717 ns)

 <State 345>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_086', FIR_HLS.cpp:18) [696]  (0.717 ns)
	'sub' operation 19 bit ('tmp44', FIR_HLS.cpp:18) [838]  (0.695 ns)

 <State 346>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_084', FIR_HLS.cpp:18) [698]  (0.717 ns)
	'sub' operation 19 bit ('tmp75', FIR_HLS.cpp:18) [883]  (0.695 ns)

 <State 347>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_082', FIR_HLS.cpp:18) [700]  (0.717 ns)

 <State 348>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_080', FIR_HLS.cpp:18) [702]  (0.717 ns)

 <State 349>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_078', FIR_HLS.cpp:18) [704]  (0.717 ns)
	'add' operation 17 bit ('tmp190', FIR_HLS.cpp:18) [1115]  (0.853 ns)
	'add' operation 18 bit of DSP[1694] ('tmp227', FIR_HLS.cpp:18) [1117]  (1.696 ns)
	'mul' operation 24 bit of DSP[1694] ('tmp228', FIR_HLS.cpp:18) [1119]  (0.996 ns)

 <State 350>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1696] ('tmp445', FIR_HLS.cpp:18) [1522]  (1.696 ns)
	'mul' operation 25 bit of DSP[1696] ('tmp446', FIR_HLS.cpp:18) [1524]  (0.996 ns)

 <State 351>: 3.982ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_074', FIR_HLS.cpp:18) [708]  (0.717 ns)
	'add' operation 17 bit ('tmp196', FIR_HLS.cpp:18) [1122]  (0.853 ns)
	'add' operation 18 bit ('tmp231', FIR_HLS.cpp:18) [1124]  (0.863 ns)
	'add' operation 23 bit ('tmp232', FIR_HLS.cpp:18) [1129]  (0.904 ns)
	'add' operation 24 bit of DSP[1694] ('add_ln18_88', FIR_HLS.cpp:18) [1694]  (0.645 ns)

 <State 352>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[1694] ('add_ln18_88', FIR_HLS.cpp:18) [1694]  (0.645 ns)
	'add' operation 25 bit of DSP[1696] ('add_ln18_89', FIR_HLS.cpp:18) [1696]  (0.645 ns)

 <State 353>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_070', FIR_HLS.cpp:18) [711]  (0.717 ns)
	'add' operation 17 bit ('tmp210', FIR_HLS.cpp:18) [1133]  (0.853 ns)
	'add' operation 18 bit ('tmp235', FIR_HLS.cpp:18) [1135]  (0.863 ns)

 <State 354>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_068', FIR_HLS.cpp:18) [713]  (0.717 ns)

 <State 355>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_066', FIR_HLS.cpp:18) [715]  (0.717 ns)
	'add' operation 19 bit of DSP[1698] ('tmp45', FIR_HLS.cpp:18) [839]  (1.696 ns)
	'mul' operation 26 bit of DSP[1698] ('tmp46', FIR_HLS.cpp:18) [841]  (0.996 ns)

 <State 356>: 0.996ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[1698] ('tmp46', FIR_HLS.cpp:18) [841]  (0.996 ns)

 <State 357>: 1.580ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_062', FIR_HLS.cpp:18) [719]  (0.717 ns)
	'add' operation 18 bit ('tmp266', FIR_HLS.cpp:18) [1187]  (0.863 ns)

 <State 358>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_060', FIR_HLS.cpp:18) [721]  (0.717 ns)

 <State 359>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_058', FIR_HLS.cpp:18) [723]  (0.717 ns)
	'sub' operation 18 bit ('tmp241', FIR_HLS.cpp:18) [1145]  (0.693 ns)

 <State 360>: 6.863ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_056', FIR_HLS.cpp:18) [725]  (0.717 ns)
	'add' operation 17 bit ('tmp67', FIR_HLS.cpp:18) [850]  (0.853 ns)
	'add' operation 18 bit ('tmp57', FIR_HLS.cpp:18) [852]  (0.863 ns)
	'add' operation 19 bit ('tmp53', FIR_HLS.cpp:18) [854]  (0.873 ns)
	'sub' operation 25 bit ('p_neg975', FIR_HLS.cpp:18) [857]  (0.934 ns)
	'sub' operation 25 bit ('tmp54', FIR_HLS.cpp:18) [860]  (0.000 ns)
	'add' operation 25 bit ('add_ln18_91', FIR_HLS.cpp:18) [1699]  (0.712 ns)
	'add' operation 26 bit ('add_ln18_92', FIR_HLS.cpp:18) [1701]  (0.955 ns)
	'add' operation 27 bit ('add_ln18_93', FIR_HLS.cpp:18) [1703]  (0.955 ns)

 <State 361>: 1.590ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_054', FIR_HLS.cpp:18) [727]  (0.717 ns)
	'sub' operation 19 bit ('tmp122', FIR_HLS.cpp:18) [945]  (0.873 ns)

 <State 362>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_052', FIR_HLS.cpp:18) [729]  (0.717 ns)
	'sub' operation 18 bit ('tmp247', FIR_HLS.cpp:18) [1151]  (0.693 ns)

 <State 363>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_050', FIR_HLS.cpp:18) [731]  (0.717 ns)
	'sub' operation 19 bit of DSP[1705] ('tmp123', FIR_HLS.cpp:18) [946]  (1.696 ns)
	'mul' operation 25 bit of DSP[1705] ('tmp124', FIR_HLS.cpp:18) [948]  (0.996 ns)

 <State 364>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_048', FIR_HLS.cpp:18) [733]  (0.717 ns)
	'sub' operation 18 bit ('tmp253', FIR_HLS.cpp:18) [1157]  (0.693 ns)

 <State 365>: 3.851ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_046', FIR_HLS.cpp:18) [735]  (0.717 ns)
	'add' operation 17 bit ('tmp216', FIR_HLS.cpp:18) [1165]  (0.853 ns)
	'add' operation 18 bit ('tmp257', FIR_HLS.cpp:18) [1167]  (0.863 ns)
	'sub' operation 24 bit ('tmp258', FIR_HLS.cpp:18) [1173]  (0.709 ns)
	'add' operation 24 bit ('add_ln18_95', FIR_HLS.cpp:18) [1707]  (0.709 ns)

 <State 366>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_044', FIR_HLS.cpp:18) [737]  (0.717 ns)
	'add' operation 17 bit ('tmp238', FIR_HLS.cpp:18) [1176]  (0.853 ns)
	'add' operation 18 bit ('tmp261', FIR_HLS.cpp:18) [1178]  (0.863 ns)

 <State 367>: 4.241ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_042', FIR_HLS.cpp:18) [739]  (0.717 ns)
	'add' operation 17 bit ('tmp101', FIR_HLS.cpp:18) [959]  (0.853 ns)
	'add' operation 18 bit ('tmp100', FIR_HLS.cpp:18) [961]  (0.863 ns)
	'add' operation 19 bit ('tmp1294', FIR_HLS.cpp:18) [963]  (0.873 ns)
	'add' operation 25 bit ('add_ln18_97', FIR_HLS.cpp:18) [1711]  (0.934 ns)

 <State 368>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_040', FIR_HLS.cpp:18) [740]  (0.717 ns)

 <State 369>: 4.962ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_038', FIR_HLS.cpp:18) [742]  (0.717 ns)
	'add' operation 17 bit ('tmp107', FIR_HLS.cpp:18) [971]  (0.853 ns)
	'add' operation 19 bit of DSP[975] ('tmp137', FIR_HLS.cpp:18) [973]  (2.396 ns)
	'mul' operation 25 bit of DSP[975] ('tmp138', FIR_HLS.cpp:18) [975]  (0.996 ns)

 <State 370>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[1713] ('tmp447', FIR_HLS.cpp:18) [1525]  (1.696 ns)
	'mul' operation 24 bit of DSP[1713] ('tmp448', FIR_HLS.cpp:18) [1527]  (0.996 ns)

 <State 371>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[975] ('tmp138', FIR_HLS.cpp:18) [975]  (0.996 ns)

 <State 372>: 0.717ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_032', FIR_HLS.cpp:18) [748]  (0.717 ns)

 <State 373>: 3.510ns
The critical path consists of the following:
	'add' operation 25 bit of DSP[1713] ('add_ln18_98', FIR_HLS.cpp:18) [1713]  (0.645 ns)
	'add' operation 26 bit ('add_ln18_99', FIR_HLS.cpp:18) [1715]  (0.945 ns)
	'add' operation 27 bit ('add_ln18_100', FIR_HLS.cpp:18) [1717]  (0.955 ns)
	'add' operation 28 bit ('add_ln18_101', FIR_HLS.cpp:18) [1719]  (0.965 ns)

 <State 374>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_028', FIR_HLS.cpp:18) [752]  (0.717 ns)
	'sub' operation 18 bit of DSP[1721] ('tmp267', FIR_HLS.cpp:18) [1188]  (1.696 ns)
	'mul' operation 24 bit of DSP[1721] ('tmp268', FIR_HLS.cpp:18) [1190]  (0.996 ns)

 <State 375>: 1.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_026', FIR_HLS.cpp:18) [754]  (0.717 ns)
	'sub' operation 18 bit ('tmp273', FIR_HLS.cpp:18) [1194]  (0.693 ns)

 <State 376>: 2.124ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_024', FIR_HLS.cpp:18) [756]  (0.717 ns)
	'sub' operation 19 bit ('tmp65', FIR_HLS.cpp:18) [870]  (0.695 ns)
	'sub' operation 25 bit ('tmp66', FIR_HLS.cpp:18) [875]  (0.000 ns)
	'add' operation 25 bit ('add_ln18_103', FIR_HLS.cpp:18) [1723]  (0.712 ns)

 <State 377>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_022', FIR_HLS.cpp:18) [758]  (0.717 ns)
	'sub' operation 18 bit of DSP[1726] ('tmp279', FIR_HLS.cpp:18) [1204]  (1.696 ns)
	'mul' operation 23 bit of DSP[1726] ('tmp280', FIR_HLS.cpp:18) [1206]  (0.996 ns)

 <State 378>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_020', FIR_HLS.cpp:18) [760]  (0.717 ns)
	'add' operation 17 bit ('tmp244', FIR_HLS.cpp:18) [1209]  (0.853 ns)
	'add' operation 18 bit ('tmp283', FIR_HLS.cpp:18) [1211]  (0.863 ns)

 <State 379>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_018', FIR_HLS.cpp:18) [762]  (0.717 ns)
	'add' operation 17 bit ('tmp250', FIR_HLS.cpp:18) [1218]  (0.853 ns)
	'add' operation 18 bit ('tmp287', FIR_HLS.cpp:18) [1220]  (0.863 ns)

 <State 380>: 3.755ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_016', FIR_HLS.cpp:18) [764]  (0.717 ns)
	'add' operation 18 bit ('tmp293', FIR_HLS.cpp:18) [1230]  (0.693 ns)
	'sub' operation 23 bit ('tmp294', FIR_HLS.cpp:18) [1234]  (0.000 ns)
	'add' operation 23 bit ('add_ln18_106', FIR_HLS.cpp:18) [1728]  (0.706 ns)
	'add' operation 24 bit ('add_ln18_107', FIR_HLS.cpp:18) [1730]  (0.924 ns)
	'add' operation 26 bit ('add_ln18_108', FIR_HLS.cpp:18) [1732]  (0.715 ns)

 <State 381>: 2.433ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_014', FIR_HLS.cpp:18) [766]  (0.717 ns)
	'add' operation 17 bit ('tmp264', FIR_HLS.cpp:18) [1237]  (0.853 ns)
	'add' operation 18 bit ('tmp297', FIR_HLS.cpp:18) [1239]  (0.863 ns)

 <State 382>: 2.982ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_012', FIR_HLS.cpp:18) [768]  (0.717 ns)
	'add' operation 17 bit ('tmp1', FIR_HLS.cpp:18) [794]  (0.853 ns)
	'add' operation 20 bit ('tmp15', FIR_HLS.cpp:18) [796]  (0.698 ns)
	'sub' operation 26 bit ('tmp16', FIR_HLS.cpp:18) [800]  (0.000 ns)
	'add' operation 26 bit ('add_ln18_109', FIR_HLS.cpp:18) [1734]  (0.715 ns)

 <State 383>: 1.412ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_010', FIR_HLS.cpp:18) [770]  (0.717 ns)
	'add' operation 19 bit ('tmp77', FIR_HLS.cpp:18) [885]  (0.695 ns)

 <State 384>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_08', FIR_HLS.cpp:18) [772]  (0.717 ns)
	'add' operation 17 bit ('tmp270', FIR_HLS.cpp:18) [1248]  (0.853 ns)
	'add' operation 18 bit of DSP[1736] ('tmp301', FIR_HLS.cpp:18) [1250]  (1.696 ns)
	'mul' operation 26 bit of DSP[1736] ('tmp302', FIR_HLS.cpp:18) [1252]  (0.996 ns)

 <State 385>: 3.409ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_06', FIR_HLS.cpp:18) [774]  (0.717 ns)
	'add' operation 17 bit of DSP[1740] ('tmp449', FIR_HLS.cpp:18) [1529]  (1.696 ns)
	'mul' operation 25 bit of DSP[1740] ('tmp450', FIR_HLS.cpp:18) [1531]  (0.996 ns)

 <State 386>: 1.590ns
The critical path consists of the following:
	'add' operation 26 bit ('tmp78', FIR_HLS.cpp:18) [890]  (0.945 ns)
	'add' operation 26 bit of DSP[1736] ('add_ln18_110', FIR_HLS.cpp:18) [1736]  (0.645 ns)

 <State 387>: 5.825ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_02', FIR_HLS.cpp:18) [778]  (0.717 ns)
	'add' operation 17 bit ('tmp117', FIR_HLS.cpp:18) [992]  (0.853 ns)
	'add' operation 18 bit ('tmp116', FIR_HLS.cpp:18) [994]  (0.863 ns)
	'add' operation 19 bit of DSP[998] ('tmp153', FIR_HLS.cpp:18) [996]  (2.396 ns)
	'mul' operation 27 bit of DSP[998] ('tmp154', FIR_HLS.cpp:18) [998]  (0.996 ns)

 <State 388>: 4.262ns
The critical path consists of the following:
	'memshiftread' operation 16 bit ('p_0_0_s', FIR_HLS.cpp:18) [780]  (0.717 ns)
	'add' operation 17 bit ('tmp118', FIR_HLS.cpp:18) [1004]  (0.853 ns)
	'add' operation 19 bit of DSP[1742] ('tmp161', FIR_HLS.cpp:18) [1006]  (1.696 ns)
	'mul' operation 27 bit of DSP[1742] ('tmp162', FIR_HLS.cpp:18) [1008]  (0.996 ns)

 <State 389>: 0.996ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[998] ('tmp154', FIR_HLS.cpp:18) [998]  (0.996 ns)

 <State 390>: 0.645ns
The critical path consists of the following:
	'mul' operation 27 bit of DSP[998] ('tmp154', FIR_HLS.cpp:18) [998]  (0.000 ns)
	'add' operation 27 bit of DSP[1742] ('add_ln18_113', FIR_HLS.cpp:18) [1742]  (0.645 ns)

 <State 391>: 5.478ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[1742] ('add_ln18_113', FIR_HLS.cpp:18) [1742]  (0.645 ns)
	'add' operation 27 bit ('add_ln18_114', FIR_HLS.cpp:18) [1743]  (0.965 ns)
	'add' operation 28 bit ('add_ln18_115', FIR_HLS.cpp:18) [1745]  (0.965 ns)
	'add' operation 29 bit ('add_ln18_116', FIR_HLS.cpp:18) [1747]  (0.000 ns)
	'add' operation 29 bit ('add_ln18_117', FIR_HLS.cpp:18) [1748]  (0.723 ns)
	'add' operation 31 bit ('add_ln18_118', FIR_HLS.cpp:18) [1750]  (0.996 ns)
	'add' operation 32 bit ('FIR_accu32', FIR_HLS.cpp:18) [1752]  (0.731 ns)
	axis write operation ('write_ln21', FIR_HLS.cpp:21) on port 'output_r' (FIR_HLS.cpp:21) [1754]  (0.453 ns)

 <State 392>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln21', FIR_HLS.cpp:21) on port 'output_r' (FIR_HLS.cpp:21) [1754]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
