Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 462e4b1143564ec893239dcb34345b7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_Processor16_behav xil_defaultlib.TB_Processor16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'seg0' [C:/Vivado/processor/processor.srcs/sim_1/new/TB_DataMem.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=53.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Instrmem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.Datamem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.digit
Compiling module xil_defaultlib.Processor16
Compiling module xil_defaultlib.TB_Processor16
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Processor16_behav
