<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>EE476: Introduction to VLSI Systems â€” Schedule</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

  <div id="header"></div>

  <main>
    <p><em>This schedule is preliminary and subject to change as the term evolves.</em></p>

    <table>
      <colgroup>
        <col style="width: 10%;">
        <col style="width: 18%; padding-right: 20px;">
        <col style="width: 32%;">
        <col style="width: 10%;">
        <col style="width: 20%;">
        <col style="width: 10%;">
      </colgroup>
      <thead>
        <tr>
          <th>Week No.</th>
          <th>Lecture Date</th>
          <th>Topic</th>
          <th>Readings</th>
          <th>Assignments</th>
          <th>Labs</th>
        </tr>
      </thead>
      <tbody>
        
        <tr>
          <td rowspan="2" data-label="Week No.">1</td>
          <td data-label="Lecture Date">Wed 17/09/2025</td>
          <td style="text-align: justify;" data-label="Topic"><strong>Introduction:</strong><br> 
            Digital Integrated Circuits and Systems - Past and future, Moore's Law, Dennard Scaling, Design Tradeoffs, Design Space and Optimality, 
            </td>
          <td data-label="Readings">Slide L1</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab01: Tool Installation and TCL Language</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 18/09/2025</td>
          <td style="text-align: justify;" data-label="Topic"><strong>Introduction:</strong><br> 
            Digital Integrated Circuits and Systems - Design Heirarchy and Methodologies, Hardware Design Challenges and Metrics,
            Non recurring and recurring IC Costs
          </td>
          <td data-label="Readings">Slide L2</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>
        
         <tr>
          <td rowspan="2" data-label="Week No.">2</td>
          <td data-label="Lecture Date">Wed 25/09/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Design:</strong><br> 
            Abstraction Layers, Implementations Alternatives (Full Custom, ASIC, FPGA, SOCs), 
            ASIC Flow, Overview of Physical Implementation, Packages and Chiplets,
            Fabrication Process.
    
          </td>
           
          <td data-label="Readings">Slide L2 and L3</td>
          <td data-label="Assignment">HW1 and HW2 out. Check course materials.
          HW1 - All problems <br>
          HW2 - Problems 4 and 5 only.  
          </td>
          <td data-label="Labs">Lab02: RTL to GDS Flow for FIR Filter - Synthesis</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 26/09/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>CMOS:</strong><br> 
            nFET operation, masks, planar process, Transistor as a switch and its I-V characteristics, Switch Inverter.
          </td>
           
          <td data-label="Readings">Slide L3</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">3</td>
          <td data-label="Lecture Date">Wed 01/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>CMOS:</strong><br> 
            Inverter, Constructing gates using CMOS, Why and when nFETS and pFETS are bad, Transmission gates, Mux using transmission gates
          </td>
           
          <td data-label="Readings">Slide L4</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab03: RTL to GDS Flow for FIR Filter - Floorplanning</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 02/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>CMOS:</strong><br> 
            Mux using transmission gates, Tristate buffer and its transistor implementation, Mux using Tristate buffer, Transmission gate implementation of Latch and Flip Flops
          </td>
           
          <td data-label="Readings">Slide L4</td>
          <td data-label="Assignment">HW3 out. <br>Watch <a href = "https://enicslabs.com/academic-courses/dvd-english/">videos</a> 5a to 5g related to STATIC TIMING ANALYSIS.</td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">4</td>
          <td data-label="Lecture Date">Wed 08/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Timing:</strong><br> 
            Limitations on clock period, Setup Time, Hold Time, Clk to Q time, F04 delay, path delay, gate delay and its cause, Propogation delay in Inverter chain
          </td>
           
          <td data-label="Readings">Slide L4</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 04: Openroad GUI</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 11/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Timing:</strong><br> 
           Wire delay, Wire Rebuffering, Cause of Clk-Q and Setup Times, Components of Combinational Path Delay,
           Who Controls Delays in ASIC, Slack, Effect of HDL Code on Delays.
          </td>
           
          <td data-label="Readings">Slide L5</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">5</td>
          <td data-label="Lecture Date">Wed 15/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Timing:</strong><br> 
            Transistor's Dynamic Model, Transistor Sizing, Inverter Delay Model, Fanout.
          </td>
           
          <td data-label="Readings">Slide L6</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 05: Placement of FIR Filter and Openroad GUI</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 16/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Timing:</strong><br> 
           Driving Large Loads with Staged Buffers, Optimum Delay and Fanout, Hold Time and Setup Time Violations.
          </td>
           
          <td data-label="Readings">Slide L6</td>
          <td data-label="Assignment">HW4 out. Do all the tasks.</td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">6</td>
          <td data-label="Lecture Date">Wed 22/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Energy and Power:</strong><br> 
           Energy, Power, Energy Efficiency and their Importance with Real Life Examples, Total Cost of Ownership(TCO), 
           Switching (Dynamic) Power, Short-Circuit Power, Leakage Power, 
           Effects of Vt (Threshold FET Voltage) on Power and Performance.
          </td>
           
          <td data-label="Readings">Slide L7</td>
          <td data-label="Assignment">HW4 out. Do all the tasks.</td>
          <td data-label="Labs">Lab 06: Clock Synthesis for FIR Filter</td>
        </tr>

         <tr>
          <td data-label="Lecture Date">Thu 23/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Energy and Power:</strong><br> 
           Low Power Design Techniques: Parallelism and Pipelining, Sleep Transistors, Slowing Down Fast Paths, Thermal Management.
          </td>
           
          <td data-label="Readings">Slide L7</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">7</td>
          <td data-label="Lecture Date">Wed 29/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Memory:</strong><br> 
           SRAM and Its Periphery, Cell, WordLine, BitLine, Sense Amps, SRAM Read and Problems in Read Operation. 
          </td>
           
          <td data-label="Readings">Slide L8</td>
          <td data-label="Assignment">HW5 out. Do all the tasks.</td>
          <td data-label="Labs">Lab 07: Routing for FIR Filter</td>
        </tr>

         <tr>
          <td data-label="Lecture Date">Thu 30/10/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Memory:</strong><br> 
           SRAM Write Operation, Row Decoder Design and Optimization Using Pre Decoder.
          </td>
           
          <td data-label="Readings">Slide L8</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">8</td>
          <td data-label="Lecture Date">Wed 05/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Memory:</strong><br> 
           Column Decoder and its Implementation, Sense Amplifier, Precharge Circuit, Race-to-Halt HW6 Problem.
          </td>
           
          <td data-label="Readings">Slide L8</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 08: Routing for FIR Filter</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 06/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>HW Problems:</strong><br> 
           Race-to-Halt HW6 problem, Rise and Fall Time HW4 problem.
          </td>
           
          <td data-label="Readings"></td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">10</td>
          <td data-label="Lecture Date">Wed 19/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Memory:</strong><br> 
           1T DRAM, Multi-Ported Memories: Single Port, Dual Port, Simple Dual Port, Changing Depth and Width of Single Port Memory, 
           Changing Number of Read and Write Ports of SDP Memories. 
          </td>
           
          <td data-label="Readings">Slide L9</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 09: Power Analysis for FIR Filter</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 20/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>FPGA Internals:</strong><br> 
           Logic Cells, Programmable Interconnects, Lookup Tables, Mapping Combinational Circuit On FPGA example, Slices,
           Hard Logic in FPGAs, Distributed RAM, Block RAM, Ultra RAM. 
          </td>
           
          <td data-label="Readings">Slide L10</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">11</td>
          <td data-label="Lecture Date">Wed 26/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Parallelism:</strong><br> 
           Trees, Exploiting Associativity For Parallelism, 
            Performance-Cost Trade Off in Different Hardware Implementations For Exploiting Parallelism,
            Loops, Pipelining and its Performance-Cost Tradeoff.
          </td>
           
          <td data-label="Readings">Slide L11</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 10: DRC/LVS for FIR Filter</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 20/11/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Parallelism:</strong><br> 
           Pipelining Hardware with Carry-Dependant Loops (Two Examples), C-Slow Technique for Parallelism. 
          </td>
           
          <td data-label="Readings">Slide L11</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">12</td>
          <td data-label="Lecture Date">Wed 03/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>List Processor:</strong><br> 
           RT Notation, Peformance Analysis of List Processor with and without NUMA. 
          </td>
           
          <td data-label="Readings">Slide L12</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 12: Vector Multiplier with SRAM</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 04/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>List Processor:</strong><br> 
           Resource Utilization Charts for List Processor without and with NUMA, AD HOC Scheduling and Modulo Scheduling of List Processor 
            with X and NUMA Registers. 
          </td>
           
          <td data-label="Readings">Slide L12</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>

        <tr>
          <td rowspan="2" data-label="Week No.">13</td>
          <td data-label="Lecture Date">Wed 10/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Adders:</strong><br> 
           Ripple Carry Adder and its Cost and Performance, Subtractor, Parallel Prefix Tree.
          </td>
           
          <td data-label="Readings">Slide L13</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 12: Vector Multiplier with SRAM</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 11/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Adders:</strong><br> 
           Performance and Cost Analysis of Carry Select Adder and its two optimized versions, Carry-Look Adder.
          </td>
           
          <td data-label="Readings">Slide L13</td>
          <td data-label="Assignment">HW7 - Do only Questions 1, 2 and 5. HW8 - All Questions.</td>
          <td data-label="Labs"></td>
        </tr>

         <tr>
          <td rowspan="2" data-label="Week No.">14</td>
          <td data-label="Lecture Date">Wed 17/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Adders:</strong><br> 
           Carry-Look Ahead Adder, Parallel Prefix Adder: Kogge-Stone, Ladner-Fischer, Brent-Kung and Han-Carlson, Bit Serial Adder. 
          </td>
           
          <td data-label="Readings">Slide L13</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs">Lab 12: Vector Multiplier with SRAM</td>
        </tr>

        <tr>
          <td data-label="Lecture Date">Thu 18/12/2025</td>
           
          <td style="text-align: justify;" data-label="Topic"><strong>Multipliers:</strong><br> 
           Shift and Add Multiplier, Array Multiplier with and without Carry Save Adder.
          </td>
           
          <td data-label="Readings">Slide L14</td>
          <td data-label="Assignment"></td>
          <td data-label="Labs"></td>
        </tr>
        
        
        
       
      </tbody>
    </table>
  </main>

  <div id="footer"></div>
  <script src="loader.js"></script>
</body>
</html>









































































