# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/ec67/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f805/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f0b6/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/66be/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/8713/hdl" --include "/remote/labware/packages/xilinx/vivado/2023.1/data/xilinx_vip/include" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_xbar_0/sim/Main_xbar_0.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/sim/bd_d575.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_d575_one_0.v" \

sv xil_defaultlib  --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/ec67/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f805/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f0b6/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/66be/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/8713/hdl" --include "/remote/labware/packages/xilinx/vivado/2023.1/data/xilinx_vip/include" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_d575_arsw_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_d575_rsw_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_d575_awsw_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_d575_wsw_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_d575_bsw_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_d575_s00mmu_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_d575_s00tr_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_d575_s00sic_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_d575_s00a2s_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_d575_sarn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_d575_srn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_d575_s01mmu_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_d575_s01tr_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_d575_s01sic_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_d575_s01a2s_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_d575_sawn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_d575_swn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_d575_sbn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_d575_m00s2a_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_d575_m00arn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_d575_m00rn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_d575_m00awn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_d575_m00wn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_d575_m00bn_0.sv" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_d575_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/ec67/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f805/hdl" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/f0b6/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/66be/hdl/verilog" --include "../../../../DMA.gen/sources_1/bd/Main/ipshared/8713/hdl" --include "/remote/labware/packages/xilinx/vivado/2023.1/data/xilinx_vip/include" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/sim/Main_smartconnect_0_1.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_axis_data_fifo_0_0/sim/Main_axis_data_fifo_0_0.v" \
"../../../../DMA.ip_user_files/bd/Main/sim/Main.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_auto_ds_0/sim/Main_auto_ds_0.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_auto_pc_0/sim/Main_auto_pc_0.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_auto_ds_1/sim/Main_auto_ds_1.v" \
"../../../../DMA.ip_user_files/bd/Main/ip/Main_auto_pc_1/sim/Main_auto_pc_1.v" \
"../../../../DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
