{"files":[{"patch":"@@ -1682,2 +1682,2 @@\n-void C2_MacroAssembler::reduce_operation(Register dst, VectorRegister temp, \n-                                         Register src1, VectorRegister src2, \n+void C2_MacroAssembler::reduce_operation(Register dst, VectorRegister temp,\n+                                         Register src1, VectorRegister src2,\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -195,2 +195,2 @@\n- void reduce_operation(Register dst, VectorRegister temp, \n-                       Register src1, VectorRegister src2, \n+ void reduce_operation(Register dst, VectorRegister temp,\n+                       Register src1, VectorRegister src2,\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}