Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 20 22:28:15 2019
| Host         : Bob-Militia54 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AES_Encrypt_timing_summary_routed.rpt -rpx AES_Encrypt_timing_summary_routed.rpx
| Design       : AES_Encrypt
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                 1370        0.131        0.000                      0                 1370        0.920        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.050}        4.100           243.902         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.007        0.000                      0                 1370        0.131        0.000                      0                 1370        0.920        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            state_U/AES_Encrypt_state_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.252ns (30.471%)  route 2.857ns (69.529%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 8.066 - 4.100 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.488     4.302    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X154Y139       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y139       FDRE (Prop_fdre_C_Q)         0.433     4.735 f  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/Q
                         net (fo=76, routed)          0.586     5.321    grp_AES_Encrypt_MixColumns_fu_294/i_reg_626_reg[4]_0[0]
    SLICE_X155Y141       LUT5 (Prop_lut5_I1_O)        0.105     5.426 f  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38/O
                         net (fo=2, routed)           0.375     5.801    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38_n_7
    SLICE_X154Y141       LUT4 (Prop_lut4_I0_O)        0.105     5.906 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_46/O
                         net (fo=1, routed)           0.332     6.238    grp_AES_Encrypt_ShiftRows_fu_301/ap_CS_fsm_reg[15]_0
    SLICE_X154Y141       LUT6 (Prop_lut6_I0_O)        0.105     6.343 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21/O
                         net (fo=1, routed)           0.264     6.607    grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21_n_7
    SLICE_X154Y141       LUT5 (Prop_lut5_I2_O)        0.105     6.712 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_4/O
                         net (fo=24, routed)          0.924     7.636    state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/A1
    SLICE_X152Y140       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     7.752 r  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.376     8.127    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q00[2]
    SLICE_X154Y142       LUT3 (Prop_lut3_I0_O)        0.283     8.410 r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000     8.410    state_U/AES_Encrypt_state_ram_U/D[2]
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.380     8.066    state_U/AES_Encrypt_state_ram_U/ap_clk_IBUF_BUFG
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[2]/C
                         clock pessimism              0.311     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X154Y142       FDRE (Setup_fdre_C_D)        0.076     8.417    state_U/AES_Encrypt_state_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            state_U/AES_Encrypt_state_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.207ns (30.066%)  route 2.807ns (69.934%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 8.065 - 4.100 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.489     4.303    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X155Y141       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y141       FDRE (Prop_fdre_C_Q)         0.379     4.682 f  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.845     5.526    grp_AES_Encrypt_MixColumns_fu_294/ap_sig_115
    SLICE_X154Y139       LUT6 (Prop_lut6_I2_O)        0.105     5.631 r  grp_AES_Encrypt_MixColumns_fu_294/q0[7]_i_8/O
                         net (fo=2, routed)           0.132     5.763    grp_AES_Encrypt_MixColumns_fu_294/q0[7]_i_8_n_7
    SLICE_X154Y139       LUT6 (Prop_lut6_I5_O)        0.105     5.868 f  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_43/O
                         net (fo=1, routed)           0.333     6.201    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_43_n_7
    SLICE_X153Y139       LUT6 (Prop_lut6_I2_O)        0.105     6.306 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_17/O
                         net (fo=1, routed)           0.236     6.542    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_17_n_7
    SLICE_X153Y141       LUT6 (Prop_lut6_I4_O)        0.105     6.647 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_3/O
                         net (fo=24, routed)          0.925     7.573    state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/A0
    SLICE_X152Y140       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.122     7.695 r  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.336     8.031    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q00[1]
    SLICE_X153Y141       LUT3 (Prop_lut3_I0_O)        0.286     8.317 r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.317    state_U/AES_Encrypt_state_ram_U/D[1]
    SLICE_X153Y141       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.379     8.065    state_U/AES_Encrypt_state_ram_U/ap_clk_IBUF_BUFG
    SLICE_X153Y141       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[1]/C
                         clock pessimism              0.295     8.360    
                         clock uncertainty           -0.035     8.324    
    SLICE_X153Y141       FDRE (Setup_fdre_C_D)        0.030     8.354    state_U/AES_Encrypt_state_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            state_U/AES_Encrypt_state_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.207ns (29.901%)  route 2.830ns (70.099%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 8.066 - 4.100 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.489     4.303    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X155Y141       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y141       FDRE (Prop_fdre_C_Q)         0.379     4.682 f  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.845     5.526    grp_AES_Encrypt_MixColumns_fu_294/ap_sig_115
    SLICE_X154Y139       LUT6 (Prop_lut6_I2_O)        0.105     5.631 r  grp_AES_Encrypt_MixColumns_fu_294/q0[7]_i_8/O
                         net (fo=2, routed)           0.132     5.763    grp_AES_Encrypt_MixColumns_fu_294/q0[7]_i_8_n_7
    SLICE_X154Y139       LUT6 (Prop_lut6_I5_O)        0.105     5.868 f  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_43/O
                         net (fo=1, routed)           0.333     6.201    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_43_n_7
    SLICE_X153Y139       LUT6 (Prop_lut6_I2_O)        0.105     6.306 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_17/O
                         net (fo=1, routed)           0.236     6.542    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_17_n_7
    SLICE_X153Y141       LUT6 (Prop_lut6_I4_O)        0.105     6.647 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_3/O
                         net (fo=24, routed)          0.818     7.465    state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/A0
    SLICE_X152Y141       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.122     7.587 r  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/SP/O
                         net (fo=1, routed)           0.467     8.053    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q00[5]
    SLICE_X154Y142       LUT3 (Prop_lut3_I0_O)        0.286     8.339 r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000     8.339    state_U/AES_Encrypt_state_ram_U/D[5]
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.380     8.066    state_U/AES_Encrypt_state_ram_U/ap_clk_IBUF_BUFG
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[5]/C
                         clock pessimism              0.311     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X154Y142       FDRE (Setup_fdre_C_D)        0.074     8.415    state_U/AES_Encrypt_state_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            state_U/AES_Encrypt_state_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.252ns (31.163%)  route 2.766ns (68.837%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 8.066 - 4.100 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.488     4.302    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X154Y139       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y139       FDRE (Prop_fdre_C_Q)         0.433     4.735 f  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/Q
                         net (fo=76, routed)          0.586     5.321    grp_AES_Encrypt_MixColumns_fu_294/i_reg_626_reg[4]_0[0]
    SLICE_X155Y141       LUT5 (Prop_lut5_I1_O)        0.105     5.426 f  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38/O
                         net (fo=2, routed)           0.375     5.801    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38_n_7
    SLICE_X154Y141       LUT4 (Prop_lut4_I0_O)        0.105     5.906 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_46/O
                         net (fo=1, routed)           0.332     6.238    grp_AES_Encrypt_ShiftRows_fu_301/ap_CS_fsm_reg[15]_0
    SLICE_X154Y141       LUT6 (Prop_lut6_I0_O)        0.105     6.343 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21/O
                         net (fo=1, routed)           0.264     6.607    grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21_n_7
    SLICE_X154Y141       LUT5 (Prop_lut5_I2_O)        0.105     6.712 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_4/O
                         net (fo=24, routed)          0.840     7.552    state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_6_6/A1
    SLICE_X152Y141       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     7.668 r  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_6_6/SP/O
                         net (fo=1, routed)           0.368     8.036    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q00[6]
    SLICE_X154Y142       LUT3 (Prop_lut3_I0_O)        0.283     8.319 r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q0[6]_i_1/O
                         net (fo=1, routed)           0.000     8.319    state_U/AES_Encrypt_state_ram_U/D[6]
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.380     8.066    state_U/AES_Encrypt_state_ram_U/ap_clk_IBUF_BUFG
    SLICE_X154Y142       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[6]/C
                         clock pessimism              0.311     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X154Y142       FDRE (Setup_fdre_C_D)        0.074     8.415    state_U/AES_Encrypt_state_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            state_U/AES_Encrypt_state_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.063ns (26.614%)  route 2.931ns (73.386%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 8.066 - 4.100 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.488     4.302    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X154Y139       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y139       FDRE (Prop_fdre_C_Q)         0.433     4.735 f  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[6]/Q
                         net (fo=76, routed)          0.586     5.321    grp_AES_Encrypt_MixColumns_fu_294/i_reg_626_reg[4]_0[0]
    SLICE_X155Y141       LUT5 (Prop_lut5_I1_O)        0.105     5.426 f  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38/O
                         net (fo=2, routed)           0.375     5.801    grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_38_n_7
    SLICE_X154Y141       LUT4 (Prop_lut4_I0_O)        0.105     5.906 r  grp_AES_Encrypt_MixColumns_fu_294/ram_reg_0_15_0_0_i_46/O
                         net (fo=1, routed)           0.332     6.238    grp_AES_Encrypt_ShiftRows_fu_301/ap_CS_fsm_reg[15]_0
    SLICE_X154Y141       LUT6 (Prop_lut6_I0_O)        0.105     6.343 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21/O
                         net (fo=1, routed)           0.264     6.607    grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_21_n_7
    SLICE_X154Y141       LUT5 (Prop_lut5_I2_O)        0.105     6.712 r  grp_AES_Encrypt_ShiftRows_fu_301/ram_reg_0_15_0_0_i_4/O
                         net (fo=24, routed)          0.924     7.636    state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/A1
    SLICE_X152Y140       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.105     7.741 r  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.450     8.191    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q00[3]
    SLICE_X152Y143       LUT3 (Prop_lut3_I0_O)        0.105     8.296 r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000     8.296    state_U/AES_Encrypt_state_ram_U/D[3]
    SLICE_X152Y143       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.380     8.066    state_U/AES_Encrypt_state_ram_U/ap_clk_IBUF_BUFG
    SLICE_X152Y143       FDRE                                         r  state_U/AES_Encrypt_state_ram_U/q0_reg[3]/C
                         clock pessimism              0.295     8.361    
                         clock uncertainty           -0.035     8.325    
    SLICE_X152Y143       FDRE (Setup_fdre_C_D)        0.076     8.401    state_U/AES_Encrypt_state_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.694ns (20.284%)  route 2.727ns (79.716%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.100 - 4.100 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.488     4.302    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X155Y139       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y139       FDRE (Prop_fdre_C_Q)         0.379     4.681 r  grp_AES_Encrypt_MixColumns_fu_294/ap_CS_fsm_reg[7]/Q
                         net (fo=51, routed)          1.016     5.697    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_CS_fsm_reg[10][4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.105     5.802 f  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q1[7]_i_2/O
                         net (fo=25, routed)          0.559     6.361    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q1_reg[0]
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.105     6.466 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg_i_43/O
                         net (fo=1, routed)           0.471     6.938    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg_i_43_n_7
    SLICE_X160Y136       LUT6 (Prop_lut6_I1_O)        0.105     7.043 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg_i_14/O
                         net (fo=1, routed)           0.680     7.723    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg_i_14_n_7
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.414     8.100    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism              0.311     8.411    
                         clock uncertainty           -0.035     8.376    
    RAMB18_X8Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     7.886    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 2.252ns (62.128%)  route 1.373ns (37.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 8.125 - 4.100 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.524     4.338    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.463 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/DOBDO[1]
                         net (fo=6, routed)           1.116     7.580    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/cipher_q3[1]
    SLICE_X162Y133       LUT4 (Prop_lut4_I0_O)        0.127     7.707 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/tmp_1_reg_1198[1]_i_1/O
                         net (fo=1, routed)           0.256     7.963    grp_AES_Encrypt_MixColumns_fu_294/tmp_1_fu_808_p2[1]
    SLICE_X161Y133       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439     8.125    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[1]/C
                         clock pessimism              0.295     8.420    
                         clock uncertainty           -0.035     8.384    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)       -0.228     8.156    grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[1]
  -------------------------------------------------------------------
                         required time                          8.156    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 2.240ns (61.247%)  route 1.417ns (38.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 8.127 - 4.100 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.524     4.338    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.463 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/DOBDO[6]
                         net (fo=6, routed)           1.031     7.494    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/cipher_q3[6]
    SLICE_X159Y136       LUT4 (Prop_lut4_I0_O)        0.115     7.609 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/tmp_1_reg_1198[6]_i_1/O
                         net (fo=1, routed)           0.386     7.996    grp_AES_Encrypt_MixColumns_fu_294/tmp_1_fu_808_p2[6]
    SLICE_X162Y136       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.441     8.127    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X162Y136       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[6]/C
                         clock pessimism              0.295     8.422    
                         clock uncertainty           -0.035     8.386    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)       -0.182     8.204    grp_AES_Encrypt_MixColumns_fu_294/tmp_1_reg_1198_reg[6]
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.250ns (61.953%)  route 1.382ns (38.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 8.122 - 4.100 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.524     4.338    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.463 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/DOBDO[2]
                         net (fo=6, routed)           1.114     7.578    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/cipher_q3[2]
    SLICE_X158Y132       LUT4 (Prop_lut4_I0_O)        0.125     7.703 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/tmp_3_reg_1238[2]_i_1/O
                         net (fo=1, routed)           0.268     7.970    grp_AES_Encrypt_MixColumns_fu_294/tmp_3_fu_868_p2[2]
    SLICE_X157Y131       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436     8.122    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X157Y131       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[2]/C
                         clock pessimism              0.295     8.417    
                         clock uncertainty           -0.035     8.381    
    SLICE_X157Y131       FDRE (Setup_fdre_C_D)       -0.201     8.180    grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[2]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (ap_clk rise@4.100ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 2.250ns (61.655%)  route 1.399ns (38.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 8.126 - 4.100 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.733    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.814 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.524     4.338    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y54         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.463 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/DOBDO[3]
                         net (fo=6, routed)           1.034     7.498    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/cipher_q3[3]
    SLICE_X158Y134       LUT4 (Prop_lut4_I0_O)        0.125     7.623 r  grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/tmp_3_reg_1238[3]_i_1/O
                         net (fo=1, routed)           0.365     7.988    grp_AES_Encrypt_MixColumns_fu_294/tmp_3_fu_868_p2[3]
    SLICE_X158Y136       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.100     4.100 r  
    D4                                                0.000     4.100 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.100    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.810     4.910 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     6.609    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.686 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.440     8.126    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X158Y136       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[3]/C
                         clock pessimism              0.295     8.421    
                         clock uncertainty           -0.035     8.385    
    SLICE_X158Y136       FDRE (Setup_fdre_C_D)       -0.186     8.199    grp_AES_Encrypt_MixColumns_fu_294/tmp_3_reg_1238_reg[3]
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.834%)  route 0.196ns (58.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.648     1.587    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X156Y141       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y141       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[6]/Q
                         net (fo=1, routed)           0.196     1.924    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/reg_365_reg[7][6]
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.932     2.122    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.638    
    RAMB18_X8Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.793    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 AES_Encrypt_CRTLSc_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.592     1.531    AES_Encrypt_CRTLSc_s_axi_U/ap_clk_IBUF_BUFG
    SLICE_X133Y133       FDRE                                         r  AES_Encrypt_CRTLSc_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y133       FDRE (Prop_fdre_C_Q)         0.141     1.672 r  AES_Encrypt_CRTLSc_s_axi_U/int_auto_restart_reg/Q
                         net (fo=2, routed)           0.098     1.770    AES_Encrypt_CRTLSc_s_axi_U/int_auto_restart_reg_n_7
    SLICE_X132Y133       LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     1.815    AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_i_1_n_7
    SLICE_X132Y133       FDRE                                         r  AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.861     2.050    AES_Encrypt_CRTLSc_s_axi_U/ap_clk_IBUF_BUFG
    SLICE_X132Y133       FDRE                                         r  AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_reg/C
                         clock pessimism             -0.506     1.544    
    SLICE_X132Y133       FDRE (Hold_fdre_C_D)         0.120     1.664    AES_Encrypt_CRTLSc_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.648     1.587    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X156Y141       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y141       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  grp_AES_Encrypt_ShiftRows_fu_301/reg_365_reg[0]/Q
                         net (fo=1, routed)           0.218     1.946    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/reg_365_reg[7][0]
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.932     2.122    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.638    
    RAMB18_X8Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.793    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.623     1.562    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X155Y145       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y145       FDRE (Prop_fdre_C_Q)         0.141     1.703 r  grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[0]/Q
                         net (fo=1, routed)           0.108     1.812    grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470[0]
    SLICE_X155Y144       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.895     2.084    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X155Y144       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[0]/C
                         clock pessimism             -0.506     1.578    
    SLICE_X155Y144       FDRE (Hold_fdre_C_D)         0.070     1.648    grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_ShiftRows_fu_301/reg_360_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.559%)  route 0.371ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.648     1.587    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X156Y140       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/reg_360_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y140       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  grp_AES_Encrypt_ShiftRows_fu_301/reg_360_reg[3]/Q
                         net (fo=1, routed)           0.371     2.099    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/reg_360_reg[7][3]
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.933     2.123    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y56         RAMB18E1                                     r  grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.639    
    RAMB18_X8Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.935    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_0_i1_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            i_reg_506_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.929%)  route 0.121ns (39.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.620     1.559    ap_clk_IBUF_BUFG
    SLICE_X151Y138       FDRE                                         r  i_0_i1_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     1.700 r  i_0_i1_reg_227_reg[0]/Q
                         net (fo=11, routed)          0.121     1.821    i_0_i1_reg_227[0]
    SLICE_X150Y138       LUT2 (Prop_lut2_I1_O)        0.048     1.869 r  i_reg_506[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    i_fu_345_p2[1]
    SLICE_X150Y138       FDRE                                         r  i_reg_506_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.892     2.081    ap_clk_IBUF_BUFG
    SLICE_X150Y138       FDRE                                         r  i_reg_506_reg[1]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.131     1.703    i_reg_506_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.572%)  route 0.117ns (45.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.649     1.588    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X156Y145       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y145       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470_reg[3]/Q
                         net (fo=1, routed)           0.117     1.847    grp_AES_Encrypt_ShiftRows_fu_301/i_1_reg_470[3]
    SLICE_X156Y144       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.922     2.111    grp_AES_Encrypt_ShiftRows_fu_301/ap_clk_IBUF_BUFG
    SLICE_X156Y144       FDRE                                         r  grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[3]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X156Y144       FDRE (Hold_fdre_C_D)         0.070     1.674    grp_AES_Encrypt_ShiftRows_fu_301/i_reg_349_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_0_i1_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            i_reg_506_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.548%)  route 0.121ns (39.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.620     1.559    ap_clk_IBUF_BUFG
    SLICE_X151Y138       FDRE                                         r  i_0_i1_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     1.700 f  i_0_i1_reg_227_reg[0]/Q
                         net (fo=11, routed)          0.121     1.821    i_0_i1_reg_227[0]
    SLICE_X150Y138       LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  i_reg_506[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    i_fu_345_p2[0]
    SLICE_X150Y138       FDRE                                         r  i_reg_506_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.892     2.081    ap_clk_IBUF_BUFG
    SLICE_X150Y138       FDRE                                         r  i_reg_506_reg[0]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.120     1.692    i_reg_506_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_reg_506_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            i_0_i1_reg_227_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.065%)  route 0.057ns (27.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.620     1.559    ap_clk_IBUF_BUFG
    SLICE_X150Y138       FDRE                                         r  i_reg_506_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y138       FDRE (Prop_fdre_C_Q)         0.148     1.707 r  i_reg_506_reg[3]/Q
                         net (fo=1, routed)           0.057     1.765    i_reg_506[3]
    SLICE_X151Y138       FDRE                                         r  i_0_i1_reg_227_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.892     2.081    ap_clk_IBUF_BUFG
    SLICE_X151Y138       FDRE                                         r  i_0_i1_reg_227_reg[3]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X151Y138       FDRE (Hold_fdre_C_D)         0.018     1.590    i_0_i1_reg_227_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 grp_AES_Encrypt_MixColumns_fu_294/reg_756_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.806%)  route 0.348ns (65.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.914    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.940 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.618     1.557    grp_AES_Encrypt_MixColumns_fu_294/ap_clk_IBUF_BUFG
    SLICE_X155Y133       FDRE                                         r  grp_AES_Encrypt_MixColumns_fu_294/reg_756_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y133       FDRE (Prop_fdre_C_Q)         0.141     1.698 r  grp_AES_Encrypt_MixColumns_fu_294/reg_756_reg[0]/Q
                         net (fo=1, routed)           0.155     1.854    grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/reg_756_reg[7][0]
    SLICE_X155Y133       LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg_i_17/O
                         net (fo=1, routed)           0.193     2.092    grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg_i_17_n_7
    RAMB18_X8Y55         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    D4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    D4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.160    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.189 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.931     2.121    grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ap_clk_IBUF_BUFG
    RAMB18_X8Y55         RAMB18E1                                     r  grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.506     1.615    
    RAMB18_X8Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.911    grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.050 }
Period(ns):         4.100
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.100       1.628      RAMB36_X7Y27    AES_Encrypt_CRTLSc_s_axi_U/int_expandedKey/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.100       1.628      RAMB36_X7Y27    AES_Encrypt_CRTLSc_s_axi_U/int_expandedKey/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         4.100       1.628      RAMB18_X8Y55    grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.100       1.628      RAMB36_X7Y26    AES_Encrypt_CRTLSc_s_axi_U/int_newState/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.100       1.628      RAMB36_X7Y26    AES_Encrypt_CRTLSc_s_axi_U/int_newState/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         4.100       1.628      RAMB18_X8Y56    grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         4.100       1.930      RAMB18_X8Y54    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         4.100       1.930      RAMB18_X8Y54    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         4.100       1.930      RAMB18_X8Y57    cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         4.100       1.930      RAMB18_X8Y52    grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y140  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_4_4/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.050       0.920      SLICE_X152Y141  state_U/AES_Encrypt_state_ram_U/ram_reg_0_15_5_5/SP/CLK



