--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5983 paths analyzed, 693 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.007ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_15 (SLICE_X50Y16.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.967ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X42Y33.F1      net (fanout=2)        0.816   Registers/cmd_reg<11>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.967ns (3.419ns logic, 5.548ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X42Y33.F4      net (fanout=2)        0.733   Registers/cmd_reg<9>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (3.419ns logic, 5.465ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_10 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_10 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.YQ      Tcko                  0.587   Registers/cmd_reg<10>
                                                       Registers/cmd_reg_10
    SLICE_X42Y33.F2      net (fanout=2)        0.481   Registers/cmd_reg<10>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (3.419ns logic, 5.213ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_14 (SLICE_X50Y16.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.967ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X42Y33.F1      net (fanout=2)        0.816   Registers/cmd_reg<11>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.967ns (3.419ns logic, 5.548ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X42Y33.F4      net (fanout=2)        0.733   Registers/cmd_reg<9>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (3.419ns logic, 5.465ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_10 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_10 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.YQ      Tcko                  0.587   Registers/cmd_reg<10>
                                                       Registers/cmd_reg_10
    SLICE_X42Y33.F2      net (fanout=2)        0.481   Registers/cmd_reg<10>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y16.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y16.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (3.419ns logic, 5.213ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_17 (SLICE_X50Y17.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.967ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X42Y33.F1      net (fanout=2)        0.816   Registers/cmd_reg<11>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y17.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y17.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      8.967ns (3.419ns logic, 5.548ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X42Y33.F4      net (fanout=2)        0.733   Registers/cmd_reg<9>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y17.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y17.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (3.419ns logic, 5.465ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_10 (FF)
  Destination:          SCCB/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_10 to SCCB/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.YQ      Tcko                  0.587   Registers/cmd_reg<10>
                                                       Registers/cmd_reg_10
    SLICE_X42Y33.F2      net (fanout=2)        0.481   Registers/cmd_reg<10>
    SLICE_X42Y33.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X46Y35.G1      net (fanout=2)        1.008   Registers/done_cmp_eq000021
    SLICE_X46Y35.Y       Tilo                  0.759   SCCB/data_sr<3>
                                                       SCCB/counter_not0001240
    SLICE_X50Y19.F2      net (fanout=47)       2.256   SCCB/busy_sr_and0000
    SLICE_X50Y19.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/counter_not00013
    SLICE_X50Y17.CE      net (fanout=10)       1.468   SCCB/counter_not0001
    SLICE_X50Y17.CLK     Tceck                 0.555   SCCB/counter<17>
                                                       SCCB/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (3.419ns logic, 5.213ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_19 (SLICE_X63Y31.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_18 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_18 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y31.YQ      Tcko                  0.470   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_18
    SLICE_X63Y31.F4      net (fanout=1)        0.291   SCCB/busy_sr<18>
    SLICE_X63Y31.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<19>
                                                       SCCB/Mmux_busy_sr_mux000141
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_6 (SLICE_X47Y31.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_5 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_5 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.YQ      Tcko                  0.470   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    SLICE_X47Y31.F4      net (fanout=1)        0.291   SCCB/data_sr<5>
    SLICE_X47Y31.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<6>
                                                       SCCB/Mmux_data_sr_mux0001181
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_5 (SLICE_X59Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_4 (FF)
  Destination:          SCCB/busy_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_4 to SCCB/busy_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.YQ      Tcko                  0.470   SCCB/busy_sr<5>
                                                       SCCB/busy_sr_4
    SLICE_X59Y27.F4      net (fanout=1)        0.291   SCCB/busy_sr<4>
    SLICE_X59Y27.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<5>
                                                       SCCB/Mmux_busy_sr_mux0001191
                                                       SCCB/busy_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2559 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.352ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_0 (SLICE_X37Y52.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 1)
  Clock Path Skew:      -2.659ns (-0.941 - 1.718)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y52.G2      net (fanout=267)      2.326   inst_debounce/output
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y52.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y52.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (1.911ns logic, 3.478ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.G4      net (fanout=18)       0.774   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y52.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y52.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.850ns logic, 1.926ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.G3      net (fanout=18)       0.600   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y52.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y52.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.851ns logic, 1.752ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_6 (SLICE_X37Y53.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 1)
  Clock Path Skew:      -2.659ns (-0.941 - 1.718)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y52.G2      net (fanout=267)      2.326   inst_debounce/output
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y53.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y53.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (1.911ns logic, 3.478ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.G4      net (fanout=18)       0.774   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y53.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y53.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.850ns logic, 1.926ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.G3      net (fanout=18)       0.600   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X37Y53.CE      net (fanout=6)        1.152   inst_vgatiming/pwh_and0000
    SLICE_X37Y53.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.851ns logic, 1.752ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_4 (SLICE_X36Y51.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 1)
  Clock Path Skew:      -2.662ns (-0.944 - 1.718)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y52.G2      net (fanout=267)      2.326   inst_debounce/output
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X36Y51.CE      net (fanout=6)        0.634   inst_vgatiming/pwh_and0000
    SLICE_X36Y51.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.911ns logic, 2.960ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.G4      net (fanout=18)       0.774   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X36Y51.CE      net (fanout=6)        0.634   inst_vgatiming/pwh_and0000
    SLICE_X36Y51.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.850ns logic, 1.408ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.G3      net (fanout=18)       0.600   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y52.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X36Y51.CE      net (fanout=6)        0.634   inst_vgatiming/pwh_and0000
    SLICE_X36Y51.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.851ns logic, 1.234ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X46Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y110.YQ     Tcko                  0.470   vmax<0>
                                                       vmax_0
    SLICE_X46Y111.CE     net (fanout=2)        0.551   vmax<0>
    SLICE_X46Y111.CLK    Tckce       (-Th)    -0.069   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.539ns logic, 0.551ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X46Y111.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc4 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cc4 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.YQ     Tcko                  0.522   cc41
                                                       cc4
    SLICE_X46Y111.BY     net (fanout=2)        0.421   cc41
    SLICE_X46Y111.CLK    Tckdi       (-Th)    -0.152   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.674ns logic, 0.421ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/fph_3 (SLICE_X30Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/stateh_FSM_FFd1 (FF)
  Destination:          inst_vgatiming/fph_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/stateh_FSM_FFd1 to inst_vgatiming/fph_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.XQ      Tcko                  0.473   inst_vgatiming/stateh_FSM_FFd1
                                                       inst_vgatiming/stateh_FSM_FFd1
    SLICE_X30Y55.CE      net (fanout=16)       0.614   inst_vgatiming/stateh_FSM_FFd1
    SLICE_X30Y55.CLK     Tckce       (-Th)    -0.069   inst_vgatiming/fph<3>
                                                       inst_vgatiming/fph_3
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.542ns logic, 0.614ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Logical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Location pin: SLICE_X20Y75.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Logical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Location pin: SLICE_X20Y75.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/stateh_FSM_FFd1/SR
  Logical resource: inst_vgatiming/stateh_FSM_FFd1/SR
  Location pin: SLICE_X31Y55.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.322ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X58Y61.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.128 - 0.135)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y42.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.F4      net (fanout=16)       1.736   inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y61.CE      net (fanout=8)        1.521   inst_ov7670capt1/address_not0001
    SLICE_X58Y61.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.966ns logic, 3.257ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y51.F2      net (fanout=13)       0.597   inst_ov7670capt1/we_reg
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y61.CE      net (fanout=8)        1.521   inst_ov7670capt1/address_not0001
    SLICE_X58Y61.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.966ns logic, 2.118ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_12 (SLICE_X58Y61.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.128 - 0.135)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y42.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.F4      net (fanout=16)       1.736   inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y61.CE      net (fanout=8)        1.521   inst_ov7670capt1/address_not0001
    SLICE_X58Y61.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.966ns logic, 3.257ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y51.F2      net (fanout=13)       0.597   inst_ov7670capt1/we_reg
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y61.CE      net (fanout=8)        1.521   inst_ov7670capt1/address_not0001
    SLICE_X58Y61.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.966ns logic, 2.118ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X58Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.099 - 0.106)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y42.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.F4      net (fanout=16)       1.736   inst_ov7670capt1/latched_vsync
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y57.CE      net (fanout=8)        1.031   inst_ov7670capt1/address_not0001
    SLICE_X58Y57.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.966ns logic, 2.767ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y51.F2      net (fanout=13)       0.597   inst_ov7670capt1/we_reg
    SLICE_X62Y51.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y57.CE      net (fanout=8)        1.031   inst_ov7670capt1/address_not0001
    SLICE_X58Y57.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.966ns logic, 1.628ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y6.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.116 - 0.097)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_7
    RAMB16_X1Y6.DIA7     net (fanout=4)        0.546   inst_ov7670capt1/d_latch<7>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.348ns logic, 0.546ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y7.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.211 - 0.193)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y51.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y7.DIA9     net (fanout=1)        0.780   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.348ns logic, 0.780ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y6.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.116 - 0.097)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_6
    RAMB16_X1Y6.DIA6     net (fanout=4)        0.784   inst_ov7670capt1/d_latch<6>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.396ns logic, 0.784ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X58Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X58Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X58Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.007ns|      8.088ns|            0|            0|         5983|         2559|
| TS_clk251                     |     40.000ns|     32.352ns|          N/A|            0|            0|         2559|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     11.322ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|     11.322ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.007|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.322|    5.280|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9158 paths, 0 nets, and 2500 connections

Design statistics:
   Minimum period:  32.352ns{1}   (Maximum frequency:  30.910MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 19 14:22:26 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



