Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr 28 22:20:31 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_blink_timing_summary_routed.rpt -pb led_blink_timing_summary_routed.pb -rpx led_blink_timing_summary_routed.rpx -warn_on_violation
| Design       : led_blink
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.160        0.000                      0                   39        0.259        0.000                      0                   39        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.160        0.000                      0                   39        0.259        0.000                      0                   39        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.160ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.589ns (22.564%)  route 2.021ns (77.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.694     7.533    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y89        FDCE                                         r  gen_beat.i_beat/beat_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.413    24.518    gen_beat.i_beat/clk
    SLICE_X113Y89        FDCE                                         r  gen_beat.i_beat/beat_reg[12]/C
                         clock pessimism              0.378    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X113Y89        FDCE (Setup_fdce_C_CE)      -0.168    24.693    gen_beat.i_beat/beat_reg[12]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 17.160    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.589ns (22.742%)  route 2.001ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.674     7.512    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y88        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[10]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.589ns (22.742%)  route 2.001ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.674     7.512    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y88        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[11]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.589ns (22.742%)  route 2.001ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.674     7.512    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y88        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[8]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.589ns (22.742%)  route 2.001ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.674     7.512    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[9]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y88        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[9]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.589ns (23.642%)  route 1.902ns (76.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.575     7.414    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y87        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[4]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.589ns (23.642%)  route 1.902ns (76.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.575     7.414    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[5]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y87        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[5]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.589ns (23.642%)  route 1.902ns (76.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.575     7.414    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[6]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y87        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[6]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.589ns (23.642%)  route 1.902ns (76.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.575     7.414    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412    24.517    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[7]/C
                         clock pessimism              0.378    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X113Y87        FDCE (Setup_fdce_C_CE)      -0.168    24.692    gen_beat.i_beat/beat_reg[7]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 gen_beat.i_beat/cntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.589ns (25.342%)  route 1.735ns (74.658%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.572     4.922    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.379     5.301 f  gen_beat.i_beat/cntr_reg[11]/Q
                         net (fo=4, routed)           0.682     5.983    gen_beat.i_beat/cntr_reg[11]
    SLICE_X112Y89        LUT4 (Prop_lut4_I3_O)        0.105     6.088 f  gen_beat.i_beat/beat[0]_i_4/O
                         net (fo=1, routed)           0.645     6.733    gen_beat.i_beat/beat[0]_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.105     6.838 r  gen_beat.i_beat/beat[0]_i_1/O
                         net (fo=13, routed)          0.408     7.246    gen_beat.i_beat/beat[0]_i_1_n_0
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411    24.516    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[0]/C
                         clock pessimism              0.378    24.894    
                         clock uncertainty           -0.035    24.859    
    SLICE_X113Y86        FDCE (Setup_fdce_C_CE)      -0.168    24.691    gen_beat.i_beat/beat_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 17.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.634     1.563    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  gen_beat.i_beat/beat_reg[11]/Q
                         net (fo=3, routed)           0.115     1.819    gen_beat.i_beat/beat_reg[11]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  gen_beat.i_beat/beat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    gen_beat.i_beat/beat_reg[8]_i_1_n_4
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/C
                         clock pessimism             -0.520     1.563    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.105     1.668    gen_beat.i_beat/beat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.633     1.562    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.703 r  gen_beat.i_beat/beat_reg[7]/Q
                         net (fo=3, routed)           0.117     1.820    gen_beat.i_beat/beat_reg[7]
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.928 r  gen_beat.i_beat/beat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    gen_beat.i_beat/beat_reg[4]_i_1_n_4
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.904     2.081    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[7]/C
                         clock pessimism             -0.519     1.562    
    SLICE_X113Y87        FDCE (Hold_fdce_C_D)         0.105     1.667    gen_beat.i_beat/beat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.632     1.561    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141     1.702 r  gen_beat.i_beat/beat_reg[3]/Q
                         net (fo=3, routed)           0.118     1.820    gen_beat.i_beat/beat_reg[3]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.928 r  gen_beat.i_beat/beat_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.928    gen_beat.i_beat/beat_reg[0]_i_2_n_4
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.903     2.080    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[3]/C
                         clock pessimism             -0.519     1.561    
    SLICE_X113Y86        FDCE (Hold_fdce_C_D)         0.105     1.666    gen_beat.i_beat/beat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.650%)  route 0.112ns (30.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.633     1.562    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.703 r  gen_beat.i_beat/beat_reg[4]/Q
                         net (fo=3, routed)           0.112     1.815    gen_beat.i_beat/beat_reg[4]
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  gen_beat.i_beat/beat_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    gen_beat.i_beat/beat_reg[4]_i_1_n_7
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.904     2.081    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/C
                         clock pessimism             -0.519     1.562    
    SLICE_X113Y87        FDCE (Hold_fdce_C_D)         0.105     1.667    gen_beat.i_beat/beat_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.634     1.563    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  gen_beat.i_beat/beat_reg[10]/Q
                         net (fo=3, routed)           0.117     1.821    gen_beat.i_beat/beat_reg[10]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.932 r  gen_beat.i_beat/beat_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    gen_beat.i_beat/beat_reg[8]_i_1_n_5
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/C
                         clock pessimism             -0.520     1.563    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.105     1.668    gen_beat.i_beat/beat_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.633     1.562    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.703 r  gen_beat.i_beat/beat_reg[6]/Q
                         net (fo=3, routed)           0.117     1.820    gen_beat.i_beat/beat_reg[6]
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.931 r  gen_beat.i_beat/beat_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    gen_beat.i_beat/beat_reg[4]_i_1_n_5
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.904     2.081    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[6]/C
                         clock pessimism             -0.519     1.562    
    SLICE_X113Y87        FDCE (Hold_fdce_C_D)         0.105     1.667    gen_beat.i_beat/beat_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.634     1.563    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  gen_beat.i_beat/beat_reg[8]/Q
                         net (fo=3, routed)           0.114     1.818    gen_beat.i_beat/beat_reg[8]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  gen_beat.i_beat/beat_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    gen_beat.i_beat/beat_reg[8]_i_1_n_7
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/C
                         clock pessimism             -0.520     1.563    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.105     1.668    gen_beat.i_beat/beat_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/cntr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/cntr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.634     1.563    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  gen_beat.i_beat/cntr_reg[10]/Q
                         net (fo=4, routed)           0.119     1.823    gen_beat.i_beat/cntr_reg[10]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  gen_beat.i_beat/cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    gen_beat.i_beat/cntr_reg[8]_i_1_n_5
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[10]/C
                         clock pessimism             -0.520     1.563    
    SLICE_X111Y88        FDCE (Hold_fdce_C_D)         0.105     1.668    gen_beat.i_beat/cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/beat_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/beat_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.632     1.561    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.141     1.702 r  gen_beat.i_beat/beat_reg[2]/Q
                         net (fo=3, routed)           0.119     1.821    gen_beat.i_beat/beat_reg[2]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.932 r  gen_beat.i_beat/beat_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.932    gen_beat.i_beat/beat_reg[0]_i_2_n_5
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.903     2.080    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[2]/C
                         clock pessimism             -0.519     1.561    
    SLICE_X113Y86        FDCE (Hold_fdce_C_D)         0.105     1.666    gen_beat.i_beat/beat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 gen_beat.i_beat/cntr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_beat.i_beat/cntr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.633     1.562    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDCE (Prop_fdce_C_Q)         0.141     1.703 r  gen_beat.i_beat/cntr_reg[6]/Q
                         net (fo=4, routed)           0.119     1.822    gen_beat.i_beat/cntr_reg[6]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.933 r  gen_beat.i_beat/cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    gen_beat.i_beat/cntr_reg[4]_i_1_n_5
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.904     2.081    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[6]/C
                         clock pessimism             -0.519     1.562    
    SLICE_X111Y87        FDCE (Hold_fdce_C_D)         0.105     1.667    gen_beat.i_beat/cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y86   gen_beat.i_beat/beat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y88   gen_beat.i_beat/beat_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y88   gen_beat.i_beat/beat_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y89   gen_beat.i_beat/beat_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y86   gen_beat.i_beat/beat_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y86   gen_beat.i_beat/beat_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y86   gen_beat.i_beat/beat_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y87   gen_beat.i_beat/beat_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y87   gen_beat.i_beat/beat_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y89   gen_beat.i_beat/beat_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y89   gen_beat.i_beat/beat_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y88   gen_beat.i_beat/beat_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y89   gen_beat.i_beat/beat_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y89   gen_beat.i_beat/beat_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y86   gen_beat.i_beat/beat_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_beat.i_beat/beat_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.541ns (67.479%)  route 2.189ns (32.521%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.571     4.921    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDCE (Prop_fdce_C_Q)         0.379     5.300 r  gen_beat.i_beat/beat_reg[3]/Q
                         net (fo=3, routed)           0.800     6.101    gen_beat.i_beat/beat_reg[3]
    SLICE_X112Y87        LUT4 (Prop_lut4_I3_O)        0.105     6.206 r  gen_beat.i_beat/led0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.206    gen_beat.i_beat/led0_carry_i_7_n_0
    SLICE_X112Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.650 r  gen_beat.i_beat/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.650    gen_beat.i_beat/led0_carry_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.841 r  gen_beat.i_beat/led0_carry__0/CO[2]
                         net (fo=1, routed)           1.388     8.229    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.422    11.651 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.651    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_beat.i_beat/beat_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.619ns (79.382%)  route 0.420ns (20.618%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.634     1.563    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.704 f  gen_beat.i_beat/beat_reg[8]/Q
                         net (fo=3, routed)           0.098     1.802    gen_beat.i_beat/beat_reg[8]
    SLICE_X112Y88        LUT4 (Prop_lut4_I1_O)        0.048     1.850 r  gen_beat.i_beat/led0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.850    gen_beat.i_beat/led0_carry__0_i_3_n_0
    SLICE_X112Y88        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     1.984 r  gen_beat.i_beat/led0_carry__0/CO[2]
                         net (fo=1, routed)           0.322     2.307    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.296     3.602 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.602    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.539ns (46.392%)  route 1.778ns (53.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.649     3.316    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  gen_beat.i_beat/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411     4.516    gen_beat.i_beat/clk
    SLICE_X111Y86        FDCE                                         r  gen_beat.i_beat/cntr_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.539ns (46.392%)  route 1.778ns (53.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.649     3.316    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  gen_beat.i_beat/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411     4.516    gen_beat.i_beat/clk
    SLICE_X111Y86        FDCE                                         r  gen_beat.i_beat/cntr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.539ns (46.392%)  route 1.778ns (53.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.649     3.316    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  gen_beat.i_beat/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411     4.516    gen_beat.i_beat/clk
    SLICE_X111Y86        FDCE                                         r  gen_beat.i_beat/cntr_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.539ns (46.392%)  route 1.778ns (53.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.649     3.316    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y86        FDCE                                         f  gen_beat.i_beat/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411     4.516    gen_beat.i_beat/clk
    SLICE_X111Y86        FDCE                                         r  gen_beat.i_beat/cntr_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.247ns  (logic 1.539ns (47.379%)  route 1.709ns (52.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.580     3.247    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y89        FDCE                                         f  gen_beat.i_beat/beat_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.413     4.518    gen_beat.i_beat/clk
    SLICE_X113Y89        FDCE                                         r  gen_beat.i_beat/beat_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.539ns (48.099%)  route 1.660ns (51.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.531     3.199    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y87        FDCE                                         f  gen_beat.i_beat/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412     4.517    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.539ns (48.099%)  route 1.660ns (51.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.531     3.199    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y87        FDCE                                         f  gen_beat.i_beat/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412     4.517    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.539ns (48.099%)  route 1.660ns (51.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.531     3.199    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y87        FDCE                                         f  gen_beat.i_beat/cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412     4.517    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.539ns (48.099%)  route 1.660ns (51.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.531     3.199    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y87        FDCE                                         f  gen_beat.i_beat/cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.412     4.517    gen_beat.i_beat/clk
    SLICE_X111Y87        FDCE                                         r  gen_beat.i_beat/cntr_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.193ns  (logic 1.539ns (48.183%)  route 1.655ns (51.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.563    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.105     2.668 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.525     3.193    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y86        FDCE                                         f  gen_beat.i_beat/beat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.411     4.516    gen_beat.i_beat/clk
    SLICE_X113Y86        FDCE                                         r  gen_beat.i_beat/beat_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.315ns (32.931%)  route 0.642ns (67.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.145     0.957    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y89        FDCE                                         f  gen_beat.i_beat/cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y89        FDCE                                         r  gen_beat.i_beat/cntr_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.315ns (32.523%)  route 0.654ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.157     0.969    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  gen_beat.i_beat/beat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.315ns (32.523%)  route 0.654ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.157     0.969    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  gen_beat.i_beat/beat_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.315ns (32.523%)  route 0.654ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.157     0.969    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  gen_beat.i_beat/beat_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.315ns (32.523%)  route 0.654ns (67.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.157     0.969    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  gen_beat.i_beat/beat_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X113Y88        FDCE                                         r  gen_beat.i_beat/beat_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.315ns (31.190%)  route 0.695ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.198     1.010    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y88        FDCE                                         f  gen_beat.i_beat/cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.315ns (31.190%)  route 0.695ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.198     1.010    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y88        FDCE                                         f  gen_beat.i_beat/cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.315ns (31.190%)  route 0.695ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.198     1.010    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y88        FDCE                                         f  gen_beat.i_beat/cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/cntr_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.315ns (31.190%)  route 0.695ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.198     1.010    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X111Y88        FDCE                                         f  gen_beat.i_beat/cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.906     2.083    gen_beat.i_beat/clk
    SLICE_X111Y88        FDCE                                         r  gen_beat.i_beat/cntr_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_beat.i_beat/beat_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.315ns (30.576%)  route 0.716ns (69.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.767    gen_beat.i_beat/reset_n_IBUF
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.045     0.812 f  gen_beat.i_beat/cntr[0]_i_2/O
                         net (fo=26, routed)          0.218     1.031    gen_beat.i_beat/cntr[0]_i_2_n_0
    SLICE_X113Y87        FDCE                                         f  gen_beat.i_beat/beat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.904     2.081    gen_beat.i_beat/clk
    SLICE_X113Y87        FDCE                                         r  gen_beat.i_beat/beat_reg[4]/C





