============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 22 2019  04:00:37 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                       Module                     Cells  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_4                                                                                    17399      89879     36921       126799 
  U_inter                                       interpolation_bit_width10                     10784      54629     20712        75341 
    csa_tree_PUs_0__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_0__U_F4_U_s3_add_18_10_group_2     112        876       211         1087 
    csa_tree_PUs_2__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_2__U_F4_U_s3_add_18_10_group_2     110        788       208          996 
    csa_tree_PUs_1__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_1__U_F4_U_s23_add_18_10_group_2    109        777       207          984 
    csa_tree_PUs_0__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_0__U_F4_U_s23_add_18_10_group_2    110        766       208          974 
    csa_tree_PUs_2__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_2__U_F4_U_s23_add_18_10_group_2    109        762       206          968 
    csa_tree_PUs_1__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_1__U_F4_U_s3_add_18_10_group_2     109        750       207          957 
    csa_tree_PUs_8__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_8__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_8__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_8__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    csa_tree_PUs_7__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_7__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_7__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_7__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    csa_tree_PUs_6__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_6__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_6__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_6__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    csa_tree_PUs_5__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_5__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_5__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_5__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    csa_tree_PUs_4__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_4__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_4__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_4__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    csa_tree_PUs_3__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_3__U_F4_U_s23_add_18_10_group_2    111        678       214          892 
    csa_tree_PUs_3__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_3__U_F4_U_s3_add_18_10_group_2     111        678       214          892 
    addinc_PUs[0].U_F4_U_S2_add_18_16           add_signed_carry_647_2343                       107        595       177          772 
    addinc_PUs[1].U_F4_U_S2_add_18_16           add_signed_carry_647_2345                       109        588       179          768 
    addinc_PUs[1].U_F4_U_S22_add_18_16          add_signed_carry_647_2346                       107        589       175          764 
    addinc_PUs[8].U_F4_U_S22_add_18_16          add_signed_carry_647                            107        587       175          762 
    addinc_PUs[8].U_F4_U_S2_add_18_16           add_signed_carry_647_2359                       107        587       175          762 
    addinc_PUs[7].U_F4_U_S22_add_18_16          add_signed_carry_647_2358                       107        587       175          762 
    addinc_PUs[7].U_F4_U_S2_add_18_16           add_signed_carry_647_2357                       107        587       175          762 
    addinc_PUs[6].U_F4_U_S22_add_18_16          add_signed_carry_647_2356                       107        587       175          762 
    addinc_PUs[6].U_F4_U_S2_add_18_16           add_signed_carry_647_2355                       107        587       175          762 
    addinc_PUs[5].U_F4_U_S22_add_18_16          add_signed_carry_647_2354                       107        587       175          762 
    addinc_PUs[5].U_F4_U_S2_add_18_16           add_signed_carry_647_2353                       107        587       175          762 
    addinc_PUs[4].U_F4_U_S22_add_18_16          add_signed_carry_647_2352                       107        587       175          762 
    addinc_PUs[4].U_F4_U_S2_add_18_16           add_signed_carry_647_2351                       107        587       175          762 
    addinc_PUs[3].U_F4_U_S22_add_18_16          add_signed_carry_647_2350                       107        587       175          762 
    addinc_PUs[3].U_F4_U_S2_add_18_16           add_signed_carry_647_2349                       107        587       175          762 
    addinc_PUs[0].U_F4_U_S22_add_18_16          add_signed_carry_647_2344                       107        587       175          762 
    addinc_PUs[2].U_F4_U_S22_add_18_16          add_signed_carry_647_2348                       107        584       175          759 
    addinc_PUs[2].U_F4_U_S2_add_18_16           add_signed_carry_647_2347                       107        581       176          757 
    addinc_PUs[0].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2427                       101        430       166          595 
    addinc_PUs[7].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2413                       100        422       165          587 
    addinc_PUs[4].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2419                        99        421       163          584 
    addinc_PUs[0].U_F4_U_1_U_S2_add_18_16       add_signed_carry_239                            100        419       164          583 
    addinc_PUs[1].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2425                        99        419       162          582 
    addinc_PUs[2].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2423                       100        418       164          581 
    addinc_PUs[3].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2421                        98        420       160          581 
    addinc_PUs[6].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2415                        99        418       162          579 
    addinc_PUs[5].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2417                        99        415       162          578 
    csa_tree_PUs_2__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_2__U_F4_U_S13_add_18_10_group_2     93        394       180          574 
    csa_tree_PUs_1__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_1__U_F4_U_S13_add_18_10_group_2     93        394       180          574 
    csa_tree_PUs_0__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_0__U_F4_U_S13_add_18_10_group_2     93        394       180          574 
    addinc_PUs[8].U_F4_U_2_U_S2_add_18_16       add_signed_carry_239_2411                        99        410       162          573 
    csa_tree_PUs_8__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_8__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    csa_tree_PUs_7__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_7__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    csa_tree_PUs_6__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_6__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    csa_tree_PUs_5__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_5__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    csa_tree_PUs_4__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_4__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    csa_tree_PUs_3__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_3__U_F4_U_S13_add_18_10_group_2     98        341       195          535 
    PUs[4].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2436                             69        368       111          478 
    PUs[0].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2444                             69        366       110          476 
    PUs[7].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2430                             69        365       110          474 
    PUs[8].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2428                             69        360       112          472 
    PUs[0].U_F4_U_1_U_S0_add_18_10              add_signed_1888                                  69        360       111          471 
    PUs[6].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2432                             69        360       110          470 
    PUs[3].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2438                             69        359       110          469 
    PUs[2].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2440                             69        359       110          469 
    PUs[5].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2434                             69        357       110          467 
    PUs[1].U_F4_U_2_U_S0_add_18_10              add_signed_1888_2442                             69        357       110          467 
    PUs[4].U_F4_U_S10_add_41_16                 add_unsigned_1866_2449                           76        265       127          392 
    PUs[6].U_F4_U_S10_add_41_16                 add_unsigned_1866_2447                           75        263       126          389 
    PUs[7].U_F4_U_S10_add_41_16                 add_unsigned_1866_2446                           75        262       126          388 
    PUs[5].U_F4_U_S10_add_41_16                 add_unsigned_1866_2448                           75        262       126          388 
    PUs[1].U_F4_U_S10_add_41_16                 add_unsigned_1866_2452                           75        259       126          385 
    PUs[2].U_F4_U_S10_add_41_16                 add_unsigned_1866_2451                           74        258       125          383 
    PUs[0].U_F4_U_S10_add_41_16                 add_unsigned_1866                                74        254       125          379 
    PUs[8].U_F4_U_S10_add_41_16                 add_unsigned_1866_2445                           74        251       125          376 
    PUs[3].U_F4_U_S10_add_41_16                 add_unsigned_1866_2450                           74        251       125          376 
    addinc_PUs[2].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2388                            68        251       120          370 
    addinc_PUs[5].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2382                            68        246       120          366 
    addinc_PUs[4].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2384                            68        243       120          363 
    addinc_PUs[3].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2386                            68        241       120          361 
    addinc_PUs[6].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2380                            66        243       116          359 
    addinc_PUs[0].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2392                            67        240       119          359 
    addinc_PUs[7].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2378                            66        241       116          357 
    addinc_PUs[2].U_F4_U_0_U_S0_add_18_16       add_signed_carry_2389                            65        241       116          356 
    addinc_PUs[1].U_F4_U_3_U_S0_add_18_16       add_signed_carry_2390                            66        240       116          356 
    addinc_PUs[0].U_F4_U_0_U_S0_add_18_16       add_signed_carry_2393                            66        238       116          355 
    addinc_PUs[1].U_F4_U_0_U_S0_add_18_16       add_signed_carry_2391                            66        237       116          353 
    addinc_PUs[8].U_F4_U_3_U_S0_add_18_16       add_signed_carry                                 66        236       116          352 
    PUs[3].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2404                             59        233        97          331 
    PUs[4].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2402                             57        227        92          320 
    PUs[5].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2400                             57        227        92          319 
    PUs[0].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2410                             58        223        95          318 
    PUs[6].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2398                             57        220        92          313 
    PUs[1].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2408                             57        219        92          311 
    PUs[7].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2396                             58        216        95          311 
    PUs[2].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2406                             57        217        92          310 
    PUs[8].U_F4_U_2_U_S1_add_18_10              add_signed_1887_2394                             57        215        92          308 
    PUs[0].U_F4_U_1_U_S1_add_18_10              add_signed_1887                                  57        215        92          308 
    PUs[6].U_F4_U_S11                           somador_n_np1_bit_width13_4_973                  54        176        89          265 
      add_41_16                                 add_unsigned_1491_4038                           54        176        89          265 
    PUs[8].U_F4_U_S11                           somador_n_np1_bit_width13_4_971                  53        170        87          257 
      add_41_16                                 add_unsigned_1491_4040                           53        170        87          257 
    PUs[5].U_F4_U_S11                           somador_n_np1_bit_width13_4_974                  53        170        87          257 
      add_41_16                                 add_unsigned_1491_4037                           53        170        87          257 
    PUs[3].U_F4_U_S11                           somador_n_np1_bit_width13_4_976                  53        170        87          257 
      add_41_16                                 add_unsigned_1491_4035                           53        170        87          257 
    PUs[2].U_F4_U_S11                           somador_n_np1_bit_width13_4_977                  53        167        87          254 
      add_41_16                                 add_unsigned_1491_4034                           53        167        87          254 
    PUs[7].U_F4_U_S11                           somador_n_np1_bit_width13_4_972                  53        166        87          253 
      add_41_16                                 add_unsigned_1491_4039                           53        166        87          253 
    PUs[4].U_F4_U_S11                           somador_n_np1_bit_width13_4_975                  53        166        87          253 
      add_41_16                                 add_unsigned_1491_4036                           53        166        87          253 
    PUs[1].U_F4_U_S11                           somador_n_np1_bit_width13_4                      53        166        87          253 
      add_41_16                                 add_unsigned_1491                                53        166        87          253 
    PUs[0].U_F4_U_S11                           somador_n_np1_bit_width13_4_970                  53        166        87          253 
      add_41_16                                 add_unsigned_1491_4041                           53        166        87          253 
    PUs[8].U_F4_U_p13                           register_n_bit_width16_1996                      15        120         0          120 
    PUs[8].U_F4_U_p3                            register_n_bit_width16_1997                      15        120         0          120 
    PUs[7].U_F4_U_p13                           register_n_bit_width16_1998                      15        120         0          120 
    PUs[7].U_F4_U_p3                            register_n_bit_width16_1999                      15        120         0          120 
    PUs[6].U_F4_U_p13                           register_n_bit_width16_2000                      15        120         0          120 
    PUs[6].U_F4_U_p3                            register_n_bit_width16_2001                      15        120         0          120 
    PUs[5].U_F4_U_p13                           register_n_bit_width16_2002                      15        120         0          120 
    PUs[5].U_F4_U_p3                            register_n_bit_width16_2003                      15        120         0          120 
    PUs[4].U_F4_U_p13                           register_n_bit_width16_2004                      15        120         0          120 
    PUs[4].U_F4_U_p3                            register_n_bit_width16_2005                      15        120         0          120 
    PUs[3].U_F4_U_p13                           register_n_bit_width16_2006                      15        120         0          120 
    PUs[3].U_F4_U_p3                            register_n_bit_width16_2007                      15        120         0          120 
    PUs[2].U_F4_U_p13                           register_n_bit_width16_2008                      15        120         0          120 
    PUs[2].U_F4_U_p3                            register_n_bit_width16_2009                      15        120         0          120 
    PUs[1].U_F4_U_p13                           register_n_bit_width16_2010                      15        120         0          120 
    PUs[1].U_F4_U_p3                            register_n_bit_width16_2011                      15        120         0          120 
    PUs[0].U_F4_U_p13                           register_n_bit_width16_2012                      15        120         0          120 
    PUs[0].U_F4_U_p3                            register_n_bit_width16                           15        120         0          120 
    PUs[2].U_F4_U_p10                           register_n_bit_width14_1969                      14        111         0          111 
    PUs[1].U_F4_U_p10                           register_n_bit_width14_1970                      14        111         0          111 
    PUs[0].U_F4_U_p10                           register_n_bit_width14_1962                      14        111         0          111 
    PUs[0].U_F4_U_p1                            register_n_bit_width14                           14        111         0          111 
    PUs[8].U_F4_U_p12                           register_n_bit_width16_8_2014                    14        109         0          109 
    PUs[8].U_F4_U_p10                           register_n_bit_width14_1963                      14        109         0          109 
    PUs[8].U_F4_U_p4                            register_n_bit_width16_8_2032                    14        109         0          109 
    PUs[8].U_F4_U_p1                            register_n_bit_width14_1971                      14        109         0          109 
    PUs[7].U_F4_U_p12                           register_n_bit_width16_8_2015                    14        109         0          109 
    PUs[7].U_F4_U_p10                           register_n_bit_width14_1964                      14        109         0          109 
    PUs[7].U_F4_U_p4                            register_n_bit_width16_8_2033                    14        109         0          109 
    PUs[7].U_F4_U_p1                            register_n_bit_width14_1972                      14        109         0          109 
    PUs[6].U_F4_U_p12                           register_n_bit_width16_8_2016                    14        109         0          109 
    PUs[6].U_F4_U_p10                           register_n_bit_width14_1965                      14        109         0          109 
    PUs[6].U_F4_U_p4                            register_n_bit_width16_8_2034                    14        109         0          109 
    PUs[6].U_F4_U_p1                            register_n_bit_width14_1973                      14        109         0          109 
    PUs[5].U_F4_U_p12                           register_n_bit_width16_8_2017                    14        109         0          109 
    PUs[5].U_F4_U_p10                           register_n_bit_width14_1966                      14        109         0          109 
    PUs[5].U_F4_U_p4                            register_n_bit_width16_8_2035                    14        109         0          109 
    PUs[5].U_F4_U_p1                            register_n_bit_width14_1974                      14        109         0          109 
    PUs[4].U_F4_U_p12                           register_n_bit_width16_8_2018                    14        109         0          109 
    PUs[4].U_F4_U_p10                           register_n_bit_width14_1967                      14        109         0          109 
    PUs[4].U_F4_U_p4                            register_n_bit_width16_8_2036                    14        109         0          109 
    PUs[4].U_F4_U_p1                            register_n_bit_width14_1975                      14        109         0          109 
    PUs[3].U_F4_U_p12                           register_n_bit_width16_8_2019                    14        109         0          109 
    PUs[3].U_F4_U_p10                           register_n_bit_width14_1968                      14        109         0          109 
    PUs[3].U_F4_U_p4                            register_n_bit_width16_8_2037                    14        109         0          109 
    PUs[3].U_F4_U_p1                            register_n_bit_width14_1976                      14        109         0          109 
    PUs[2].U_F4_U_p12                           register_n_bit_width16_8_2020                    14        109         0          109 
    PUs[2].U_F4_U_p4                            register_n_bit_width16_8_2038                    14        109         0          109 
    PUs[2].U_F4_U_p1                            register_n_bit_width14_1977                      14        109         0          109 
    PUs[1].U_F4_U_p12                           register_n_bit_width16_8_2021                    14        109         0          109 
    PUs[1].U_F4_U_p4                            register_n_bit_width16_8                         14        109         0          109 
    PUs[1].U_F4_U_p1                            register_n_bit_width14_1978                      14        109         0          109 
    PUs[0].U_F4_U_p12                           register_n_bit_width16_8_2013                    14        109         0          109 
    PUs[0].U_F4_U_p4                            register_n_bit_width16_8_2031                    14        109         0          109 
    PUs[8].U_F4_U_p5                            register_n_bit_width16_9_2040                    13        101         0          101 
    PUs[7].U_F4_U_p5                            register_n_bit_width16_9_2041                    13        101         0          101 
    PUs[6].U_F4_U_p5                            register_n_bit_width16_9_2042                    13        101         0          101 
    PUs[5].U_F4_U_p5                            register_n_bit_width16_9_2043                    13        101         0          101 
    PUs[4].U_F4_U_p5                            register_n_bit_width16_9_2044                    13        101         0          101 
    PUs[3].U_F4_U_p5                            register_n_bit_width16_9_2045                    13        101         0          101 
    PUs[2].U_F4_U_p5                            register_n_bit_width16_9_2046                    13        101         0          101 
    PUs[1].U_F4_U_p5                            register_n_bit_width16_9                         13        101         0          101 
    PUs[0].U_F4_U_p5                            register_n_bit_width16_9_2039                    13        101         0          101 
    PUs[8].U_F4_U_p6                            register_n_bit_width16_8_2023                    11         86         0           86 
    PUs[7].U_F4_U_p6                            register_n_bit_width16_8_2024                    11         86         0           86 
    PUs[6].U_F4_U_p6                            register_n_bit_width16_8_2025                    11         86         0           86 
    PUs[5].U_F4_U_p6                            register_n_bit_width16_8_2026                    11         86         0           86 
    PUs[4].U_F4_U_p6                            register_n_bit_width16_8_2027                    11         86         0           86 
    PUs[3].U_F4_U_p6                            register_n_bit_width16_8_2028                    11         86         0           86 
    PUs[2].U_F4_U_p6                            register_n_bit_width16_8_2029                    11         86         0           86 
    PUs[1].U_F4_U_p6                            register_n_bit_width16_8_2030                    11         86         0           86 
    PUs[0].U_F4_U_p6                            register_n_bit_width16_8_2022                    11         86         0           86 
    PUs[8].U_F4_U_p11                           register_n_bit_width14_35                        10         78         0           78 
    PUs[8].U_F4_U_p2                            register_n_bit_width14_35_1995                   10         78         0           78 
    PUs[7].U_F4_U_p11                           register_n_bit_width14_35_1994                   10         78         0           78 
    PUs[7].U_F4_U_p2                            register_n_bit_width14_35_1993                   10         78         0           78 
    PUs[6].U_F4_U_p11                           register_n_bit_width14_35_1992                   10         78         0           78 
    PUs[6].U_F4_U_p2                            register_n_bit_width14_35_1991                   10         78         0           78 
    PUs[5].U_F4_U_p11                           register_n_bit_width14_35_1990                   10         78         0           78 
    PUs[5].U_F4_U_p2                            register_n_bit_width14_35_1989                   10         78         0           78 
    PUs[4].U_F4_U_p11                           register_n_bit_width14_35_1988                   10         78         0           78 
    PUs[4].U_F4_U_p2                            register_n_bit_width14_35_1987                   10         78         0           78 
    PUs[3].U_F4_U_p11                           register_n_bit_width14_35_1986                   10         78         0           78 
    PUs[3].U_F4_U_p2                            register_n_bit_width14_35_1985                   10         78         0           78 
    PUs[2].U_F4_U_p11                           register_n_bit_width14_35_1984                   10         78         0           78 
    PUs[2].U_F4_U_p2                            register_n_bit_width14_35_1983                   10         78         0           78 
    PUs[1].U_F4_U_p11                           register_n_bit_width14_35_1982                   10         78         0           78 
    PUs[1].U_F4_U_p2                            register_n_bit_width14_35_1981                   10         78         0           78 
    PUs[0].U_F4_U_p11                           register_n_bit_width14_35_1980                   10         78         0           78 
    PUs[0].U_F4_U_p2                            register_n_bit_width14_35_1979                   10         78         0           78 
    PUs[5].U_F4_U_S20_add_41_16                 add_unsigned_1859_4055                           11         61        13           74 
    PUs[3].U_F4_U_S20_add_41_16                 add_unsigned_1859_4057                           11         61        13           74 
    PUs[0].U_F4_U_S20_add_41_16                 add_unsigned_1859_4062                           11         61        13           74 
    PUs[8].U_F4_U_S20_add_41_16                 add_unsigned_1859                                11         60        13           73 
    PUs[7].U_F4_U_S20_add_41_16                 add_unsigned_1859_4053                           11         60        13           73 
    PUs[4].U_F4_U_S20_add_41_16                 add_unsigned_1859_4056                           11         60        13           73 
    PUs[2].U_F4_U_S0_add_41_16                  add_unsigned_1859_4059                           11         60        13           73 
    PUs[1].U_F4_U_S0_add_41_16                  add_unsigned_1859_4061                           11         60        13           73 
    PUs[0].U_F4_U_S0_add_41_16                  add_unsigned_1859_4063                           11         60        13           73 
    PUs[6].U_F4_U_S20_add_41_16                 add_unsigned_1859_4054                           11         58        13           71 
    PUs[2].U_F4_U_S20_add_41_16                 add_unsigned_1859_4058                           11         58        13           71 
    PUs[1].U_F4_U_S20_add_41_16                 add_unsigned_1859_4060                           11         58        13           71 
  U_buffer                                      buffer_shift                                   5425      27645     11934        39580 
  U_crtl                                        CRTL_bit_width10                                 95        516       178          694 
    inc_add_859_29                              increment_unsigned_22_23                          9         41         9           50 
    inc_add_844_29                              increment_unsigned_19_4064                        8         34         8           42 
    inc_add_829_29                              increment_unsigned_19                             8         34         8           42 
    lt_771_18                                   lt_signed_1482                                    2          9         1           11 
    lt_764_18                                   lt_signed_1484                                    2          9         1           11 
    lt_757_18                                   lt_signed_1486                                    2          9         1           11 
  clipping[0].U_clip                            clip8_bit_width10                                15         71        14           85 
    gte_627_34                                  geq_signed_1376_2325                              6         42         7           49 
  clipping[6].U_clip                            clip8_bit_width10_612                            15         61        14           75 
    gte_627_34                                  geq_signed_1376_2322                              6         33         7           40 
  clipping[8].U_clip                            clip8_bit_width10_610                            15         59        14           73 
    gte_627_34                                  geq_signed_1376_2324                              6         31         7           37 
  clipping[5].U_clip                            clip8_bit_width10_613                            15         59        14           73 
    gte_627_34                                  geq_signed_1376_2321                              6         31         7           37 
  clipping[3].U_clip                            clip8_bit_width10_615                            15         59        14           73 
    gte_627_34                                  geq_signed_1376_2319                              6         31         7           37 
  clipping[2].U_clip                            clip8_bit_width10_616                            15         59        14           73 
    gte_627_34                                  geq_signed_1376_2318                              6         31         7           37 
  clipping[26].U_clip_gte_627_34                geq_signed_1376                                   6         46         7           53 
  clipping[24].U_clip_gte_627_34                geq_signed_1376_2341                              6         46         7           53 
  clipping[23].U_clip_gte_627_34                geq_signed_1376_2340                              6         46         7           53 
  clipping[21].U_clip_gte_627_34                geq_signed_1376_2338                              6         46         7           53 
  clipping[20].U_clip_gte_627_34                geq_signed_1376_2337                              6         46         7           53 
  clipping[18].U_clip_gte_627_34                geq_signed_1376_2335                              6         46         7           53 
  clipping[17].U_clip_gte_627_34                geq_signed_1376_2334                              6         46         7           53 
  clipping[15].U_clip_gte_627_34                geq_signed_1376_2332                              6         46         7           53 
  clipping[14].U_clip_gte_627_34                geq_signed_1376_2331                              6         46         7           53 
  clipping[12].U_clip_gte_627_34                geq_signed_1376_2329                              6         46         7           53 
  clipping[11].U_clip_gte_627_34                geq_signed_1376_2328                              6         46         7           53 
  clipping[9].U_clip_gte_627_34                 geq_signed_1376_2326                              6         46         7           53 
  clipping[7].U_clip                            clip8_bit_width10_611                            12         37        10           48 
    gte_627_34                                  geq_signed_1376_2342_4020                         4         12         4           17 
  clipping[4].U_clip                            clip8_bit_width10_614                            12         37        10           48 
    gte_627_34                                  geq_signed_1376_2342_4019                         4         12         4           17 
  clipping[1].U_clip                            clip8_bit_width10_617                            12         37        10           48 
    gte_627_34                                  geq_signed_1376_2342_4018                         4         12         4           17 
  clipping[25].U_clip_gte_627_34                geq_signed_1376_2342                              4         12         4           17 
  clipping[22].U_clip_gte_627_34                geq_signed_1376_2342_4025                         4         12         4           17 
  clipping[19].U_clip_gte_627_34                geq_signed_1376_2342_4024                         4         12         4           17 
  clipping[16].U_clip_gte_627_34                geq_signed_1376_2342_4023                         4         12         4           17 
  clipping[13].U_clip_gte_627_34                geq_signed_1376_2342_4022                         4         12         4           17 
  clipping[10].U_clip_gte_627_34                geq_signed_1376_2342_4021                         4         12         4           17 
