Classic Timing Analyzer report for AD_DA
Mon Oct 09 15:54:07 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1'
  7. Clock Setup: 'CS_1'
  8. Clock Hold: 'clk_1'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                    ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.780 ns                         ; CH0_1[6]                                ; ADC0832:u1|data[7]         ; --         ; CS_1     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 6.951 ns                         ; ADC0832:u1|current_state.Data_Transform ; state_signal_1[0]          ; clk_1      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 6.207 ns                         ; CS_1                                    ; state_signal_1[0]          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.050 ns                         ; CH0_1[0]                                ; ADC0832:u1|data[0]         ; --         ; clk_1    ; 0            ;
; Clock Setup: 'clk_1'         ; N/A                                      ; None          ; 94.57 MHz ( period = 10.574 ns ) ; ADC0832:u1|output_order                 ; ADC0832:u1|output_index[2] ; clk_1      ; clk_1    ; 0            ;
; Clock Setup: 'CS_1'          ; N/A                                      ; None          ; 131.51 MHz ( period = 7.604 ns ) ; ADC0832:u1|data_input_model[0]          ; ADC0832:u1|data[7]         ; CS_1       ; CS_1     ; 0            ;
; Clock Hold: 'clk_1'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ADC0832:u1|current_state.Data_Output    ; ADC0832:u1|output_order    ; clk_1      ; clk_1    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                         ;                            ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T144C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CS_1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 94.57 MHz ( period = 10.574 ns )               ; ADC0832:u1|output_order                    ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; 94.57 MHz ( period = 10.574 ns )               ; ADC0832:u1|output_order                    ; ADC0832:u1|output_index[2]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; 99.82 MHz ( period = 10.018 ns )               ; ADC0832:u1|output_order                    ; ADC0832:u1|output_index[0]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; 99.82 MHz ( period = 10.018 ns )               ; ADC0832:u1|output_order                    ; ADC0832:u1|output_index[1]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; 101.92 MHz ( period = 9.812 ns )               ; ADC0832:u1|output_order                    ; ADC0832:u1|output_index[3]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; 111.62 MHz ( period = 8.959 ns )               ; ADC0832:u1|data[5]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 112.55 MHz ( period = 8.885 ns )               ; ADC0832:u1|data[3]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 113.10 MHz ( period = 8.842 ns )               ; ADC0832:u1|data[1]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.463 ns                ;
; N/A   ; 119.85 MHz ( period = 8.344 ns )               ; ADC0832:u1|data[0]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 120.19 MHz ( period = 8.320 ns )               ; ADC0832:u1|data[7]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.281 ns                ;
; N/A   ; 121.01 MHz ( period = 8.264 ns )               ; ADC0832:u1|data[4]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 2.889 ns                ;
; N/A   ; 134.86 MHz ( period = 7.415 ns )               ; ADC0832:u1|data[2]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 135.92 MHz ( period = 7.357 ns )               ; ADC0832:u1|data[6]                         ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; 161.34 MHz ( period = 6.198 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[7]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 5.583 ns                ;
; N/A   ; 169.95 MHz ( period = 5.884 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[1]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 5.179 ns                ;
; N/A   ; 181.32 MHz ( period = 5.515 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[5]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 5.034 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[4]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 186.43 MHz ( period = 5.364 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[6]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 4.861 ns                ;
; N/A   ; 189.50 MHz ( period = 5.277 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[2]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 4.528 ns                ;
; N/A   ; 201.57 MHz ( period = 4.961 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[3]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 4.473 ns                ;
; N/A   ; 231.54 MHz ( period = 4.319 ns )               ; ADC0832:u1|data_input_model[0]             ; ADC0832:u1|data[0]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 3.797 ns                ;
; N/A   ; 243.37 MHz ( period = 4.109 ns )               ; ADC0832:u1|output_index[2]                 ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; ADC0832:u1|output_index[3]                 ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[7]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; ADC0832:u1|DI0                             ; ADC0832:u1|data_input_model[0]             ; clk_1      ; clk_1    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[2]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[4]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[1]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[5]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.506 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Data_Transform    ; ADC0832:u1|output_order                    ; clk_1      ; clk_1    ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[3]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.358 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[6]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.First_DI_Receive  ; ADC0832:u1|current_state.Second_DI_Receive ; clk_1      ; clk_1    ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[1]                 ; ADC0832:u1|output_index[3]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[0]                 ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|data_input_model[1]             ; ADC0832:u1|data[0]                         ; clk_1      ; clk_1    ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[1]                 ; ADC0832:u1|DO                              ; clk_1      ; clk_1    ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Data_Output       ; ADC0832:u1|output_order                    ; clk_1      ; clk_1    ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[0]                 ; ADC0832:u1|output_index[2]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[2]                 ; ADC0832:u1|output_index[3]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[1]                 ; ADC0832:u1|output_index[2]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|DI1                             ; ADC0832:u1|data_input_model[1]             ; clk_1      ; clk_1    ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Data_Output       ; ADC0832:u1|current_state.Data_Output       ; clk_1      ; clk_1    ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[0]                 ; ADC0832:u1|output_index[3]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[2]                 ; ADC0832:u1|output_index[1]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[2]                 ; ADC0832:u1|output_index[0]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Data_Transform    ; ADC0832:u1|current_state.Data_Output       ; clk_1      ; clk_1    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[3]                 ; ADC0832:u1|output_index[3]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[3]                 ; ADC0832:u1|output_index[1]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[3]                 ; ADC0832:u1|output_index[0]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[1]                 ; ADC0832:u1|output_index[0]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[1]                 ; ADC0832:u1|output_index[1]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Start_Order_Wait  ; ADC0832:u1|current_state.First_DI_Receive  ; clk_1      ; clk_1    ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Start_Order_Wait  ; ADC0832:u1|current_state.Start_Order_Wait  ; clk_1      ; clk_1    ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[3]                 ; ADC0832:u1|output_index[2]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.132 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[0]                 ; ADC0832:u1|output_index[1]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[0]                 ; ADC0832:u1|output_index[0]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|current_state.Second_DI_Receive ; ADC0832:u1|current_state.Data_Transform    ; clk_1      ; clk_1    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|output_index[2]                 ; ADC0832:u1|output_index[2]                 ; clk_1      ; clk_1    ; None                        ; None                      ; 0.964 ns                ;
+-------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CS_1'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 131.51 MHz ( period = 7.604 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[7]             ; CS_1       ; CS_1     ; None                        ; None                      ; 5.583 ns                ;
; N/A   ; 137.17 MHz ( period = 7.290 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[1]             ; CS_1       ; CS_1     ; None                        ; None                      ; 5.179 ns                ;
; N/A   ; 144.49 MHz ( period = 6.921 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[5]             ; CS_1       ; CS_1     ; None                        ; None                      ; 5.034 ns                ;
; N/A   ; 147.49 MHz ( period = 6.780 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[4]             ; CS_1       ; CS_1     ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 147.71 MHz ( period = 6.770 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[6]             ; CS_1       ; CS_1     ; None                        ; None                      ; 4.861 ns                ;
; N/A   ; 149.63 MHz ( period = 6.683 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[2]             ; CS_1       ; CS_1     ; None                        ; None                      ; 4.528 ns                ;
; N/A   ; 157.06 MHz ( period = 6.367 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[3]             ; CS_1       ; CS_1     ; None                        ; None                      ; 4.473 ns                ;
; N/A   ; 174.67 MHz ( period = 5.725 ns )               ; ADC0832:u1|data_input_model[0] ; ADC0832:u1|data[0]             ; CS_1       ; CS_1     ; None                        ; None                      ; 3.797 ns                ;
; N/A   ; 204.83 MHz ( period = 4.882 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[7]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[2]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 219.06 MHz ( period = 4.565 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[4]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[1]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; 225.33 MHz ( period = 4.438 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[5]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.506 ns                ;
; N/A   ; 232.72 MHz ( period = 4.297 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[3]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.358 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[6]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; 247.71 MHz ( period = 4.037 ns )               ; ADC0832:u1|data_input_model[1] ; ADC0832:u1|data[0]             ; CS_1       ; CS_1     ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; ADC0832:u1|DI0                 ; ADC0832:u1|data_input_model[0] ; CS_1       ; CS_1     ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ADC0832:u1|DI1                 ; ADC0832:u1|data_input_model[1] ; CS_1       ; CS_1     ; None                        ; None                      ; 1.199 ns                ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_1'                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|current_state.Data_Output ; ADC0832:u1|output_order ; clk_1      ; clk_1    ; None                       ; None                       ; 3.168 ns                 ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+----------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                         ; To Clock ;
+-------+--------------+------------+----------+--------------------------------------------+----------+
; N/A   ; None         ; 2.780 ns   ; CH0_1[6] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.551 ns   ; CH1_1[0] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A   ; None         ; 2.520 ns   ; CH0_1[0] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A   ; None         ; 2.483 ns   ; CH1_1[3] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.483 ns   ; CH1_1[5] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.399 ns   ; CH0_1[5] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.344 ns   ; CH0_1[4] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.298 ns   ; CH1_1[6] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.267 ns   ; CH0_1[3] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.248 ns   ; CH1_1[3] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 2.241 ns   ; CH1_1[0] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.210 ns   ; CH0_1[0] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.196 ns   ; CH1_1[1] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.109 ns   ; CH0_1[4] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 2.107 ns   ; CH1_1[3] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 2.097 ns   ; CH1_1[3] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 2.080 ns   ; CS_1     ; ADC0832:u1|current_state.Second_DI_Receive ; clk_1    ;
; N/A   ; None         ; 2.064 ns   ; CH1_1[2] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.039 ns   ; CH0_1[1] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.034 ns   ; CH1_1[1] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A   ; None         ; 2.032 ns   ; CH0_1[3] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 2.020 ns   ; CH1_1[4] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.020 ns   ; CH1_1[5] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 2.019 ns   ; CH0_1[2] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 2.006 ns   ; CH1_1[0] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.975 ns   ; CH0_1[0] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.961 ns   ; CH1_1[1] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.958 ns   ; CH0_1[4] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.936 ns   ; CH0_1[5] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.912 ns   ; CH0_1[1] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A   ; None         ; 1.891 ns   ; CH0_1[3] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.884 ns   ; CH1_1[0] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.881 ns   ; CH0_1[3] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.877 ns   ; CH1_1[7] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 1.865 ns   ; CH1_1[0] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.855 ns   ; CH1_1[0] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.853 ns   ; CH0_1[0] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.845 ns   ; CH0_1[6] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.839 ns   ; CH1_1[1] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.834 ns   ; CH0_1[0] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.829 ns   ; CH1_1[2] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.824 ns   ; CH0_1[0] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.820 ns   ; CH1_1[1] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.810 ns   ; CH1_1[1] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.804 ns   ; CH0_1[1] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.785 ns   ; CH1_1[4] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.784 ns   ; CH0_1[2] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.688 ns   ; CH1_1[2] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.682 ns   ; CH0_1[1] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.678 ns   ; CH1_1[2] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.663 ns   ; CH0_1[1] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.653 ns   ; CH0_1[1] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.643 ns   ; CH0_1[2] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.634 ns   ; CH1_1[4] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.633 ns   ; CH0_1[2] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.622 ns   ; CH1_1[5] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.573 ns   ; CH0_1[5] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A   ; None         ; 1.551 ns   ; CH0_1[7] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A   ; None         ; 1.520 ns   ; CH0_1[4] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.452 ns   ; CH1_1[0] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.448 ns   ; CS_1     ; ADC0832:u1|current_state.Start_Order_Wait  ; clk_1    ;
; N/A   ; None         ; 1.442 ns   ; CS_1     ; ADC0832:u1|current_state.First_DI_Receive  ; clk_1    ;
; N/A   ; None         ; 1.421 ns   ; CH0_1[0] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.407 ns   ; CH1_1[1] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.398 ns   ; CH1_1[6] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A   ; None         ; 1.316 ns   ; CS_1     ; ADC0832:u1|current_state.Data_Output       ; clk_1    ;
; N/A   ; None         ; 1.309 ns   ; DI_1     ; ADC0832:u1|current_state.Start_Order_Wait  ; clk_1    ;
; N/A   ; None         ; 1.303 ns   ; DI_1     ; ADC0832:u1|current_state.First_DI_Receive  ; clk_1    ;
; N/A   ; None         ; 1.275 ns   ; CH1_1[2] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.270 ns   ; CH1_1[2] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.257 ns   ; CH1_1[3] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.250 ns   ; CH0_1[1] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.230 ns   ; CH0_1[2] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 1.190 ns   ; CH0_1[2] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A   ; None         ; 1.164 ns   ; CH1_1[4] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A   ; None         ; 1.074 ns   ; CS_1     ; ADC0832:u1|current_state.Data_Transform    ; clk_1    ;
; N/A   ; None         ; 1.006 ns   ; CH0_1[3] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A   ; None         ; 0.986 ns   ; CH1_1[0] ; ADC0832:u1|data[0]                         ; CS_1     ;
; N/A   ; None         ; 0.920 ns   ; CH0_1[0] ; ADC0832:u1|data[0]                         ; CS_1     ;
; N/A   ; None         ; 0.902 ns   ; CH0_1[6] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.673 ns   ; CH1_1[0] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A   ; None         ; 0.642 ns   ; CH0_1[0] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A   ; None         ; 0.605 ns   ; CH1_1[3] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.605 ns   ; CH1_1[5] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.521 ns   ; CH0_1[5] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.466 ns   ; CH0_1[4] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.420 ns   ; CH1_1[6] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.389 ns   ; CH0_1[3] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.370 ns   ; CH1_1[3] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.363 ns   ; CH1_1[0] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.332 ns   ; CH0_1[0] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.318 ns   ; CH1_1[1] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.231 ns   ; CH0_1[4] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.229 ns   ; CH1_1[3] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; 0.219 ns   ; CH1_1[3] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; 0.186 ns   ; CH1_1[2] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.161 ns   ; CH0_1[1] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.156 ns   ; CH1_1[1] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A   ; None         ; 0.154 ns   ; CH0_1[3] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.142 ns   ; CH1_1[4] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.142 ns   ; CH1_1[5] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; 0.141 ns   ; CH0_1[2] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; 0.128 ns   ; CH1_1[0] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.097 ns   ; CH0_1[0] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.083 ns   ; CH1_1[1] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; 0.080 ns   ; CH0_1[4] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; 0.058 ns   ; CH0_1[5] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; 0.034 ns   ; CH0_1[1] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A   ; None         ; 0.013 ns   ; CH0_1[3] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; 0.006 ns   ; CH1_1[0] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; 0.003 ns   ; CH0_1[3] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.001 ns  ; CH1_1[7] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; -0.013 ns  ; CH1_1[0] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.023 ns  ; CH1_1[0] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.025 ns  ; CH0_1[0] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; -0.033 ns  ; CH0_1[6] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.039 ns  ; CH1_1[1] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; -0.044 ns  ; CH0_1[0] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.049 ns  ; CH1_1[2] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.054 ns  ; CH0_1[0] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.058 ns  ; CH1_1[1] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.068 ns  ; CH1_1[1] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.074 ns  ; CH0_1[1] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.093 ns  ; CH1_1[4] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.094 ns  ; CH0_1[2] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.190 ns  ; CH1_1[2] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.196 ns  ; CH0_1[1] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; -0.200 ns  ; CH1_1[2] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.215 ns  ; CH0_1[1] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.225 ns  ; CH0_1[1] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.235 ns  ; CH0_1[2] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.244 ns  ; CH1_1[4] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.245 ns  ; CH0_1[2] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.256 ns  ; CH1_1[5] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.305 ns  ; CH0_1[5] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A   ; None         ; -0.327 ns  ; CH0_1[7] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A   ; None         ; -0.358 ns  ; CH0_1[4] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.426 ns  ; CH1_1[0] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.457 ns  ; CH0_1[0] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.471 ns  ; CH1_1[1] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.480 ns  ; CH1_1[6] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A   ; None         ; -0.603 ns  ; CH1_1[2] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.608 ns  ; CH1_1[2] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; -0.621 ns  ; CH1_1[3] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.628 ns  ; CH0_1[1] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.648 ns  ; CH0_1[2] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.688 ns  ; CH0_1[2] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A   ; None         ; -0.714 ns  ; CH1_1[4] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A   ; None         ; -0.872 ns  ; CH0_1[3] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A   ; None         ; -0.892 ns  ; CH1_1[0] ; ADC0832:u1|data[0]                         ; clk_1    ;
; N/A   ; None         ; -0.958 ns  ; CH0_1[0] ; ADC0832:u1|data[0]                         ; clk_1    ;
; N/A   ; None         ; -2.157 ns  ; DI_1     ; ADC0832:u1|DI1                             ; CS_1     ;
; N/A   ; None         ; -2.439 ns  ; DI_1     ; ADC0832:u1|DI0                             ; CS_1     ;
; N/A   ; None         ; -2.875 ns  ; DI_1     ; ADC0832:u1|DI1                             ; clk_1    ;
; N/A   ; None         ; -2.911 ns  ; DI_1     ; ADC0832:u1|DI0                             ; clk_1    ;
+-------+--------------+------------+----------+--------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; N/A   ; None         ; 6.951 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.840 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.796 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.709 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 6.465 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 6.399 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.165 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.163 ns   ; ADC0832:u1|current_state.Second_DI_Receive ; state_signal_1[3] ; clk_1      ;
; N/A   ; None         ; 6.068 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 4.475 ns   ; ADC0832:u1|DO                              ; DO_1              ; clk_1      ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To                ;
+-------+-------------------+-----------------+------+-------------------+
; N/A   ; None              ; 6.207 ns        ; CS_1 ; state_signal_1[0] ;
; N/A   ; None              ; 5.874 ns        ; CS_1 ; state_signal_1[2] ;
; N/A   ; None              ; 5.810 ns        ; CS_1 ; state_signal_1[1] ;
; N/A   ; None              ; 5.766 ns        ; DI_1 ; state_signal_1[0] ;
; N/A   ; None              ; 5.332 ns        ; CS_1 ; state_signal_1[3] ;
; N/A   ; None              ; 5.321 ns        ; DI_1 ; state_signal_1[1] ;
+-------+-------------------+-----------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+----------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                         ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------------------+----------+
; N/A           ; None        ; 4.050 ns  ; CH0_1[0] ; ADC0832:u1|data[0]                         ; clk_1    ;
; N/A           ; None        ; 4.013 ns  ; DI_1     ; ADC0832:u1|DI1                             ; clk_1    ;
; N/A           ; None        ; 3.921 ns  ; CH1_1[0] ; ADC0832:u1|data[0]                         ; clk_1    ;
; N/A           ; None        ; 3.815 ns  ; DI_1     ; ADC0832:u1|DI0                             ; clk_1    ;
; N/A           ; None        ; 3.561 ns  ; CH1_1[4] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 3.464 ns  ; CH1_1[5] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 3.366 ns  ; CH0_1[4] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 3.343 ns  ; DI_1     ; ADC0832:u1|DI0                             ; CS_1     ;
; N/A           ; None        ; 3.295 ns  ; DI_1     ; ADC0832:u1|DI1                             ; CS_1     ;
; N/A           ; None        ; 3.198 ns  ; CH0_1[5] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 3.148 ns  ; CH0_1[2] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 3.119 ns  ; CH1_1[6] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 3.116 ns  ; CH1_1[2] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 2.666 ns  ; CH1_1[1] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A           ; None        ; 2.589 ns  ; CH1_1[3] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 2.549 ns  ; CH0_1[7] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 2.536 ns  ; CH0_1[6] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 2.425 ns  ; CH0_1[1] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A           ; None        ; 2.374 ns  ; CH0_1[3] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 2.172 ns  ; CH0_1[0] ; ADC0832:u1|data[0]                         ; CS_1     ;
; N/A           ; None        ; 2.116 ns  ; CH1_1[7] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 2.043 ns  ; CH1_1[0] ; ADC0832:u1|data[0]                         ; CS_1     ;
; N/A           ; None        ; 1.916 ns  ; CH0_1[2] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.904 ns  ; CH0_1[1] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.871 ns  ; CH1_1[2] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.747 ns  ; CH1_1[1] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.741 ns  ; CH0_1[0] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.723 ns  ; CH0_1[1] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 1.710 ns  ; CH1_1[0] ; ADC0832:u1|data[3]                         ; clk_1    ;
; N/A           ; None        ; 1.683 ns  ; CH1_1[4] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; 1.586 ns  ; CH1_1[5] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; 1.566 ns  ; CH1_1[1] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 1.560 ns  ; CH0_1[0] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 1.535 ns  ; CH0_1[2] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.529 ns  ; CH1_1[0] ; ADC0832:u1|data[2]                         ; clk_1    ;
; N/A           ; None        ; 1.523 ns  ; CH0_1[1] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.517 ns  ; CH1_1[4] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.510 ns  ; CH0_1[2] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.498 ns  ; CH0_1[1] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.490 ns  ; CH1_1[2] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.488 ns  ; CH0_1[4] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; 1.465 ns  ; CH1_1[2] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.366 ns  ; CH1_1[1] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.362 ns  ; CH0_1[2] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.360 ns  ; CH0_1[0] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.350 ns  ; CH0_1[1] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.344 ns  ; CH1_1[4] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.341 ns  ; CH1_1[1] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.335 ns  ; CH0_1[0] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.329 ns  ; CH1_1[0] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.320 ns  ; CH0_1[5] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; 1.317 ns  ; CH1_1[2] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.304 ns  ; CH1_1[0] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.279 ns  ; CH0_1[3] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.270 ns  ; CH0_1[2] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; 1.254 ns  ; CH0_1[3] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.241 ns  ; CH1_1[6] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; 1.238 ns  ; CH1_1[2] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; 1.225 ns  ; CH0_1[5] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.193 ns  ; CH0_1[4] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.193 ns  ; CH1_1[1] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.187 ns  ; CH0_1[0] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.156 ns  ; CH1_1[0] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.141 ns  ; CH1_1[5] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.106 ns  ; CH0_1[3] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 1.063 ns  ; CH1_1[3] ; ADC0832:u1|data[6]                         ; clk_1    ;
; N/A           ; None        ; 1.038 ns  ; CH1_1[3] ; ADC0832:u1|data[4]                         ; clk_1    ;
; N/A           ; None        ; 1.020 ns  ; CH0_1[4] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 0.921 ns  ; CH0_1[2] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.909 ns  ; CH0_1[1] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.903 ns  ; CH1_1[4] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.890 ns  ; CH1_1[3] ; ADC0832:u1|data[5]                         ; clk_1    ;
; N/A           ; None        ; 0.876 ns  ; CH1_1[2] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.843 ns  ; CH0_1[0] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A           ; None        ; 0.812 ns  ; CH1_1[0] ; ADC0832:u1|data[1]                         ; clk_1    ;
; N/A           ; None        ; 0.788 ns  ; CH1_1[1] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A           ; None        ; 0.752 ns  ; CH1_1[1] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.746 ns  ; CH0_1[0] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.715 ns  ; CH1_1[0] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.711 ns  ; CH1_1[3] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; 0.671 ns  ; CH0_1[7] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; 0.665 ns  ; CH0_1[3] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.658 ns  ; CH0_1[6] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; 0.635 ns  ; CH1_1[6] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.579 ns  ; CH0_1[4] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.547 ns  ; CH0_1[1] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A           ; None        ; 0.542 ns  ; CH0_1[5] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.496 ns  ; CH0_1[3] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; 0.458 ns  ; CH1_1[5] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.449 ns  ; CH1_1[3] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.238 ns  ; CH1_1[7] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; 0.153 ns  ; CH0_1[6] ; ADC0832:u1|data[7]                         ; clk_1    ;
; N/A           ; None        ; 0.038 ns  ; CH0_1[2] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; 0.026 ns  ; CH0_1[1] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; -0.007 ns ; CH1_1[2] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; -0.131 ns ; CH1_1[1] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; -0.137 ns ; CH0_1[0] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; -0.155 ns ; CH0_1[1] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; -0.168 ns ; CH1_1[0] ; ADC0832:u1|data[3]                         ; CS_1     ;
; N/A           ; None        ; -0.312 ns ; CH1_1[1] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; -0.318 ns ; CH0_1[0] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; -0.343 ns ; CH0_1[2] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.349 ns ; CH1_1[0] ; ADC0832:u1|data[2]                         ; CS_1     ;
; N/A           ; None        ; -0.355 ns ; CH0_1[1] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.361 ns ; CH1_1[4] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.368 ns ; CH0_1[2] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.380 ns ; CH0_1[1] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.388 ns ; CH1_1[2] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.413 ns ; CH1_1[2] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.512 ns ; CH1_1[1] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.516 ns ; CH0_1[2] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.518 ns ; CH0_1[0] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.528 ns ; CH0_1[1] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.534 ns ; CH1_1[4] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.537 ns ; CH1_1[1] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.543 ns ; CH0_1[0] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.549 ns ; CH1_1[0] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.561 ns ; CH1_1[2] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.574 ns ; CH1_1[0] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.599 ns ; CH0_1[3] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.624 ns ; CH0_1[3] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.653 ns ; CH0_1[5] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.685 ns ; CH0_1[4] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.685 ns ; CH1_1[1] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.691 ns ; CH0_1[0] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.722 ns ; CH1_1[0] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.728 ns ; CS_1     ; ADC0832:u1|current_state.Data_Transform    ; clk_1    ;
; N/A           ; None        ; -0.737 ns ; CH1_1[5] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.772 ns ; CH0_1[3] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.815 ns ; CH1_1[3] ; ADC0832:u1|data[6]                         ; CS_1     ;
; N/A           ; None        ; -0.840 ns ; CH1_1[3] ; ADC0832:u1|data[4]                         ; CS_1     ;
; N/A           ; None        ; -0.858 ns ; CH0_1[4] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -0.957 ns ; CH0_1[2] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -0.957 ns ; DI_1     ; ADC0832:u1|current_state.First_DI_Receive  ; clk_1    ;
; N/A           ; None        ; -0.963 ns ; DI_1     ; ADC0832:u1|current_state.Start_Order_Wait  ; clk_1    ;
; N/A           ; None        ; -0.969 ns ; CH0_1[1] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -0.970 ns ; CS_1     ; ADC0832:u1|current_state.Data_Output       ; clk_1    ;
; N/A           ; None        ; -0.975 ns ; CH1_1[4] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -0.988 ns ; CH1_1[3] ; ADC0832:u1|data[5]                         ; CS_1     ;
; N/A           ; None        ; -1.002 ns ; CH1_1[2] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.035 ns ; CH0_1[0] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A           ; None        ; -1.066 ns ; CH1_1[0] ; ADC0832:u1|data[1]                         ; CS_1     ;
; N/A           ; None        ; -1.096 ns ; CS_1     ; ADC0832:u1|current_state.First_DI_Receive  ; clk_1    ;
; N/A           ; None        ; -1.102 ns ; CS_1     ; ADC0832:u1|current_state.Start_Order_Wait  ; clk_1    ;
; N/A           ; None        ; -1.126 ns ; CH1_1[1] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.132 ns ; CH0_1[0] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.163 ns ; CH1_1[0] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.213 ns ; CH0_1[3] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.243 ns ; CH1_1[6] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.299 ns ; CH0_1[4] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.336 ns ; CH0_1[5] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.420 ns ; CH1_1[5] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.429 ns ; CH1_1[3] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.725 ns ; CH0_1[6] ; ADC0832:u1|data[7]                         ; CS_1     ;
; N/A           ; None        ; -1.734 ns ; CS_1     ; ADC0832:u1|current_state.Second_DI_Receive ; clk_1    ;
+---------------+-------------+-----------+----------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 09 15:54:06 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ADC0832:u1|output_order" is a latch
    Warning: Node "ADC0832:u1|data[2]" is a latch
    Warning: Node "ADC0832:u1|data[6]" is a latch
    Warning: Node "ADC0832:u1|data[5]" is a latch
    Warning: Node "ADC0832:u1|data[3]" is a latch
    Warning: Node "ADC0832:u1|data[7]" is a latch
    Warning: Node "ADC0832:u1|data[1]" is a latch
    Warning: Node "ADC0832:u1|data[4]" is a latch
    Warning: Node "ADC0832:u1|data[0]" is a latch
    Warning: Node "ADC0832:u1|data_input_model[0]" is a latch
    Warning: Node "ADC0832:u1|DI0" is a latch
    Warning: Node "ADC0832:u1|data_input_model[1]" is a latch
    Warning: Node "ADC0832:u1|DI1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1" is an undefined clock
    Info: Assuming node "CS_1" is a latch enable. Will not compute fmax for this pin.
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ADC0832:u1|data[1]~0" as buffer
    Info: Detected gated clock "ADC0832:u1|output_order~1" as buffer
    Info: Detected gated clock "ADC0832:u1|next_state.Second_DI_Receive~0" as buffer
    Info: Detected gated clock "ADC0832:u1|next_state.Data_Transform~0" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Second_DI_Receive" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Data_Transform" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.First_DI_Receive" as buffer
Info: Clock "clk_1" has Internal fmax of 94.57 MHz between source register "ADC0832:u1|output_order" and destination register "ADC0832:u1|DO" (period= 10.574 ns)
    Info: + Longest register to register delay is 1.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; REG Node = 'ADC0832:u1|output_order'
        Info: 2: + IC(0.709 ns) + CELL(0.777 ns) = 1.486 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'ADC0832:u1|DO'
        Info: Total cell delay = 0.777 ns ( 52.29 % )
        Info: Total interconnect delay = 0.709 ns ( 47.71 % )
    Info: - Smallest clock skew is -3.593 ns
        Info: + Shortest clock path from clock "clk_1" to destination register is 2.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'ADC0832:u1|DO'
            Info: Total cell delay = 1.301 ns ( 56.52 % )
            Info: Total interconnect delay = 1.001 ns ( 43.48 % )
        Info: - Longest clock path from clock "clk_1" to source register is 5.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y7_N8; Fanout = 4; REG Node = 'ADC0832:u1|current_state.First_DI_Receive'
            Info: 3: + IC(1.342 ns) + CELL(0.462 ns) = 4.341 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'ADC0832:u1|output_order~1'
            Info: 4: + IC(1.235 ns) + CELL(0.319 ns) = 5.895 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; REG Node = 'ADC0832:u1|output_order'
            Info: Total cell delay = 2.317 ns ( 39.30 % )
            Info: Total interconnect delay = 3.578 ns ( 60.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CS_1" has Internal fmax of 131.51 MHz between source register "ADC0832:u1|data_input_model[0]" and destination register "ADC0832:u1|data[7]" (period= 7.604 ns)
    Info: + Longest register to register delay is 5.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N7; Fanout = 24; REG Node = 'ADC0832:u1|data_input_model[0]'
        Info: 2: + IC(1.244 ns) + CELL(0.125 ns) = 1.369 ns; Loc. = LC_X10_Y7_N6; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~58'
        Info: 3: + IC(1.209 ns) + CELL(0.611 ns) = 3.189 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 3.698 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~37'
        Info: 5: + IC(0.479 ns) + CELL(0.319 ns) = 4.496 ns; Loc. = LC_X10_Y6_N9; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~42'
        Info: 6: + IC(0.768 ns) + CELL(0.319 ns) = 5.583 ns; Loc. = LC_X11_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1|data[7]'
        Info: Total cell delay = 1.883 ns ( 33.73 % )
        Info: Total interconnect delay = 3.700 ns ( 66.27 % )
    Info: - Smallest clock skew is -0.976 ns
        Info: + Shortest clock path from clock "CS_1" to destination register is 5.255 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'CS_1'
            Info: 2: + IC(1.439 ns) + CELL(0.125 ns) = 2.272 ns; Loc. = LC_X9_Y5_N5; Fanout = 8; COMB Node = 'ADC0832:u1|data[1]~0'
            Info: 3: + IC(2.858 ns) + CELL(0.125 ns) = 5.255 ns; Loc. = LC_X11_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1|data[7]'
            Info: Total cell delay = 0.958 ns ( 18.23 % )
            Info: Total interconnect delay = 4.297 ns ( 81.77 % )
        Info: - Longest clock path from clock "CS_1" to source register is 6.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'CS_1'
            Info: 2: + IC(1.721 ns) + CELL(0.571 ns) = 3.000 ns; Loc. = LC_X9_Y7_N5; Fanout = 3; COMB Node = 'ADC0832:u1|next_state.Data_Transform~0'
            Info: 3: + IC(2.912 ns) + CELL(0.319 ns) = 6.231 ns; Loc. = LC_X9_Y6_N7; Fanout = 24; REG Node = 'ADC0832:u1|data_input_model[0]'
            Info: Total cell delay = 1.598 ns ( 25.65 % )
            Info: Total interconnect delay = 4.633 ns ( 74.35 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.045 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ADC0832:u1|current_state.Data_Output" and destination pin or register "ADC0832:u1|output_order" for clock "clk_1" (Hold time is 190 ps)
    Info: + Largest clock skew is 3.593 ns
        Info: + Longest clock path from clock "clk_1" to destination register is 5.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y7_N8; Fanout = 4; REG Node = 'ADC0832:u1|current_state.First_DI_Receive'
            Info: 3: + IC(1.342 ns) + CELL(0.462 ns) = 4.341 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'ADC0832:u1|output_order~1'
            Info: 4: + IC(1.235 ns) + CELL(0.319 ns) = 5.895 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; REG Node = 'ADC0832:u1|output_order'
            Info: Total cell delay = 2.317 ns ( 39.30 % )
            Info: Total interconnect delay = 3.578 ns ( 60.70 % )
        Info: - Shortest clock path from clock "clk_1" to source register is 2.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'ADC0832:u1|current_state.Data_Output'
            Info: Total cell delay = 1.301 ns ( 56.52 % )
            Info: Total interconnect delay = 1.001 ns ( 43.48 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 3.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'ADC0832:u1|current_state.Data_Output'
        Info: 2: + IC(1.314 ns) + CELL(0.319 ns) = 1.633 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; COMB Node = 'ADC0832:u1|state_signal~8'
        Info: 3: + IC(1.410 ns) + CELL(0.125 ns) = 3.168 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; REG Node = 'ADC0832:u1|output_order'
        Info: Total cell delay = 0.444 ns ( 14.02 % )
        Info: Total interconnect delay = 2.724 ns ( 85.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "ADC0832:u1|data[7]" (data pin = "CH0_1[6]", clock pin = "CS_1") is 2.780 ns
    Info: + Longest pin to register delay is 6.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_58; Fanout = 2; PIN Node = 'CH0_1[6]'
        Info: 2: + IC(1.749 ns) + CELL(0.319 ns) = 2.776 ns; Loc. = LC_X10_Y7_N6; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~58'
        Info: 3: + IC(1.209 ns) + CELL(0.611 ns) = 4.596 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.105 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~37'
        Info: 5: + IC(0.479 ns) + CELL(0.319 ns) = 5.903 ns; Loc. = LC_X10_Y6_N9; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~42'
        Info: 6: + IC(0.768 ns) + CELL(0.319 ns) = 6.990 ns; Loc. = LC_X11_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1|data[7]'
        Info: Total cell delay = 2.785 ns ( 39.84 % )
        Info: Total interconnect delay = 4.205 ns ( 60.16 % )
    Info: + Micro setup delay of destination is 1.045 ns
    Info: - Shortest clock path from clock "CS_1" to destination register is 5.255 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'CS_1'
        Info: 2: + IC(1.439 ns) + CELL(0.125 ns) = 2.272 ns; Loc. = LC_X9_Y5_N5; Fanout = 8; COMB Node = 'ADC0832:u1|data[1]~0'
        Info: 3: + IC(2.858 ns) + CELL(0.125 ns) = 5.255 ns; Loc. = LC_X11_Y6_N1; Fanout = 2; REG Node = 'ADC0832:u1|data[7]'
        Info: Total cell delay = 0.958 ns ( 18.23 % )
        Info: Total interconnect delay = 4.297 ns ( 81.77 % )
Info: tco from clock "clk_1" to destination pin "state_signal_1[0]" through register "ADC0832:u1|current_state.Data_Transform" is 6.951 ns
    Info: + Longest clock path from clock "clk_1" to source register is 2.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
        Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y7_N5; Fanout = 5; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: Total cell delay = 1.301 ns ( 56.52 % )
        Info: Total interconnect delay = 1.001 ns ( 43.48 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 4.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N5; Fanout = 5; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 2: + IC(0.592 ns) + CELL(0.571 ns) = 1.163 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'ADC0832:u1|state_signal[0]~4'
        Info: 3: + IC(1.797 ns) + CELL(1.454 ns) = 4.414 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'state_signal_1[0]'
        Info: Total cell delay = 2.025 ns ( 45.88 % )
        Info: Total interconnect delay = 2.389 ns ( 54.12 % )
Info: Longest tpd from source pin "CS_1" to destination pin "state_signal_1[0]" is 6.207 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'CS_1'
    Info: 2: + IC(1.470 ns) + CELL(0.462 ns) = 2.640 ns; Loc. = LC_X9_Y7_N3; Fanout = 2; COMB Node = 'ADC0832:u1|output_order~0'
    Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.956 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'ADC0832:u1|state_signal[0]~4'
    Info: 4: + IC(1.797 ns) + CELL(1.454 ns) = 6.207 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'state_signal_1[0]'
    Info: Total cell delay = 2.749 ns ( 44.29 % )
    Info: Total interconnect delay = 3.458 ns ( 55.71 % )
Info: th for register "ADC0832:u1|data[0]" (data pin = "CH0_1[0]", clock pin = "clk_1") is 4.050 ns
    Info: + Longest clock path from clock "clk_1" to destination register is 7.439 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_1'
        Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y7_N5; Fanout = 5; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 3: + IC(1.294 ns) + CELL(0.319 ns) = 4.150 ns; Loc. = LC_X9_Y5_N5; Fanout = 8; COMB Node = 'ADC0832:u1|data[1]~0'
        Info: 4: + IC(2.827 ns) + CELL(0.462 ns) = 7.439 ns; Loc. = LC_X10_Y5_N6; Fanout = 1; REG Node = 'ADC0832:u1|data[0]'
        Info: Total cell delay = 2.317 ns ( 31.15 % )
        Info: Total interconnect delay = 5.122 ns ( 68.85 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'CH0_1[0]'
        Info: 2: + IC(1.440 ns) + CELL(0.125 ns) = 2.273 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~50'
        Info: 3: + IC(0.481 ns) + CELL(0.319 ns) = 3.073 ns; Loc. = LC_X10_Y5_N5; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~56'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.389 ns; Loc. = LC_X10_Y5_N6; Fanout = 1; REG Node = 'ADC0832:u1|data[0]'
        Info: Total cell delay = 1.277 ns ( 37.68 % )
        Info: Total interconnect delay = 2.112 ns ( 62.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Mon Oct 09 15:54:07 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


