# BradW_HW2_ECE4375_Verilog_to_SV_AutoVerify

Verilog-to-SystemVerilog conversion and automated verification project for ECE 4375 at Texas Tech University.

This repository includes:
- Updated ALU and function unit modules converted from Verilog to SystemVerilog
- Automated testbench for functional verification
- Waveform and simulation outputs via Verilator/GTKWave
- Example scripts for compile, simulate, and verification steps