<profile>

<section name = "Vivado HLS Report for 'filt_AXIvideo2Mat'" level="0">
<item name = "Date">Fri Aug 26 09:20:26 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">filt_hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 9.26, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 77763, 3, 77763, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 77760, 4 ~ 324, -, -, 0 ~ 240, no</column>
<column name=" + loop_width">0, 320, 2, 1, 1, 0 ~ 320, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 33</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 228</column>
<column name="Register">-, -, 255, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_355_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_V_fu_370_p2">+, 0, 0, 9, 9, 1</column>
<column name="ap_sig_176">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_197">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_209">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_255">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_275">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_99">and, 0, 0, 1, 1, 1</column>
<column name="exitcond6_i_fu_350_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond7_i_fu_365_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_sig_152">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_189">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_fu_379_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2, 8, 1, 8</column>
<column name="axi_data_V1_i_reg_202">32, 2, 32, 64</column>
<column name="axi_data_V_1_i_phi_fu_237_p4">32, 2, 32, 64</column>
<column name="axi_data_V_1_i_reg_234">32, 2, 32, 64</column>
<column name="axi_data_V_3_i_reg_305">32, 2, 32, 64</column>
<column name="axi_last_V1_i_reg_192">1, 2, 1, 2</column>
<column name="axi_last_V_2_i_reg_268">1, 3, 1, 3</column>
<column name="axi_last_V_3_i_reg_293">1, 2, 1, 2</column>
<column name="eol_2_i_reg_317">1, 2, 1, 2</column>
<column name="eol_i_phi_fu_260_p4">1, 2, 1, 2</column>
<column name="eol_i_reg_256">1, 2, 1, 2</column>
<column name="eol_phi_fu_226_p4">1, 2, 1, 2</column>
<column name="eol_reg_223">1, 2, 1, 2</column>
<column name="img_cols_V_blk_n">1, 2, 1, 2</column>
<column name="img_cols_V_out_blk_n">1, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">1, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">1, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">1, 2, 1, 2</column>
<column name="img_data_stream_3_V_blk_n">1, 2, 1, 2</column>
<column name="img_rows_V_blk_n">1, 2, 1, 2</column>
<column name="img_rows_V_out_blk_n">1, 2, 1, 2</column>
<column name="p_4_i_reg_245">9, 2, 9, 18</column>
<column name="p_Val2_s_phi_fu_285_p4">32, 3, 32, 96</column>
<column name="p_Val2_s_reg_281">32, 3, 32, 96</column>
<column name="p_i_reg_212">8, 2, 8, 16</column>
<column name="src_axi_TDATA_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_reg_202">32, 0, 32, 0</column>
<column name="axi_data_V_1_i_reg_234">32, 0, 32, 0</column>
<column name="axi_data_V_3_i_reg_305">32, 0, 32, 0</column>
<column name="axi_last_V1_i_reg_192">1, 0, 1, 0</column>
<column name="axi_last_V_2_i_reg_268">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_reg_293">1, 0, 1, 0</column>
<column name="eol_2_i_reg_317">1, 0, 1, 0</column>
<column name="eol_i_reg_256">1, 0, 1, 0</column>
<column name="eol_reg_223">1, 0, 1, 0</column>
<column name="exitcond7_i_reg_463">1, 0, 1, 0</column>
<column name="i_V_reg_458">8, 0, 8, 0</column>
<column name="img_cols_V_read_reg_429">10, 0, 10, 0</column>
<column name="img_rows_V_read_reg_424">9, 0, 9, 0</column>
<column name="p_4_i_reg_245">9, 0, 9, 0</column>
<column name="p_Val2_s_reg_281">32, 0, 32, 0</column>
<column name="p_i_reg_212">8, 0, 8, 0</column>
<column name="sof_1_i_fu_114">1, 0, 1, 0</column>
<column name="tmp_108_reg_481">8, 0, 8, 0</column>
<column name="tmp_54_reg_486">8, 0, 8, 0</column>
<column name="tmp_55_reg_491">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_434">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_442">1, 0, 1, 0</column>
<column name="tmp_reg_476">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filt_AXIvideo2Mat, return value</column>
<column name="src_axi_TDATA">in, 32, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="src_axi_TVALID">in, 1, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="src_axi_TREADY">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="src_axi_TDEST">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="src_axi_TKEEP">in, 4, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="src_axi_TSTRB">in, 4, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="src_axi_TUSER">in, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="src_axi_TLAST">in, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="src_axi_TID">in, 1, axis, AXI_video_strm_V_id_V, pointer</column>
<column name="img_rows_V_dout">in, 9, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_empty_n">in, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_read">out, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_cols_V_dout">in, 10, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_empty_n">in, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_read">out, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_3_V_din">out, 8, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="img_data_stream_3_V_full_n">in, 1, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="img_data_stream_3_V_write">out, 1, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="img_rows_V_out_din">out, 9, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_full_n">in, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_write">out, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_cols_V_out_din">out, 10, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_full_n">in, 1, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_write">out, 1, ap_fifo, img_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
