INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/assignment_3/assignment_3.srcs/sources_1/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module add_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/assignment_3/assignment_3.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
