DUT = CRC32
VERILOG_SOURCES += $(PWD)/../../rtl/lfsr.v

include ../common.mk
