determinist builtin pattern gener sequenti circuit present new pattern gener approach determinist builtin self test bist sequenti circuit approach base precomput test sequenc especi suit sequenti circuit contain larg number flipflop rel control primari input circuit often encount embed core filter digit signal process difficult test requir long test sequenc show statist encod precomput test sequenc combin lowcost pattern decod provid determinist bist practic level overhead optim huffman code nearoptim comma code especi use test set encod approach exploit recent advanc automat test pattern gener sequenti circuit unlik bist scheme requir access gatelevel model circuit test easili autom integr design autom tool experiment result isca 89 benchmark circuit show propos method provid higher fault coverag pseudorandom test shorter test applic time low moder hardwar overhead b tabl 1 illustr huffman code exampl test set td four uniqu pattern total eighti column 1 tabl 1 list four pattern list correspond number occurr fi pattern xi column 3 list correspond probabl occurr pi given fi jtdj final column 4 give correspond huffman code uniqu pattern note common pattern x1 encod singl 0 bit ex1 0 ex1 codeword x1 sinc codeword appear prefix longer codeword prefixfre properti sequenc encod test vector treat serial bitstream decod done soon last bit codeword read properti essenti sinc variablelength codeword read memori word usual fashion huffman code illustr tabl 1 con structedbygeneratingabinarytreehuffmantreewith tabl 1 test set encod simpl exampl test sequenc test pattern uniqu occur probabl huffman comma pattern renc occurr codeword codeword 100 iyengar chakrabarti murray fig 2 exampl illustr construct huffman code edg label either 0 1 illustr fig 2 uniqu pattern xi tabl 1 associ leaf node tree initi consist unmark node huffman code procedur iter select two node vi vj lowest probabl occurr mark gener parent node vij vi vj two node uniqu procedur arbitrarili choos two node lowest probabl edg vijvi vijvj label 0 1 0 1 label chosen arbitrarili affect amount compress 18 node vij assign probabl occurr pij pi c pj process continu one unmark node left tree codeword exi obtain travers path root huffman tree correspond leaf node vi sequenc 01 valu edg path provid exi huffman code procedur worst case complex om2 log thu encod donein reason time averag number bit per patternplh averag length codeword given lh imd1 wi pi wi length codeword correspond test pattern xi averag length codeword exampl therefor given lh 1 05625 c 2 01875 c 3 01875 c 3 00625 168 bit next compar huffman code equallength code let lh le averag length codeword huffman code equallength code sinc huffman code optim clear lh lew next show lh le certain condit theorem 1 uniqu pattern probabl occurr number uniqu pattern power 2 lh le proof uniqu pattern td probabl occurr p 1m entropi htd imd1 pi log2 pi log2 bit equallength encod le ddlog2 power le log2 equal entropi bound therefor l dle case theorem restat gener form term structur huffman tree theorem 2 huffman tree full binari tree lh le proof full binari tree k level 2k 1 vertic 2k1 leaf vertic therefor huffman tree full binari tree leaf vertic must power 2 number level must log c1 follow everi pathfrom root leaf vertex length log uniqu pattern td probabl occurr power 2 huffman tree inde full binari tree theorem 2 therefor impli theorem 1 note theorem 2 suffici necessari lh equal le figur 3 show huffman tree lh le 2 even though full binari tree practic implic theorem 1 huffman encod less use probabl uniqu test pattern similar tend happen instanc ratio number flipflop number primari input cut denot section 4 low theorem 2 suggeststhatevenwhen ishigh theprobabilitydistri bution uniqu test pattern analyz fig 3 exampl nonful binari tree l le determin statist encod worthwhil ever case analyz high statist encod inde effect comma code although huffman code provid optim test set com pression alway yield lowestcost decod circuit therefor also employ nonoptim code name comma code often lead effici decod circuit comma code also prefixfre deriv name fact contain termin symbol eg 0 end codeword comma encod procedur first sort uniqu pattern decreas order probabl occurr encod first pattern ie probabl pattern 0 second 10 third 110 procedur encod pattern addinga1tothebegin previou codeword codeword ith uniqu pattern xi thu given sequenc 1 1s follow 0 comma codeword uniqu pattern exampl test set section 21 list column 5 tabl 1 procedur complex om log mand simpler huffman encod procedur comma code also requir substanti simpler decod dc huffman code sinc comma codeword essenti sequenc 1s follow zero decod need maintain count number 1s receiv 0 signi fie end codeword 1s count map correspond test pattern given test sequenc td uniqu pattern probabl occurr p1 p2 pm apverag length comma codeword given lc imd1 ipi sinc code nonoptim lc lh howev comma code provid nearoptim compress ie limm1lc lh 0 td satisfi certain properti hold typic test sequenc larg number repeat pattern first present condit comma code nearoptim properti td requir satisfi condit binari tree leaf node x1 x2xm skew distanc di xi root given di 1 determinist builtin pattern gener 101 instanc huffman tree fig 2 skew binari tree four leaf node theorem 3 let p1 p2 pm probabl occurr uniqu pattern td let lh lc averag length codeword huffman comma code respect huffman tree td skew lc lh pm limm1lc lh 0 proofpif huffman tree td skepw lh imd11 ipi c 1pm lc imd1 ipi therefor lc lh pm also know p1 p2 pm therefor 0 pm 1m impli limm1 pm 0 henc lc lh vanishingli small skew huffman tree comma code nearoptim next deriv necessari suffici condit td must satisfi order huffman tree skew theorem 4 let p1 p2 pm probabl occurr uniqu pattern td huffman tree td skew probabl occurr satisfi condit xm proof prove suffici theorem necess proven similarli gener huffman tree pattern x1 x2xm td whose probabl occurr satisfi 2 let leaf node correspond ith pattern vi two leaf node vm vm1 correspond pattern xm xm1 lowest probabl pm pm1 first select parent node vmm1 probabl pm c pm1 generatepd pm3 pm2 andfrom2 pm3 mkdm1 pkthu pm3 pm1 c pm therefor leaf node vm2 vmm1 two node lowest probabl parent vmm1m2 probabl pm c pm1 c pm2 gener similarli parent vmm1i gener node vi vmm1ic1i 2fm31g process termin root vmm11 gener leaf node v1 vmm12 distanc d1 v1 root therefor 1 similarli di 2f23m1g leaf node vm vm1 equidist root iyengar chakrabarti murray sinc share common parent vmm1 thu dm 1 therefor di satisfi 1 2f12mg huffman tree skew next determin relationship jtdj number uniqu pattern test set huffman tree skew show jtdj must exponenti huffman tree skew properti often satisfi determinist test set sequenti circuit larg number flipflop primari input theorem 5 let jtdj total number pattern number uniqu pattern td re pectiv huffman tree td skew denot asymptot lower bound sens f gm impli limm1 gfm d1 proof let f1 f2 fm number poccurr uniqu pattern td jtdjd imd1 fi know fm1 fm 1 fm2 fm 1 2 fm3 fm1 c fm 2 sim ilarli fm4 3 fm5 5 lower bound thu form fibponacci seri 3 5i therefor jtdj1c imd1si si ith fibonacci termp given si p1pic1 ic1 1 1 c 5 1 1 5 5 21 om even m1 follow jtdjd162m proof odd similar comma code nonoptim alway yield better compress equallength code follow theorem establish suffici condit comma code perform wors equallength code theorem 6 let p1 p2 pm probabl occurr uniqu pattern td 2dlog pm mmc2 1 lc le lc le averag codeword length comma equallength code proof know le ddlog2 lc p1 c 2p2 ccmpm sinc p1 p2 pmlc 12 pmmm c 1dlog2 theorem follow exampl test set s35932 obtain use gentest 86 pm 0012 2dlog me8687 00019 henc comma codingperform wors equallength code test set note theorem 6 provid necessari condit lc le fact easi construct data set lc le even though pm 2dlog follow theorem provid tighter con mmc1 dition comma code perform wors equallength code theorem 7 let p1 p2 pm probabl occurr uniqu pattern td let lc le averag codeword length comma code equallength code let fi mini f ppici 1 proof first note pi fipic1 pfi2 pic2 fimi pm1i sinc lc imd1 ipiit follow lc fim1 pm c 2fim2 pm c 3fim3 pm c cm1fipm c mpm let e defin lc e 4 get 4 5 obtain fim1fimc21cm theorem follow 1 3 simplifi pm fifim12mdlofig2m1 addit mini f ppici 1 g exce 2 ie tabl 2 huffman comma code word pattern test set s444 test occur probabl huffman comma pattern renc occurr codeword codeword everi data pattern occur twice often next mostfrequ data pattern replac fi by2in 3 obtain follow simpler suffici condit comma code perform wors equallength code corollari 1 let p1 p2 pm probabl occur uniqu pattern td let lc le averag codeword length comma code equallength codingiffidmini f ppici 1 g 2 dlog pm 2m12m2 lc le howev skew probabl distribut properti theorem 4 appear easi satisfi case probabl occurr pattern typic case s444 test set shown tabl 2 section 3 decreas compress result use comma code instead optim huffman code compress test set given determinist builtin pattern gener 103 lc lh pm theorem 3 extrem small practic s444 test set pm 00005lh 12121 therefor lc 12126 compress loss one bit therefor huffman comma code effici encod sequenti circuit test set 3 tgc design section illustr method construct employ statist encod precomput test sequenc illustr step involv encod decod test set s444 benchmark circuit exampl huffman code first step encod process identifi uniqu pattern test set codeword develop uniqu pattern use huffman code construct method outlin section 2 huffman tree use construct codeword pattern s444 shown fig 4 uniqu test pattern correspond codeword s444 list tabl 2 origin unencod test set td contain 1881 test pattern 3 bit requir bit memori storag hand encod test set 12121 bit per codeword henc requir 2280 bit memori therefor huffman encod td lead 5959 save storag order well contigu test pattern preserv encod test set te determin appli huffman encod procedur tditi fig 4 huffman tree test set s444 104 iyengar chakrabarti murray fig 5 illustr propos test applic techniqu store onchip read one bit time test applic sequenc gener sg fig 1 therefor rom store te test pattern td obtain decod use simpl finitest machin fsm 20 tablelookup base method typic use softwar implement huffman decod ineffici onchip hardwareimpl decod decod dc therefor sequenti circuit unlik combin fullscan circuit combin decod use 12 22 figur 5 outlin propos test applic scheme exploit prefixfre properti huffman code thu pattern decod immedi bit compress data stream encount next describ state diagram fsm decod dc use s444 exampl figur 6 show state transit diagram dc number state equal number nonleaf node correspond huffman tree exampl huffman tree fig 4 seven nonleaf node henc correspond fsm fig 6 seven statess1 s2s7 fsm receiv singlebit input sg produc nbitwid test pattern well singlebit control output test vec control output enabl valid test pattern cut gener decoderthi happen whenev transit made state s1 use test vec signal ensur test sequenc td preserv addit test pattern appli cut henc huffman code provid effici encod test pattern fig 6 state transit diagram fsm decod s444 straightforward decod procedur use test applic tradeoff involv increas test applic time sinc decod examin one bit clock cycl fortun increas directli relat amount test set compress achievedth higher degre compress lesser impact theorem 8 test applic time increas lh averag length huffman codeword proof state transit diagram fig 6 show wi clock cycl requir appli test pattern xi map codeword wi bit henc test applic time number clock cycl given id1 wi jtdj total number pattern test set td tphejttdejst applic time therefor increas factor id1 wi jtdjdlh averag length codeword experiment result test set compress section 4 show averag length huffman codeword typic test set less 2 impli increas test applic time rare exce 100 sinc test pattern appli bist environ increas test time accept littl impact test cost test qualiti figur 7 show netlist decod circuit s444 circuit gener test set obtain use gentest design simplifi consider presenc larg number dontcar decod specif design autom tool exploit optim cost onchip decod dc reduc note possibl share decod chip among multipl cut encod problem reformul encod test set cut togeth combin test set obtain composit test set 0 appli encod procedur 0 obtain encod test set figur 8 illustr singl sequenc gener sg0 pattern decod dc0 use appli test set multipl cut number primari input note share pattern decod also possibl cut unequ number primari input share howev effi cient differ number primari input small slight increas size 0 com pare te offset hardwar save obtain determinist builtin pattern gener 105 fig 7 gatelevel netlist fsm decod s444 decod share next present upper lower bound huffman codeword length two test set encod jointli theorem 9 let td1 td2 test set two cut number primari input let td0 obtain combin td1 td2 let m1 n1l1 m2 n2l2 number uniqu pat tern total number pattern averag huffman codeword length td1 td2 respect let l0 averag huffman codeword length 0 let m0 n0 defin m0 maxfm1 m2g addit let pi qi 1 m0 probabl occurr ith uniqu pattern fig 8 bist sequenc gener decod circuit use test multipl cut 106 iyengar chakrabarti murray td1td2 log flmin 1 l n0 log2 fimax c ifimax largest valu fi n1 pi c smallest valu fl n1 pi c n2qi n0flpi n1 pi c n2qi proofhskip10ptw use fact htd1 l1 htd1 htd2 entropi td1 td2 respec tive probabl occurr ith uniqu pattern td0 n1 pi c n2qi n0 entropi td0 therefor given ht log follow theorem statement therefor n0 l1 log2 fimax c n0 l2 log2 fimax log fimax therefor l0 n1l1 c n2l2 next prove lower bound theorem statement flmin note lower bound meaning pi requiresthat td1 td2 set uniqu pattern therefor m0 m1 m2 therefor htd1 l11 htd2 l21 therefor l0 htd0 n1l1 c n2l2n0 log2 flmin 1 tighter lower bound l0 given follow corollari theorem 9 corollari 2 let l1 htd1 c 1 l2 htd2 c 2 let flmin defin theorem 9 special case n1 n2 12 l1 cl2 log2 exampl let td1 td2 test set two differ cut five primari input suppos contain uniqu pattern shown fig 9 n1 n2 probabl occurrencepof pattern td1 td2 satisfi 2 therefor l1 i4d1 ipi c 4p5 125 similarli l2 131 theorem 9 fimax 058 flmin 35 sinc n1 n2 bound l0 given 12 l1 c l2 log2 flmin 1 therefor 103 fig 9 uniqu pattern probabl occurr exampl illustr theorem 9 l0 355 pattern 0 also satisfi 2 therefor l0 4 ip0 c4p0 133 clearli lie calcul bound p0 probabl occurr pattern xi td0 experiment result test set encod decod overhead section 4 show inde possibl achiev high level compress reduc decod overhead significantli test set two differ cut number primari input jointli encod singl decod dc0 share among comma code next describ test set compress test applic use comma encod illustr encod decod scheme use s444 exampl uniqu pattern test set first identifi sort decreas order probabl occur renc codeword gener pattern accord comma code construct procedur describ section 2 comma codeword gener uniqu pattern s444 test set list tabl 2 probabl occurr test pattern shown tabl 2 clearli satisfi 2 theorem 3 therefor encod nearoptim comma encod test set 12126 bit per codeword requir 2281 bit storag increas one bit optim huffman encod test set describ section 3 henc reduct test set compress aris use comma code instead huffman code exampl 002 slight decreas test set compress due use comma code offset reduc complex pattern decod dc figur 10 illustr pattern decod s444 circuit test set decod construct use binari counter combin logic map counter state test pattern test applic scheme fig 5 huffman decod invert input bit use gener test vec signal ensur cut clock 0 receiv test vec also gate clock cut use reset counter fall edg clock bit valu 1 receiv sg therefor result flip flop counter clock next state 0s termin comma present end determinist builtin pattern gener 107 fig 10 comma pattern decod s444 test set state half clock cyle test pattern thu latch cut counter reset comma decod simpler implement huffman de coder binari counter alreadi present normal oper use reduc overhead case huffman code theorem 8 increas test time due comma code equal averag length codeword runlength encod final describ runlength encod statist encod test sequenc te achiev compress exploit fact sequenc ident test pattern run common test set sequenti circuit high ratio flipflop primari input exampl test set s444 run pattern 000 occur length 70 huffman comma encod exploit larg number repetit pattern test sequenc without directli make use fact mani contigu ident pattern runlength encod exploit properti test sequencesit therefor complement statist encod huffman comma encod transform sequenc test pattern compress serial bit stream test set occurr test pattern 000 replac bya0tabl 2 therefor long run 0s present statist compress bit stream 108 iyengar chakrabarti murray tabl 3 distribut run huffman encod test set s444 circuit run run run runlength 0s 1s length 0s 1s compress use runlength code runlength code data compress techniqu replac sequenc ident symbol copi repeat symbol length se quenc exampl run 5 0s 00000 encod 05 0101 runlength encod use recent reduc time download test set ate across network 23 24 improv upon basic runlength encod scheme consid run substanti probabl occurr statist encod bit stream uniqu symbol repres run particular length correspond bit store valu repeat bit gener bit repres length run decod therefor obviat need store copi repeat bit describ runlength encod process use s444 exampl analysi huffman encod test set yield distribut run shown tabl 3 encod run would obvious expens 4 bit would requir run sinc instanc 04 05 13 instanc 15 16 17 18 exist therefor use combin 3 bit 000 001111 encod 8 frequent occur runs01 02 03 07 08 11 12 14 less frequent occur run 04 05 06 13 divid smaller consecut run encod exampl 05 encod 03 follow 02 figur encod appli portion huffman encod s444 test set encod run store rom output runlength decod runlength decod provid singl bit everi clock cycl huffman comma decod test applic runlength decod consist binari counter small amount combin logic figur 12 illustr runlength decod test set bit use encod run eg 011 07fig 11a first map runlength bit runlength load counter output first bit run counter count preset valu 110 000 send bit 0 exampl huffman decoderineveryclockcycl whenthecounterreach 000 gate output becom 1 enabl rom output bit repres next run sinc one bit receiv huffman decod everi clock cycl runlength decod add test time 4 experiment result section present experiment result test set encod sever isca 89 benchmark circuit demonstr save onchip storag achiev use huffman comma runlength encod fig 11 runlength encod appli portion huffman encod s444 test set 3bit encod 8 type run b bit stream encod c runlength encod data fig 12 runlength decod s444 test set consid circuit number flipflop f consider greater number primari input n denot ratio fn tabl 4 list valu isca 89 circuit circuit high valu shown bold circuit especi hard test rel larg number intern state primari input tabl 4 tabl 4 ratio number flipflop number primari input jtdj length hitec test sequenc isca 89 circuit cut jtdj cut jtdj determinist builtin pattern gener 109 see circuit typic requir longer sequenc test pattern hand excel candid encod approach sever isca 89 benchmark circuit high valu therefor suitabl scanbas test propos approach encod nonscan test set present result circuit howev statist encod fullscan test set circuit line propos approach recent shown effect reduc amount memori requir test storag 25 perform experi test set singl stuck line ssl fault obtain gentest atpg program well hitec gatest test set univers illinoi 26 measur fault coverag test set use proof fault simul 27 ensur coverag compar bestknown fault coverag circuit next present result compress achiev use huffman comma code four test set tabl 5 compar number bit requir store encod test set requir store correspond unencod test set td number bit requir scheme moder substanti less requir store unencod test set reduc significantli test set share among multipl cut type includ chip corebas dsp circuit 14 save sg memori present tabl 5 substanti case differ compress due use comma code instead huffman code small tabl 6 show compress achiev appli runlength code te present result runlength encod s382 s444 circuit use gentest test set test applic time requir consider less requir pseudorandom test even though number clock cycl c greater number pattern td c lhjtdj huffman code c lcjtdj comma code tabl 7 compar number test pattern appli number clock cycl requir fault coverag obtain method correspond figur report recent two pseudorandom test scheme 5 6 test applic time requir method much less pseudorandom test method 5 also achiev higher fault coverag circuit iyengar chakrabarti murray tabl 5 experiment result test set compress isca 89 circuit high valu averag percentag codeword length compress isca circuit nmjtdjtbit lh lc hbit cbit ce gentest gatest n primari input uniqu test pattern tbit total bit td hbit bit huffman encod cbit bit comma encod acomma code applic test set s35932 probabl occurr test pattern satisfi 2 given theorem 4 tabl 6 percentag compress achiev runlength code appli huffman comma encod td number bit percentag compress isca circuit tbit hbit cbit hrbit crbit ce hre cre hrbit bit encod test set huffman runlength encod crbit bit encod test set comma runlength encod determinist builtin pattern gener 111 tabl 7 number clock cycl c requir fault coverag obtain use pseudorandom test compar correspond figur use precomput determinist test set number pattern jtdj number clock cycl c fault coverag isca circuit 5a 6a deta 5 6 det 5 6 detb a5 6 recent propos pseudorandom bist method det determinist test use precomput test set bthe best fault coverag achiev precomput determinist test cresult circuit report 5 6 tabl 8 liter count huffman comma decod four test set decod cost liter huffman decod comma decod isca circuit gen hit gat strat gen hit gat strat 28 43 s400 44 33 33 37 26 27 27 27 s526 43 47 28 27 gen gentest hit hitec gat gatest strat strateg next present experiment result huffman comma decod implement design synthes fsm decod use epoch cad tool cascad design autom 28 low moder decod cost tabl 8 show decod algorithm easili implement bist scheme note largest benchmark circuit s35932 requir extrem small overhead synth size rom area 053 cut area decod area 618 cut area store encod test set decod thu demonstr propos approach scalabl feasibl incorpor encod test set onchip larger circuit note huffman comma encod reduc number bit store serial rom may increas hardwar requir rom address gener convent fixedlength encod scheme size counter requir rom address gener dlog2 jtdje encod rom requir dlog2jtdjlebit counter address gener l averag codeword length howev sinc l small logarithm increas counter size also small eg size counter chang s444 increas 7 10 s35932 hardwar overhead figur tabl 8 includ small increas counter size may argu specialpurpos minim state fsm may use produc precomput sequenc howev seen overhead fsm prohibit especi long test sequenc addit specialpurpos fsm wouldbespecifictoasinglecutontheotherhand decod dc propos scheme share among multipl cut therebi reduc overal tgc overhead tabl 9 compar overhead propos determinist bist scheme overhead pseudorandom bist method 6 sever circuit overhead pseudorandom method obtain 112 iyengar chakrabarti murray tabl 9 liter count propos techniqu compar pseudorandom test determinist tgc cost pseudorandom number isca 89 decod total tgc cost test point circuit cost cost 6 6 s526 map gate count figur 6 liter count standard cell epoch librari determinist tgc requir greater area pseudorandom tgc differ quit small thu may accept higher fault coverag shorter test time requir note also pseudorandom method requir addit larg number observ test point requir gatelevel model cut well addit primari output rout moreov may also increas size respons monitor cut output propos tgc requir circuit modif thu make applic test corebas design use precomput test sequenc final present experiment result test set compress decod overhead use singl decod test sever cut chip tabl 10 show level compress obtain combin test set compar obtain individu test set fact sever case overal compress higher obtain one individu test set percentag area overhead requir decod reduc significantli singl decod share among sever cut note case comma decod major part overhead contribut binari coun ter exampl comma decod pair head combin logic repres overhead counter also use normal oper system bist overhead reduc test applic techniqu therefor clearli scalabl increas circuit com plexiti decod overhead also tend decreas increas clearli demonstr propos test techniqu well suit circuit high 5 conclus present novel techniqu determinist builtin pattern gener sequenti circuit approach especi suit sequenti circuit larg number flipflop rel tabl 10 percentag compress test set encod jointli percentag huffman compress percentag comma compress circuit gen hit gat strat gen hit gat strat tabl 11 decod cost liter percentag decod overhead singl decod share among sever cut decod cost liter percentag decod overhead circuit gen hit gat strat gen hit gat strat fs382 s444g 48 52 44 44 672 729 618 621 28 determinist builtin pattern gener 113 primari input circuit embed 9 ms hsiao em rudnick jh patel altern strate core gatelevel model avail gie sequenti circuit atpg proc european design shown statist encod precomput test conf 1996 pp 368374 10 tmniermannandjhpatel hitecatestgenerationpack test sequenc lead effect compress therebi age sequenti circuit proc european design autom allowingonchipstorageofencodedtestsequencesw conf 1991 pp 214218 also shown averag codeword length 11 dg saab yg saab ja abraham automat test nonoptim comma code nearli equal av vector cultiv sequenti vlsi circuit use genet erag codeword length optim huffman code algorithm ieee tran comput aid design vol 15 pp 12781285 oct 1996 test sequenc satisfi certain proeprti 12 k chakrabarti bt murray j liu zhu test gener satisfi test sequenc typic sequen compress builtin self test proc int test conf tial circuit therefor comma code nearoptim 1997 pp 328337 practic 13 f brglez bryan k kozminski combin profil result show huffman comma encod sequenti benchmark circuit proc int symp circuit system 1989 pp 19291934 ing test sequenc follow runlength encod 14 msb romdhan vk madisetti jw hine quick greatli reduc memori requir test stor turnaround asic design vhdl corebas behavior age small increas test time offset synthesi kluwer academ publish boston 1996 high degre test set compress achiev fur 15 jp hay comput architectur organ 3rd ed thermor test time consider less mcgrawhil new york ny 1998 16 g held data compress techniqu applic pseudorandom method develop effici hardwareandsoftwareconsider johnwiley chichest lowoverhead pattern decod method appli west sussex 1991 test pattern cut also shown 17 jakobssen huffman code bitvector compress overhead reduc use sin inform process letter vol 7 6 pp 304307 oct gle decod test multipl cut chip 1978 18 tm cover ja thoma element inform theori propos techniqu thu offer promis bist john wiley new york ny 1991 methodolog complex nonscan partialscan 19 mansuripur introduct inform theori prentic circuit precomput test set readili hall inc englewood cliff nj 1987 avail 20 v iyengar k chakrabarti effici finitest machin implement huffman decod inform process letter vol 64 6 pp 271275 jan 1998 21 dh green de knuth mathemat analysi r reliabl comput laboratori depart electr comput engin univers illinoi urbanachampaign computeraid design vlsi circuit system verif builtin self test krishnendu chakrabarti receiv b indian institut technolog ph engin duke univers professor electr comput engin boston project embed core test archiv journal refer confer ieee sigma xi activ ieee test technolog technic council tttc murray receiv albion colleg electr engin duke univers michigan technic staff gener motor research develop led project test system comput architectur adjunct lectur univers michigan sinc current project manag depend embed system tool system safeti engin current serv editori board journal electron test theori applic tr ctr chandra k chakrabarti effici test data compress decompress systemonachip use intern scan chain golomb code proceed confer design autom test europ p145149 march 2001 munich germani anshuman chandra krishnendu chakrabarti test data compress test resourc partit systemonachip use frequencydirect runlength fdr code ieee transact comput v52 n8 p10761088 august anshuman chandra krishnendu chakrabarti test resourc partit soc ieee design test v18 n5 p8091 septemb 2001 michael j knieser franci g wolff chri papachrist daniel j weyer david r mcintyr techniqu high ratio lzw compress proceed confer design autom test europ p10116 march 0307 ismet bayraktaroglu alex orailoglu concurr applic compact compress test time data volum reduct scan design ieee transact comput v52 n11 p14801489 novemb touba test data compress use dictionari select entri fixedlength indic acm transact design autom electron system toda v8 n4 p470490 octob anshuman chandra krishnendu chakrabarti analysi test applic time test data compress method base compress code journal electron test theori applic v20 n2 p199212 april 2004