<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443445566298" xml:lang="en-us">
  <title class="- topic/title " id="TitleAArch32InstructionSetAttributeRegister4_EL1">ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1</title>
  <shortdesc class="- topic/shortdesc ">The ID_ISAR4_EL1 provides information about the instruction sets
    implemented by the core in AArch32.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">ID_ISAR4_EL1 is a 32-bit register, and is part of the Identification
        registers functional group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="fig_fhb_yny_nv">
        <title class="- topic/title ">ID_ISAR4_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1443445606345.svg" id="image_xjb_yny_nv" placement="inline">
          <alt class="- topic/alt ">ID_ISAR4_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SWP_frac, [31:28]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for the memory system locking the bus for <codeph class="+ topic/ph pr-d/codeph ">SWP</codeph> or <codeph class="+ topic/ph pr-d/codeph ">SWPB</codeph>
              instructions:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd "><codeph class="+ topic/ph pr-d/codeph ">SWP</codeph> and <codeph class="+ topic/ph pr-d/codeph ">SWPB</codeph> instructions not implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">PSR_M, [27:24]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the implemented M profile instructions to modify the
              PSRs:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">None implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SynchPrim_frac, [23:20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">This field is used with the ID_ISAR3.SynchPrim field to indicate the
              implemented Synchronization Primitive instructions:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <ul class="- topic/ul " id="ul_fmb_yny_nv">
                    <li class="- topic/li ">The <codeph class="+ topic/ph pr-d/codeph ">LDREX</codeph> and <codeph class="+ topic/ph pr-d/codeph ">STREX</codeph> instructions.</li>
                    <li class="- topic/li ">The <codeph class="+ topic/ph pr-d/codeph ">CLREX</codeph>, <codeph class="+ topic/ph pr-d/codeph ">LDREXB</codeph>, <codeph class="+ topic/ph pr-d/codeph ">LDREXH</codeph>,
                        <codeph class="+ topic/ph pr-d/codeph ">STREXB</codeph>, and <codeph class="+ topic/ph pr-d/codeph ">STREXH</codeph> instructions.</li>
                    <li class="- topic/li ">The <codeph class="+ topic/ph pr-d/codeph ">LDREXD</codeph> and <codeph class="+ topic/ph pr-d/codeph ">STREXD</codeph> instructions.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Barrier, [19:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the supported Barrier instructions in the A32 and T32
              instruction sets:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">The <codeph class="+ topic/ph pr-d/codeph ">DMB</codeph>, <codeph class="+ topic/ph pr-d/codeph ">DSB</codeph>, and <codeph class="+ topic/ph pr-d/codeph ">ISB</codeph> barrier
                  instructions.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SMC, [15:12]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the implemented <codeph class="+ topic/ph pr-d/codeph ">SMC</codeph>
              instructions:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "> <codeph class="+ topic/ph pr-d/codeph "> <ph class="- topic/ph " otherprops="g.number.hex">0</ph> </codeph> </dt>
                <dd class="- topic/dd ">None implemented.</dd>
              </dlentry>
            </dl>
            
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">WriteBack, [11:8]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the support for Write-Back addressing modes:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Core supports all the Write-Back addressing modes as defined in
                    <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm>v8â€‘A</keyword></ph>.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">WithShifts, [7:4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the support for instructions with shifts.</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">4</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <ul class="- topic/ul " id="ul_pmb_yny_nv">
                    <li class="- topic/li ">Support for shifts of loads and stores over the range LSL
                      0-3.</li>
                    <li class="- topic/li ">Support for other constant shift options, both on
                      load/store and other instructions.</li>
                    <li class="- topic/li ">Support for register-controlled shift options.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Unpriv, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the implemented unprivileged instructions.</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph " otherprops="g.number.hex">2</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">
                  <ul class="- topic/ul " id="ul_zmb_yny_nv">
                    <li class="- topic/li ">The <codeph class="+ topic/ph pr-d/codeph ">LDRBT</codeph>, <codeph class="+ topic/ph pr-d/codeph ">LDRT</codeph>, <codeph class="+ topic/ph pr-d/codeph ">STRBT</codeph>, and
                        <codeph class="+ topic/ph pr-d/codeph ">STRT</codeph> instructions.</li>
                    <li class="- topic/li ">The <codeph class="+ topic/ph pr-d/codeph ">LDRHT</codeph>, <codeph class="+ topic/ph pr-d/codeph ">LDRSBT</codeph>, <codeph class="+ topic/ph pr-d/codeph ">LDRSHT</codeph>,
                      and <codeph class="+ topic/ph pr-d/codeph ">STRHT</codeph> instructions.</li>
                  </ul>
                </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">In an AArch64-only implementation, this register is <term class="- topic/term " outputclass="archterm">UNKNOWN</term>.</p>
            
            <p class="- topic/p ">Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR5_EL1, and ID_ISAR6_EL1. See:</p>
            <ul class="- topic/ul " id="ul_v35_vqt_2v">
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443437809604.xml" keyref="IdIsar0El1Aarch32InstructionSetAttributeRegister0El1" type="reference">ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1<desc class="- topic/desc ">The ID_ISAR0_EL1 provides information about the instruction sets implemented by the core in 		AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443437895509.xml" keyref="IdIsar1El1Aarch32InstructionSetAttributeRegister1El1" type="reference">ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1<desc class="- topic/desc ">The ID_ISAR1_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445407754.xml" keyref="IdIsar2El1Aarch32InstructionSetAttributeRegister2El1" type="reference">ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1<desc class="- topic/desc ">The ID_ISAR2_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445482819.xml" keyref="IdIsar3El1Aarch32InstructionSetAttributeRegister3El1" type="reference">ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1<desc class="- topic/desc ">The ID_ISAR3_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="lau1443445664210.xml" keyref="IdIsar5El1Aarch32InstructionSetAttributeRegister5El1" type="reference">ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1<desc class="- topic/desc ">The ID_ISAR5_EL1 provides information about the instruction sets that     the core implements.</desc></xref>.</li>
              <li class="- topic/li "><xref class="- topic/xref " href="nwd1493817464437.xml" keyref="IdIsar6El1Aarch32InstructionSetAttributeRegister6El1" type="reference">ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1<desc class="- topic/desc ">The ID_ISAR6_EL1 provides information about the instruction sets that     the core implements.</desc></xref>.</li>
            </ul>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details that are not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
    
  </refbody>
</reference>