# UVM and Design Verification Method

## UVM basic concept
![image](https://user-images.githubusercontent.com/52019188/169725830-8f2963bc-aebd-45cf-878d-09a5b47b37f2.png)

Each UVM testbench is interface specific.
uvm_sequence_item/transaction is a uvm_object that contains the data to implement the protocol and communicate with the DUT.
one agent per DUT connection.
agent may reuse sequencer to generate different transactions.

## UVM Advanced

## UVM reference implementation


