// Seed: 3791606712
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd9,
    parameter id_7 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  output wire _id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_1;
  assign id_5[id_6] = 1'd0 & !id_6.id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
