<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='54' type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;'/>
<offset>1344</offset>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1030' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1047' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1342' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='181' u='m' c='_ZN4llvm16IntervalPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='189' u='m' c='_ZN4llvm14RegionPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='338' u='m' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='339' u='a' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='362' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='742' u='a' c='_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='476' c='_ZN4llvm15SIScheduleDAGMI10getOutRegsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='328' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='358' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
