Oh no...

Cycle: 30
MARS instruction number: 31	Instruction: addi $31,$31,-1
Expected:	Register Write to Reg: 0x1F Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x1F Val: 0xFFFFFFFE
Incorrect write

Cycle: 31
MARS instruction number: 32	Instruction: srl $1,$1,8
Expected:	Register Write to Reg: 0x01 Val: 0x00FFFFFF
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 32
MARS instruction number: 33	Instruction: srl $1,$1,16
Expected:	Register Write to Reg: 0x01 Val: 0x000000FF
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


