NDContentPage.OnToolTipsLoaded({99:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype99\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RX_DATA_REG = <span class=\"SHNumber\">8\'h0</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for RX DATA OUTPUT</div></div>",100:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype100\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> TX_DATA_REG = <span class=\"SHNumber\">8\'h4</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to write the TX DATA INPUT.</div></div>",101:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype101\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> STATUS_REG = <span class=\"SHNumber\">8\'h8</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to read the status bits.</div></div>",110:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype110\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CONTROL_REG = <span class=\"SHNumber\">8\'hC</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the control bits.</div></div>",119:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype119\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RESERVED = <span class=\"SHNumber\">8\'h10</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset that is not used.</div></div>",120:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype120\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SLAVE_SELECT_REG = <span class=\"SHNumber\">8\'h14</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the slave select value</div></div>",121:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype121\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> EOP_VALUE_REG = <span class=\"SHNumber\">8\'h18</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the end of packet match value</div></div>",122:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype122\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CONTROL_EXT_REG = <span class=\"SHNumber\">8\'h1C</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for control register extensions</div></div>",126:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype126\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SPEED_EXT_REG = <span class=\"SHNumber\">8\'h20</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for speed control reg extension</div></div>"});