[2021-09-09 10:04:00,237]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 10:04:00,237]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:04:00,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; ".

Peak memory: 14438400 bytes

[2021-09-09 10:04:00,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:04:00,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 10:04:00,937]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 10:04:00,937]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:04:00,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :127
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :127
score:100
	Report mapping result:
		klut_size()     :198
		klut.num_gates():130
		max delay       :5
		max area        :127
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :91
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 8318976 bytes

[2021-09-09 10:04:00,985]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-09 12:04:20,285]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 12:04:20,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:04:20,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; ".

Peak memory: 14544896 bytes

[2021-09-09 12:04:20,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:04:20,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34533376 bytes

[2021-09-09 12:04:20,984]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 12:04:20,984]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:04:23,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :127
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :144
score:100
	Report mapping result:
		klut_size()     :198
		klut.num_gates():130
		max delay       :5
		max area        :127
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :91
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16252928 bytes

[2021-09-09 12:04:23,013]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-09 13:34:17,802]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 13:34:17,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:34:18,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; ".

Peak memory: 14508032 bytes

[2021-09-09 13:34:18,265]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:34:18,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34983936 bytes

[2021-09-09 13:34:18,395]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 13:34:18,396]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:34:20,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :127
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :144
score:100
	Report mapping result:
		klut_size()     :198
		klut.num_gates():130
		max delay       :5
		max area        :127
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :91
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16359424 bytes

[2021-09-09 13:34:20,270]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-09 15:08:33,636]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 15:08:33,637]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:33,637]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:33,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34652160 bytes

[2021-09-09 15:08:33,784]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 15:08:33,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:35,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16195584 bytes

[2021-09-09 15:08:35,834]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-09 15:37:37,973]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 15:37:37,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:37,974]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:38,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34758656 bytes

[2021-09-09 15:37:38,120]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 15:37:38,120]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:40,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16199680 bytes

[2021-09-09 15:37:40,172]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-09 16:15:41,503]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 16:15:41,503]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:41,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:41,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 16:15:41,642]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 16:15:41,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:43,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16027648 bytes

[2021-09-09 16:15:43,702]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-09 16:50:25,378]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 16:50:25,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:25,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:25,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34844672 bytes

[2021-09-09 16:50:25,554]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 16:50:25,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:27,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16220160 bytes

[2021-09-09 16:50:27,609]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-09 17:26:45,927]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-09 17:26:45,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:45,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:46,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34652160 bytes

[2021-09-09 17:26:46,105]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-09 17:26:46,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:48,166]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16277504 bytes

[2021-09-09 17:26:48,166]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-13 23:31:32,093]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-13 23:31:32,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:32,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:32,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34385920 bytes

[2021-09-13 23:31:32,274]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-13 23:31:32,274]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:34,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :145
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 13631488 bytes

[2021-09-13 23:31:34,085]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-13 23:42:36,889]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-13 23:42:36,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:36,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:37,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34238464 bytes

[2021-09-13 23:42:37,071]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-13 23:42:37,071]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:37,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 7872512 bytes

[2021-09-13 23:42:37,119]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-14 09:01:24,156]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-14 09:01:24,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:24,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:24,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34377728 bytes

[2021-09-14 09:01:24,310]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-14 09:01:24,310]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:26,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 16216064 bytes

[2021-09-14 09:01:26,130]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-14 09:21:35,391]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-14 09:21:35,392]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:35,392]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:35,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34365440 bytes

[2021-09-14 09:21:35,526]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-14 09:21:35,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:35,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 8323072 bytes

[2021-09-14 09:21:35,567]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-15 15:34:40,435]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-15 15:34:40,436]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:40,436]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:40,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34103296 bytes

[2021-09-15 15:34:40,550]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-15 15:34:40,551]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:42,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 15282176 bytes

[2021-09-15 15:34:42,245]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-15 15:54:55,567]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-15 15:54:55,567]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:55,567]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:55,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34160640 bytes

[2021-09-15 15:54:55,686]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-15 15:54:55,687]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:55,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 7725056 bytes

[2021-09-15 15:54:55,722]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-18 14:05:09,782]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-18 14:05:09,783]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:09,783]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:09,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-09-18 14:05:09,950]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-18 14:05:09,950]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:11,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 13205504 bytes

[2021-09-18 14:05:11,589]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-18 16:29:43,992]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-18 16:29:43,993]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:43,993]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:44,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34406400 bytes

[2021-09-18 16:29:44,161]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-18 16:29:44,161]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:45,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-09-18 16:29:45,881]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-22 08:59:38,449]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-22 08:59:38,449]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:38,450]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:38,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-09-22 08:59:38,619]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-22 08:59:38,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:39,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :6
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11964416 bytes

[2021-09-22 08:59:39,453]mapper_test.py:220:[INFO]: area: 132 level: 6
[2021-09-22 11:28:23,775]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-22 11:28:23,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:23,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:23,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34254848 bytes

[2021-09-22 11:28:23,948]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-22 11:28:23,949]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:25,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-22 11:28:25,588]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-23 16:47:29,129]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-23 16:47:29,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:29,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:29,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34131968 bytes

[2021-09-23 16:47:29,249]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-23 16:47:29,249]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:30,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-23 16:47:30,890]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-23 17:10:27,029]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-23 17:10:27,029]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:27,029]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:27,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34254848 bytes

[2021-09-23 17:10:27,202]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-23 17:10:27,202]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:28,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-23 17:10:28,945]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-23 18:12:03,292]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-23 18:12:03,292]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:03,292]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:03,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34291712 bytes

[2021-09-23 18:12:03,409]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-23 18:12:03,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:05,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12513280 bytes

[2021-09-23 18:12:05,058]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-27 16:39:11,141]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-27 16:39:11,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:11,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:11,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34603008 bytes

[2021-09-27 16:39:11,318]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-27 16:39:11,318]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:12,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12828672 bytes

[2021-09-27 16:39:12,967]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-27 17:45:54,885]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-27 17:45:54,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:54,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:55,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-09-27 17:45:55,055]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-27 17:45:55,056]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:56,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
balancing!
	current map manager:
		current min nodes:325
		current min depth:10
rewriting!
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12763136 bytes

[2021-09-27 17:45:56,697]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-28 02:12:08,224]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-28 02:12:08,224]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:08,224]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:08,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34394112 bytes

[2021-09-28 02:12:08,345]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-28 02:12:08,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:10,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12869632 bytes

[2021-09-28 02:12:10,086]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-28 16:51:31,699]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-28 16:51:31,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:31,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:31,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 33992704 bytes

[2021-09-28 16:51:31,820]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-28 16:51:31,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:33,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-09-28 16:51:33,512]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-09-28 17:30:34,172]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-09-28 17:30:34,172]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:34,173]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:34,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34496512 bytes

[2021-09-28 17:30:34,295]mapper_test.py:156:[INFO]: area: 118 level: 5
[2021-09-28 17:30:34,295]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:35,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12828672 bytes

[2021-09-28 17:30:35,932]mapper_test.py:220:[INFO]: area: 132 level: 5
[2021-10-09 10:42:55,960]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-09 10:42:55,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:55,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:56,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34627584 bytes

[2021-10-09 10:42:56,081]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-09 10:42:56,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:56,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 7757824 bytes

[2021-10-09 10:42:56,158]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-09 11:25:28,493]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-09 11:25:28,493]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:28,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:28,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34414592 bytes

[2021-10-09 11:25:28,664]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-09 11:25:28,664]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:28,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 7815168 bytes

[2021-10-09 11:25:28,747]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-09 16:33:34,644]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-09 16:33:34,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:34,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:34,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34209792 bytes

[2021-10-09 16:33:34,761]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-09 16:33:34,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:35,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-09 16:33:35,645]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-09 16:50:38,107]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-09 16:50:38,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:38,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:38,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34373632 bytes

[2021-10-09 16:50:38,232]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-09 16:50:38,232]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:39,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-09 16:50:39,058]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-12 11:01:56,712]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-12 11:01:56,712]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:56,713]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:56,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34295808 bytes

[2021-10-12 11:01:56,838]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-12 11:01:56,838]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:58,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12079104 bytes

[2021-10-12 11:01:58,646]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-12 11:19:45,284]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-12 11:19:45,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:45,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:45,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34324480 bytes

[2021-10-12 11:19:45,406]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-12 11:19:45,406]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:45,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 7430144 bytes

[2021-10-12 11:19:45,489]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-12 13:37:25,434]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-12 13:37:25,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:25,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:25,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34459648 bytes

[2021-10-12 13:37:25,590]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-12 13:37:25,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:27,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-10-12 13:37:27,352]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-12 15:08:04,374]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-12 15:08:04,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:04,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:04,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-10-12 15:08:04,500]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-12 15:08:04,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:06,226]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11595776 bytes

[2021-10-12 15:08:06,226]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-12 18:53:02,486]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-12 18:53:02,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:02,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:02,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-10-12 18:53:02,611]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-12 18:53:02,611]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:04,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-10-12 18:53:04,385]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-18 11:46:34,290]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-18 11:46:34,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:34,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:34,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-10-18 11:46:34,412]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-18 11:46:34,412]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:36,132]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11804672 bytes

[2021-10-18 11:46:36,133]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-18 12:04:27,125]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-18 12:04:27,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:27,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:27,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-10-18 12:04:27,291]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-18 12:04:27,291]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:27,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6529024 bytes

[2021-10-18 12:04:27,328]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-19 14:12:23,259]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-19 14:12:23,259]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:23,260]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:23,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34258944 bytes

[2021-10-19 14:12:23,386]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-19 14:12:23,386]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:23,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6393856 bytes

[2021-10-19 14:12:23,415]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-22 13:34:48,244]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-22 13:34:48,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:48,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:48,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34291712 bytes

[2021-10-22 13:34:48,365]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-22 13:34:48,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:48,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 9605120 bytes

[2021-10-22 13:34:48,453]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-22 13:55:41,043]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-22 13:55:41,044]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:41,044]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:41,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34160640 bytes

[2021-10-22 13:55:41,170]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-22 13:55:41,171]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:41,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 9457664 bytes

[2021-10-22 13:55:41,258]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-22 14:02:44,363]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-22 14:02:44,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:44,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:44,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34226176 bytes

[2021-10-22 14:02:44,536]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-22 14:02:44,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:44,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6451200 bytes

[2021-10-22 14:02:44,572]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-22 14:06:05,354]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-22 14:06:05,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:05,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:05,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34246656 bytes

[2021-10-22 14:06:05,480]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-22 14:06:05,481]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:05,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6664192 bytes

[2021-10-22 14:06:05,510]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-23 13:35:59,772]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-23 13:35:59,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:59,773]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:59,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34234368 bytes

[2021-10-23 13:35:59,894]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-23 13:35:59,895]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:01,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :174
score:100
	Report mapping result:
		klut_size()     :245
		klut.num_gates():177
		max delay       :5
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :65
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-10-23 13:36:01,635]mapper_test.py:224:[INFO]: area: 177 level: 5
[2021-10-24 17:47:40,993]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-24 17:47:40,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:40,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:41,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34385920 bytes

[2021-10-24 17:47:41,155]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-24 17:47:41,156]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:42,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :174
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-24 17:47:42,924]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-24 18:08:06,014]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-24 18:08:06,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:06,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:06,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34369536 bytes

[2021-10-24 18:08:06,135]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-24 18:08:06,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:07,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
	current map manager:
		current min nodes:325
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :146
score:100
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-24 18:08:07,842]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-26 10:25:58,768]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-26 10:25:58,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:58,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:58,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 10:25:58,895]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-26 10:25:58,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:58,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	current map manager:
		current min nodes:325
		current min depth:11
	Report mapping result:
		klut_size()     :209
		klut.num_gates():141
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6430720 bytes

[2021-10-26 10:25:58,945]mapper_test.py:224:[INFO]: area: 141 level: 5
[2021-10-26 11:06:01,690]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-26 11:06:01,690]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:01,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:01,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-10-26 11:06:01,852]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-26 11:06:01,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:03,589]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :209
		klut.num_gates():141
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-10-26 11:06:03,590]mapper_test.py:224:[INFO]: area: 141 level: 5
[2021-10-26 11:26:39,689]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-26 11:26:39,689]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:39,690]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:39,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34144256 bytes

[2021-10-26 11:26:39,866]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-26 11:26:39,866]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:41,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :237
		klut.num_gates():169
		max delay       :5
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-10-26 11:26:41,581]mapper_test.py:224:[INFO]: area: 169 level: 5
[2021-10-26 12:24:45,635]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-26 12:24:45,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:45,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:45,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34082816 bytes

[2021-10-26 12:24:45,757]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-26 12:24:45,757]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:47,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-10-26 12:24:47,535]mapper_test.py:224:[INFO]: area: 132 level: 5
[2021-10-26 14:13:26,331]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-26 14:13:26,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:26,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:26,458]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34320384 bytes

[2021-10-26 14:13:26,461]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-26 14:13:26,461]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:26,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :209
		klut.num_gates():141
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6295552 bytes

[2021-10-26 14:13:26,493]mapper_test.py:224:[INFO]: area: 141 level: 5
[2021-10-29 16:10:31,490]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-10-29 16:10:31,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:31,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:31,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34242560 bytes

[2021-10-29 16:10:31,610]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-10-29 16:10:31,611]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:31,641]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :262
		klut.num_gates():194
		max delay       :5
		max area        :191
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :67
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-10-29 16:10:31,642]mapper_test.py:224:[INFO]: area: 194 level: 5
[2021-11-03 09:52:26,423]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-03 09:52:26,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:26,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:26,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34234368 bytes

[2021-11-03 09:52:26,595]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-03 09:52:26,595]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:26,645]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :262
		klut.num_gates():194
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :67
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig_output.v
	Peak memory: 6868992 bytes

[2021-11-03 09:52:26,645]mapper_test.py:226:[INFO]: area: 194 level: 5
[2021-11-03 10:04:37,609]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-03 10:04:37,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:37,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:37,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-11-03 10:04:37,729]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-03 10:04:37,730]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:37,770]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :262
		klut.num_gates():194
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig_output.v
	Peak memory: 6987776 bytes

[2021-11-03 10:04:37,771]mapper_test.py:226:[INFO]: area: 194 level: 5
[2021-11-03 13:44:37,635]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-03 13:44:37,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:37,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:37,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34271232 bytes

[2021-11-03 13:44:37,760]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-03 13:44:37,760]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:37,803]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :262
		klut.num_gates():194
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig_output.v
	Peak memory: 6864896 bytes

[2021-11-03 13:44:37,803]mapper_test.py:226:[INFO]: area: 194 level: 5
[2021-11-03 13:50:52,743]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-03 13:50:52,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:52,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:52,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:50:52,917]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-03 13:50:52,918]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:52,965]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :262
		klut.num_gates():194
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig_output.v
	Peak memory: 6864896 bytes

[2021-11-03 13:50:52,966]mapper_test.py:226:[INFO]: area: 194 level: 5
[2021-11-04 15:57:50,344]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-04 15:57:50,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:50,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:50,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34234368 bytes

[2021-11-04 15:57:50,468]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-04 15:57:50,469]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:50,512]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :211
		klut.num_gates():143
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :65
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig_output.v
	Peak memory: 6832128 bytes

[2021-11-04 15:57:50,512]mapper_test.py:226:[INFO]: area: 143 level: 5
[2021-11-16 12:28:37,187]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-16 12:28:37,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:37,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:37,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34459648 bytes

[2021-11-16 12:28:37,311]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-16 12:28:37,311]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:37,342]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.005481 secs
	Report mapping result:
		klut_size()     :211
		klut.num_gates():143
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6311936 bytes

[2021-11-16 12:28:37,343]mapper_test.py:228:[INFO]: area: 143 level: 5
[2021-11-16 14:17:35,067]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-16 14:17:35,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:35,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:35,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34177024 bytes

[2021-11-16 14:17:35,194]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-16 14:17:35,194]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:35,232]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004687 secs
	Report mapping result:
		klut_size()     :211
		klut.num_gates():143
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-16 14:17:35,233]mapper_test.py:228:[INFO]: area: 143 level: 5
[2021-11-16 14:23:56,183]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-16 14:23:56,183]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:56,184]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:56,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34197504 bytes

[2021-11-16 14:23:56,306]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-16 14:23:56,307]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:56,345]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004879 secs
	Report mapping result:
		klut_size()     :211
		klut.num_gates():143
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6426624 bytes

[2021-11-16 14:23:56,345]mapper_test.py:228:[INFO]: area: 143 level: 5
[2021-11-17 16:36:34,056]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-17 16:36:34,057]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:34,057]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:34,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34082816 bytes

[2021-11-17 16:36:34,223]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-17 16:36:34,223]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:34,260]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004781 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6479872 bytes

[2021-11-17 16:36:34,261]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-18 10:19:11,520]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-18 10:19:11,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:11,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:11,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-11-18 10:19:11,678]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-18 10:19:11,678]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:11,723]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.009951 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :132
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6942720 bytes

[2021-11-18 10:19:11,723]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-23 16:12:01,997]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-23 16:12:01,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:01,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:02,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34263040 bytes

[2021-11-23 16:12:02,128]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-23 16:12:02,128]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:02,164]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.009728 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :132
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 7061504 bytes

[2021-11-23 16:12:02,165]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-23 16:43:00,828]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-23 16:43:00,828]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:00,828]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:00,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34316288 bytes

[2021-11-23 16:43:00,956]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-23 16:43:00,957]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:01,010]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.014795 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :132
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6893568 bytes

[2021-11-23 16:43:01,011]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 11:39:12,678]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 11:39:12,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:12,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:12,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34340864 bytes

[2021-11-24 11:39:12,800]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 11:39:12,800]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:12,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.00041 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6332416 bytes

[2021-11-24 11:39:12,841]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 12:02:26,589]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 12:02:26,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:26,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:26,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 12:02:26,713]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 12:02:26,714]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:26,739]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.00026 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6385664 bytes

[2021-11-24 12:02:26,740]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 12:06:13,538]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 12:06:13,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:13,539]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:13,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 12:06:13,665]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 12:06:13,665]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:13,694]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004826 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6451200 bytes

[2021-11-24 12:06:13,694]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 12:11:49,011]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 12:11:49,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:49,011]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:49,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34512896 bytes

[2021-11-24 12:11:49,139]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 12:11:49,140]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:49,178]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00225 secs
	Report mapping result:
		klut_size()     :175
		klut.num_gates():107
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6283264 bytes

[2021-11-24 12:11:49,179]mapper_test.py:228:[INFO]: area: 107 level: 8
[2021-11-24 12:58:12,228]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 12:58:12,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:12,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:12,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34295808 bytes

[2021-11-24 12:58:12,353]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 12:58:12,354]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:12,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004796 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 6447104 bytes

[2021-11-24 12:58:12,383]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 13:13:03,231]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 13:13:03,231]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:03,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:03,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 13:13:03,385]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 13:13:03,385]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:05,159]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.004702 secs
Mapping time: 0.005669 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 11689984 bytes

[2021-11-24 13:13:05,160]mapper_test.py:228:[INFO]: area: 132 level: 5
[2021-11-24 13:35:53,730]mapper_test.py:79:[INFO]: run case "s838_1_comb"
[2021-11-24 13:35:53,731]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:53,731]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:53,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     258.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     129.0.  Edge =      403.  Cut =     1183.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      402.  Cut =     1180.  T =     0.00 sec
P:  Del =    5.00.  Ar =     119.0.  Edge =      392.  Cut =     1180.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      389.  Cut =     1180.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      386.  Cut =      853.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      366.  Cut =      811.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      811.  T =     0.00 sec
A:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
E:  Del =    5.00.  Ar =     115.0.  Edge =      365.  Cut =      802.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 3 gates to decouple the CO drivers.
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 13:35:53,853]mapper_test.py:160:[INFO]: area: 118 level: 5
[2021-11-24 13:35:53,853]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:55,569]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
Mapping time: 0.000249 secs
Mapping time: 0.000279 secs
	Report mapping result:
		klut_size()     :200
		klut.num_gates():132
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v
	Peak memory: 11644928 bytes

[2021-11-24 13:35:55,569]mapper_test.py:228:[INFO]: area: 132 level: 5
