
# Counter and Detector Circuit Project

This repository contains Verilog modules, testbenches, and Quartus project files for implementing and testing counters, detectors, and associated circuits.

## Project Overview

The project implements a system combining counters, detectors, and control circuits to perform specific sequential tasks. The design is modular and tested using simulation tools.

### Objectives:
- Design modular counters and detection circuits.
- Integrate counters and detectors in a single design.
- Validate the functionality of the integrated system.

## Contents

### Verilog Source Files
- **`detector.v`**: Detector module.
- **`downcounter.v`**: Down counter module.
- **`endetector.v`**: End detector module.
- **`postcontroller.v`**: Post-controller module.
- **`postdetector.v`**: Post-detector module.
- **`postendetector.v`**: Post-end detector module.
- **`shifter.v`**: Shifter module.
- **`upcounter.v`**: Up counter module.
- **`controller.v`**: Main controller module.

### Testbenches
- **`counterTB.v`**: Testbench for counter modules.
- **`detectorTB.v`**: Testbench for detector modules.
- **`downcounterTB.v`**: Testbench for down counter modules.
- **`endetectorTB.v`**: Testbench for end detector modules.
- **`finalcircuitTB.v`**: Testbench for the final integrated circuit.

### Documentation
- **`Computer Assignment 5 Paaeez 1402.pdf`**: Assignment description and requirements.

