# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:22 on Sep 29,2025
# vlog -reportprogress 300 fa_genvar_tb.v 
# -- Compiling module fa
# -- Compiling module fa_multi_bit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:18:22 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 11:18:22 on Sep 29,2025
# Loading work.top
# Loading work.fa_multi_bit
# Loading work.fa
# --------------------------------------------------------------------
# --------------> Implementation of 8_Bit Full Adder <--------------
# --------------------------------------------------------------------
# a:- 00110101  b:- 00100100 ci:- 0  || Sum:- 01011001  Carry:- 0
# a:- 01011110  b:- 10000001 ci:- 0  || Sum:- 11011111  Carry:- 0
# a:- 11010110  b:- 00001001 ci:- 0  || Sum:- 11011111  Carry:- 0
# a:- 01010110  b:- 01100011 ci:- 0  || Sum:- 10111001  Carry:- 0
# a:- 01111011  b:- 00001101 ci:- 0  || Sum:- 10001000  Carry:- 0
# a:- 10011001  b:- 10001101 ci:- 0  || Sum:- 00100110  Carry:- 1
# a:- 10000100  b:- 01100101 ci:- 0  || Sum:- 11101001  Carry:- 0
# a:- 01010010  b:- 00010010 ci:- 0  || Sum:- 01100100  Carry:- 0
# a:- 11100011  b:- 00000001 ci:- 0  || Sum:- 11100100  Carry:- 0
# a:- 11001101  b:- 00001101 ci:- 0  || Sum:- 11011010  Carry:- 0
# --------------------------------------------------------------------
# End time: 11:23:04 on Sep 29,2025, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
