Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: detektionssytem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "detektionssytem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "detektionssytem"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : detektionssytem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../../../../../../../DesignLab-1.0.8/libraries/Benchy" "../../../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner" "../../../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks" "../../../../../../../../../../DesignLab-1.0.8/libraries/Clocks" "../../../../../../../../../../DesignLab-1.0.8/libraries/Gameduino" "../../../../../../../../../../DesignLab-1.0.8/libraries/HQVGA" "../../../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware" "../../../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix" "../../../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library" "../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino" "../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum" "../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2" "../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendStart.vhd" into library work
Parsing entity <I2C_sendStart>.
Parsing architecture <Behavioral> of entity <i2c_sendstart>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendRestart.vhd" into library work
Parsing entity <I2C_sendRestart>.
Parsing architecture <Behavioral> of entity <i2c_sendrestart>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_SendOneByte.vhd" into library work
Parsing entity <I2C_SendOneByte>.
Parsing architecture <Behavioral> of entity <i2c_sendonebyte>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendNotAckStop.vhd" into library work
Parsing entity <I2C_sendNotAckStop>.
Parsing architecture <Behavioral> of entity <i2c_sendnotackstop>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendAcknowledge.vhd" into library work
Parsing entity <I2C_sendAcknowledge>.
Parsing architecture <Behavioral> of entity <i2c_sendacknowledge>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_recieveAcknowledge.vhd" into library work
Parsing entity <I2C_recieveAcknowledge>.
Parsing architecture <Behavioral> of entity <i2c_recieveacknowledge>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C-recieveByte.vhd" into library work
Parsing entity <I2C_recieveByte>.
Parsing architecture <Behavioral> of entity <i2c_recievebyte>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\distancecalculator.vhd" into library work
Parsing entity <distancecalculator>.
Parsing architecture <Behavioral> of entity <distancecalculator>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\kontrolModul3.vhd" into library work
Parsing entity <kontrolModul3>.
Parsing architecture <Behavioral> of entity <kontrolmodul3>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd" into library work
Parsing entity <I2CV2>.
Parsing architecture <Behavioral> of entity <i2cv2>.
Parsing VHDL file "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\detektionssytem.vhd" into library work
Parsing entity <detektionssytem>.
Parsing architecture <Behavioral> of entity <detektionssytem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <detektionssytem> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2CV2> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_sendStart> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_sendRestart> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_SendOneByte> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_SendOneByte.vhd" Line 82. Case statement is complete. others clause is never selected

Elaborating entity <I2C_recieveAcknowledge> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_recieveByte> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C-recieveByte.vhd" Line 74. Case statement is complete. others clause is never selected

Elaborating entity <I2C_sendAcknowledge> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_sendNotAckStop> (architecture <Behavioral>) from library <work>.

Elaborating entity <kontrolModul3> (architecture <Behavioral>) from library <work>.

Elaborating entity <distancecalculator> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <detektionssytem>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\detektionssytem.vhd".
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\detektionssytem.vhd" line 80: Output port <ready> of the instance <I2C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\detektionssytem.vhd" line 90: Output port <brakeLength_out> of the instance <kontrolModul> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\detektionssytem.vhd" line 90: Output port <initiateBraking_out> of the instance <kontrolModul> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <detektionssytem> synthesized.

Synthesizing Unit <I2CV2>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd".
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd" line 287: Output port <clkstep_out> of the instance <recieveByte0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd" line 287: Output port <bitCounter_out> of the instance <recieveByte0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd" line 316: Output port <clkstep_out> of the instance <recieveByte1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2CV2.vhd" line 316: Output port <bitCounter_out> of the instance <recieveByte1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <isTriggered>.
    Found 1-bit register for signal <triggerGoneFromHighToLow>.
    Found 1-bit register for signal <resetBuffer>.
    Found 1-bit register for signal <error_out>.
    Found 16-bit register for signal <dataOut>.
    Found 6-bit register for signal <slowDownClock>.
    Found 1-bit register for signal <bufClock>.
    Found 12-bit register for signal <statusCounter>.
    Found 6-bit adder for signal <slowDownClock[5]_GND_5_o_add_12_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <SDA> created at line 420
    Found 6-bit comparator greater for signal <slowDownClock[5]_PWR_5_o_LessThan_12_o> created at line 380
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <I2CV2> synthesized.

Synthesizing Unit <I2C_sendStart>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendStart.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <I2C_sendStart> synthesized.

Synthesizing Unit <I2C_sendRestart>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendRestart.vhd".
    Found 2-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Found 2-bit adder for signal <clkCount[1]_GND_7_o_add_0_OUT> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <I2C_sendRestart> synthesized.

Synthesizing Unit <I2C_SendOneByte>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_SendOneByte.vhd".
    Found 3-bit register for signal <bitCount>.
    Found 1-bit register for signal <enableSDA>.
    Found 2-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Found finite state machine <FSM_0> for signal <clkCount>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in (falling_edge)                          |
    | Reset              | _n0069 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_1_OUT<2:0>> created at line 66.
    Found 1-bit 8-to-1 multiplexer for signal <bitCount[2]_byte_in[7]_Mux_15_o> created at line 99.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_SendOneByte> synthesized.

Synthesizing Unit <I2C_recieveAcknowledge>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_recieveAcknowledge.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <isListening>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuffer>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <I2C_recieveAcknowledge> synthesized.

Synthesizing Unit <I2C_recieveByte>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C-recieveByte.vhd".
    Found 8-bit register for signal <dataBuffer>.
    Found 3-bit register for signal <bitCounter>.
    Found 1-bit register for signal <doneOutBuf>.
    Found 1-bit register for signal <SCL>.
    Found 2-bit register for signal <clkStep>.
    Found 1-bit register for signal <triggerBuf>.
    Found finite state machine <FSM_1> for signal <clkStep>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_18_o_GND_18_o_sub_2_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_recieveByte> synthesized.

Synthesizing Unit <I2C_sendAcknowledge>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendAcknowledge.vhd".
    Found 1-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <I2C_sendAcknowledge> synthesized.

Synthesizing Unit <I2C_sendNotAckStop>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\I2C_sendNotAckStop.vhd".
    Found 1-bit register for signal <SDA>.
    Found 1-bit register for signal <SCL>.
    Found 1-bit register for signal <doneOutBuffer>.
    Found 3-bit register for signal <stateCounter>.
    Found 1-bit register for signal <triggerBuf>.
    Found 3-bit adder for signal <stateCounter[2]_GND_21_o_add_3_OUT> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <I2C_sendNotAckStop> synthesized.

Synthesizing Unit <kontrolModul3>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\kontrolModul3.vhd".
    Found 1-bit register for signal <triggerBuf>.
    Found 1-bit register for signal <brakeOff>.
    Found 16-bit register for signal <clkCount>.
    Found 16-bit adder for signal <clkCount[15]_GND_23_o_add_2_OUT> created at line 1241.
    Found 16-bit comparator greater for signal <clkCount[15]_PWR_15_o_LessThan_2_o> created at line 55
    Found 10-bit comparator lessequal for signal <n0009> created at line 67
    Found 10-bit comparator lessequal for signal <n0014> created at line 70
    Found 8-bit comparator lessequal for signal <n0020> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <kontrolModul3> synthesized.

Synthesizing Unit <distancecalculator>.
    Related source file is "C:\Users\bosto\Documents\EIT\P4\Projekt\Detektionssystem\detektionssytemBlok\circuit\distancecalculator.vhd".
    Found 11-bit adder for signal <n0046> created at line 91.
    Found 11-bit adder for signal <breakdistance> created at line 1241.
    Found 11-bit adder for signal <n0051> created at line 102.
    Found 11-bit adder for signal <totaldistance_fix> created at line 1241.
    Found 8x18-bit multiplier for signal <equation1> created at line 76.
    Found 18x18-bit multiplier for signal <equation2> created at line 81.
    Found 18x18-bit multiplier for signal <equation3> created at line 86.
    Found 18x18-bit multiplier for signal <engineSwitchDist> created at line 90.
    Found 18x18-bit multiplier for signal <equation4> created at line 97.
    Summary:
	inferred   5 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
Unit <distancecalculator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 18x18-bit multiplier                                  : 4
 18x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 13
 11-bit adder                                          : 4
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 6-bit adder                                           : 1
# Registers                                            : 62
 1-bit register                                        : 49
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 6
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 5
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 6-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 5
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <I2CV2>.
The following registers are absorbed into counter <slowDownClock>: 1 register on signal <slowDownClock>.
Unit <I2CV2> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_SendOneByte>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <I2C_SendOneByte> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_recieveByte>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <I2C_recieveByte> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_sendNotAckStop>.
The following registers are absorbed into counter <stateCounter>: 1 register on signal <stateCounter>.
Unit <I2C_sendNotAckStop> synthesized (advanced).

Synthesizing (advanced) Unit <kontrolModul3>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <kontrolModul3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 18x14-bit multiplier                                  : 1
 18x18-bit multiplier                                  : 2
 18x8-bit multiplier                                   : 1
 18x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 4
 2-bit adder                                           : 1
# Counters                                             : 8
 16-bit up counter                                     : 1
 3-bit down counter                                    : 5
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 95
 Flip-Flops                                            : 95
# Comparators                                          : 5
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 6-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 5
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/sendByte0/FSM_0> on signal <clkCount[1:2]> with user encoding.
Optimizing FSM <I2C/sendByte1/FSM_0> on signal <clkCount[1:2]> with user encoding.
Optimizing FSM <I2C/sendByte2/FSM_0> on signal <clkCount[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/recieveByte0/FSM_1> on signal <clkStep[1:2]> with user encoding.
Optimizing FSM <I2C/recieveByte1/FSM_1> on signal <clkStep[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <detektionssytem> ...

Optimizing unit <kontrolModul3> ...

Optimizing unit <distancecalculator> ...

Optimizing unit <I2C_sendStart> ...

Optimizing unit <I2C_sendRestart> ...

Optimizing unit <I2C_SendOneByte> ...

Optimizing unit <I2C_recieveAcknowledge> ...

Optimizing unit <I2C_recieveByte> ...

Optimizing unit <I2C_sendAcknowledge> ...

Optimizing unit <I2C_sendNotAckStop> ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <I2C/sendByte1/enableSDA> is unconnected in block <detektionssytem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block detektionssytem, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : detektionssytem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 580
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 29
#      LUT2                        : 83
#      LUT3                        : 57
#      LUT4                        : 67
#      LUT5                        : 61
#      LUT6                        : 83
#      MUXCY                       : 105
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 144
#      FD                          : 19
#      FD_1                        : 1
#      FDE                         : 21
#      FDE_1                       : 2
#      FDR                         : 41
#      FDR_1                       : 13
#      FDRE                        : 35
#      FDRE_1                      : 5
#      FDS                         : 1
#      FDSE                        : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 8
#      IOBUF                       : 1
#      OBUF                        : 19
# DSPs                             : 5
#      DSP48A1                     : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             144  out of  11440     1%  
 Number of Slice LUTs:                  396  out of   5720     6%  
    Number used as Logic:               396  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    398
   Number with an unused Flip Flop:     254  out of    398    63%  
   Number with an unused LUT:             2  out of    398     0%  
   Number of fully used LUT-FF pairs:   142  out of    398    35%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
I2C/bufClock                       | BUFG                   | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.610ns (Maximum Frequency: 104.058MHz)
   Minimum input arrival time before clock: 33.562ns
   Maximum output required time after clock: 8.512ns
   Maximum combinational path delay: 36.991ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.212ns (frequency: 237.417MHz)
  Total number of paths / destination ports: 300 / 49
-------------------------------------------------------------------------
Delay:               4.212ns (Levels of Logic = 2)
  Source:            kontrolModul/clkCount_9 (FF)
  Destination:       kontrolModul/clkCount_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: kontrolModul/clkCount_9 to kontrolModul/clkCount_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.834  kontrolModul/clkCount_9 (kontrolModul/clkCount_9)
     LUT2:I0->O            1   0.250   0.682  kontrolModul/clkCount[15]_PWR_15_o_LessThan_2_o_inv_SW0 (N2)
     LUT6:I5->O           17   0.254   1.208  kontrolModul/clkCount[15]_PWR_15_o_LessThan_2_o_inv (kontrolModul/clkCount[15]_PWR_15_o_LessThan_2_o_inv)
     FDR:R                     0.459          kontrolModul/clkCount_0
    ----------------------------------------
    Total                      4.212ns (1.488ns logic, 2.724ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'I2C/bufClock'
  Clock period: 9.610ns (frequency: 104.058MHz)
  Total number of paths / destination ports: 1916 / 261
-------------------------------------------------------------------------
Delay:               4.805ns (Levels of Logic = 3)
  Source:            I2C/sendByte2/done_outBuffer (FF)
  Destination:       I2C/dataOut_15 (FF)
  Source Clock:      I2C/bufClock falling
  Destination Clock: I2C/bufClock rising

  Data Path: I2C/sendByte2/done_outBuffer to I2C/dataOut_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           9   0.525   0.976  I2C/sendByte2/done_outBuffer (I2C/sendByte2/done_outBuffer)
     LUT6:I5->O           16   0.254   1.290  I2C/doneBuffer_isTriggered_AND_55_o3 (I2C/doneBuffer_isTriggered_AND_55_o4)
     LUT4:I2->O           16   0.250   1.182  I2C/doneBuffer_isTriggered_AND_55_o5_rstpot (I2C/doneBuffer_isTriggered_AND_55_o5_rstpot)
     LUT4:I3->O            1   0.254   0.000  I2C/dataOut_0_dpot1 (I2C/dataOut_0_dpot1)
     FDE:D                     0.074          I2C/dataOut_0
    ----------------------------------------
    Total                      4.805ns (1.357ns logic, 3.448ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2C/bufClock'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              2.917ns (Levels of Logic = 2)
  Source:            SDA (PAD)
  Destination:       I2C/recieveByte0/dataBuffer_7 (FF)
  Destination Clock: I2C/bufClock rising

  Data Path: SDA to I2C/recieveByte0/dataBuffer_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   1.328   1.261  SDA_IOBUF (N10)
     LUT5:I4->O            1   0.254   0.000  I2C/recieveByte0/Mmux_dataBuffer[7]_SDA_MUX_61_o11 (I2C/recieveByte0/dataBuffer[7]_SDA_MUX_61_o)
     FDRE:D                    0.074          I2C/recieveByte0/dataBuffer_7
    ----------------------------------------
    Total                      2.917ns (1.656ns logic, 1.261ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 209042254 / 2
-------------------------------------------------------------------------
Offset:              33.562ns (Levels of Logic = 38)
  Source:            speed_in<7> (PAD)
  Destination:       kontrolModul/brakeOff (FF)
  Destination Clock: clk rising

  Data Path: speed_in<7> to kontrolModul/brakeOff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  speed_in_7_IBUF (speed_in_7_IBUF)
     DSP48A1:A7->M17       1   3.265   0.790  kontrolModul/Inst_distancecalculator/Mmult_equation1_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation1_submult_0_17)
     LUT2:I0->O            1   0.250   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_lut<17> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_lut<17>)
     MUXCY:S->O            1   0.215   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<17> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<18> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<19> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<20> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<21> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<22> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<23> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<23>)
     XORCY:CI->O           5   0.206   0.840  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_xor<24> (kontrolModul/Inst_distancecalculator/equation1<24>)
     DSP48A1:B16->M18     10   3.894   1.236  kontrolModul/Inst_distancecalculator/Mmult_equation2_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation2_submult_0_18)
     LUT4:I1->O            8   0.235   0.944  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_13_mand21 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_13_mand2)
     LUT5:I4->O           19   0.254   1.261  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_16_mand11 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_16_mand11)
     LUT6:I5->O            2   0.254   0.725  kontrolModul/Inst_distancecalculator/Mmult_equation2_Madd_xor<24>1 (kontrolModul/Inst_distancecalculator/equation2<24>)
     DSP48A1:B16->M17      1   3.894   0.682  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_0_17)
     LUT2:I1->O            1   0.254   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_lut<17> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_lut<17>)
     MUXCY:S->O            1   0.215   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<17> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<18> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<19> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<20> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<21> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<22> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<23> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<24> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<25> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<26> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<26>)
     XORCY:CI->O           4   0.206   1.234  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_xor<27> (kontrolModul/Inst_distancecalculator/equation3<27>)
     LUT6:I1->O            2   0.254   0.954  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>31 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>2)
     LUT5:I2->O            2   0.235   0.954  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>41 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>3)
     LUT5:I2->O            3   0.235   0.994  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>51 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>4)
     LUT6:I3->O            5   0.235   0.949  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>71 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>6)
     LUT3:I1->O            4   0.250   1.080  kontrolModul/Inst_distancecalculator/Madd_breakdistance_xor<0>91 (kontrolModul/brakeDistanceOut<7>)
     LUT4:I0->O            0   0.254   0.000  kontrolModul/Mcompar_i2cData[9]_brakeLength[9]_LessThan_7_o_lutdi3 (kontrolModul/Mcompar_i2cData[9]_brakeLength[9]_LessThan_7_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.790  kontrolModul/Mcompar_i2cData[9]_brakeLength[9]_LessThan_7_o_cy<3> (kontrolModul/Mcompar_i2cData[9]_brakeLength[9]_LessThan_7_o_cy<3>)
     LUT5:I3->O            1   0.250   1.137  kontrolModul/Mcompar_i2cData[9]_brakeLength[9]_LessThan_7_o_cy<4> (kontrolModul/i2cData[9]_brakeLength[9]_LessThan_7_o)
     LUT6:I0->O            1   0.254   0.682  kontrolModul/initiateBraking_GND_23_o_AND_760_o4 (kontrolModul/initiateBraking_GND_23_o_AND_760_o)
     LUT2:I1->O            1   0.254   0.000  kontrolModul/brakeOff_glue_rst (kontrolModul/brakeOff_glue_rst)
     FDS:D                     0.074          kontrolModul/brakeOff
    ----------------------------------------
    Total                     33.562ns (17.507ns logic, 16.055ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I2C/bufClock'
  Total number of paths / destination ports: 96 / 19
-------------------------------------------------------------------------
Offset:              8.512ns (Levels of Logic = 4)
  Source:            I2C/Inst_I2C_sendNotAckStop/doneOutBuffer (FF)
  Destination:       SDA (PAD)
  Source Clock:      I2C/bufClock rising

  Data Path: I2C/Inst_I2C_sendNotAckStop/doneOutBuffer to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.525   1.813  I2C/Inst_I2C_sendNotAckStop/doneOutBuffer (I2C/Inst_I2C_sendNotAckStop/doneOutBuffer)
     LUT6:I0->O            1   0.254   1.137  I2C/SDABuffer1 (I2C/SDABuffer1)
     LUT6:I0->O            1   0.254   0.682  I2C/SDABuffer2 (I2C/SDABuffer2)
     LUT5:I4->O            1   0.254   0.681  I2C/SDABuffer3 (I2C/SDABuffer)
     IOBUF:I->IO               2.912          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                      8.512ns (4.199ns logic, 4.313ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            kontrolModul/brakeOff (FF)
  Destination:       bremsePin (PAD)
  Source Clock:      clk rising

  Data Path: kontrolModul/brakeOff to bremsePin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.525   0.725  kontrolModul/brakeOff (kontrolModul/brakeOff)
     OBUF:I->O                 2.912          bremsePin_OBUF (bremsePin)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1713533123 / 1
-------------------------------------------------------------------------
Delay:               36.991ns (Levels of Logic = 40)
  Source:            speed_in<7> (PAD)
  Destination:       alarm (PAD)

  Data Path: speed_in<7> to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  speed_in_7_IBUF (speed_in_7_IBUF)
     DSP48A1:A7->M17       1   3.265   0.790  kontrolModul/Inst_distancecalculator/Mmult_equation1_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation1_submult_0_17)
     LUT2:I0->O            1   0.250   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_lut<17> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_lut<17>)
     MUXCY:S->O            1   0.215   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<17> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<18> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<19> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<20> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<21> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<22> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<23> (kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_cy<23>)
     XORCY:CI->O           5   0.206   0.840  kontrolModul/Inst_distancecalculator/Mmult_equation1_Madd_xor<24> (kontrolModul/Inst_distancecalculator/equation1<24>)
     DSP48A1:B16->M18     10   3.894   1.236  kontrolModul/Inst_distancecalculator/Mmult_equation2_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation2_submult_0_18)
     LUT4:I1->O            8   0.235   0.944  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_13_mand21 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_13_mand2)
     LUT5:I4->O           19   0.254   1.261  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_16_mand11 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_1_16_mand11)
     LUT6:I5->O            2   0.254   0.725  kontrolModul/Inst_distancecalculator/Mmult_equation2_Madd_xor<24>1 (kontrolModul/Inst_distancecalculator/equation2<24>)
     DSP48A1:B16->M17      1   3.894   0.682  kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_0 (kontrolModul/Inst_distancecalculator/Mmult_equation3_submult_0_17)
     LUT2:I1->O            1   0.254   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_lut<17> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_lut<17>)
     MUXCY:S->O            1   0.215   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<17> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<18> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<19> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<20> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<21> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<22> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<23> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<24> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<25> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<26> (kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_cy<26>)
     XORCY:CI->O           4   0.206   1.234  kontrolModul/Inst_distancecalculator/Mmult_equation3_Madd1_xor<27> (kontrolModul/Inst_distancecalculator/equation3<27>)
     LUT6:I1->O            2   0.254   0.954  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>31 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>2)
     LUT5:I2->O            2   0.235   0.954  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>41 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>3)
     LUT5:I2->O            3   0.235   0.994  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>51 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>4)
     LUT6:I3->O            5   0.235   0.841  kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>71 (kontrolModul/Inst_distancecalculator/Madd_breakdistance_cy<0>6)
     LUT2:I1->O            4   0.254   0.912  kontrolModul/Inst_distancecalculator/Madd_breakdistance_xor<0>81 (kontrolModul/brakeDistanceOut<6>)
     LUT2:I0->O            1   0.250   0.682  kontrolModul/Inst_distancecalculator/Madd_totaldistance_fix7 (kontrolModul/Inst_distancecalculator/Madd_totaldistance_fix7)
     LUT3:I2->O            1   0.254   0.000  kontrolModul/Inst_distancecalculator/Madd_totaldistance_fix_lut<0>8 (kontrolModul/Inst_distancecalculator/Madd_totaldistance_fix_lut<0>8)
     XORCY:LI->O           2   0.149   1.002  kontrolModul/Inst_distancecalculator/Madd_totaldistance_fix_xor<0>_7 (kontrolModul/alarmLength<7>)
     LUT4:I0->O            0   0.254   0.000  kontrolModul/Mcompar_i2cData[9]_alarmLength[9]_LessThan_6_o_lutdi3 (kontrolModul/Mcompar_i2cData[9]_alarmLength[9]_LessThan_6_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.958  kontrolModul/Mcompar_i2cData[9]_alarmLength[9]_LessThan_6_o_cy<3> (kontrolModul/Mcompar_i2cData[9]_alarmLength[9]_LessThan_6_o_cy<3>)
     LUT6:I2->O            1   0.254   0.681  kontrolModul/alarm1 (alarm_OBUF)
     OBUF:I->O                 2.912          alarm_OBUF (alarm)
    ----------------------------------------
    Total                     36.991ns (20.498ns logic, 16.493ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I2C/bufClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I2C/bufClock   |    6.405|    4.805|    3.867|         |
clk            |    4.741|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I2C/bufClock   |    5.903|         |         |         |
clk            |    4.212|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.12 secs
 
--> 

Total memory usage is 4504484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    7 (   0 filtered)

