# ASIC Flow Course Assignments - Guided by Kunal Ghosh
# Table of contents

<details>
<summary>DAY-3 : Digital Logic with TL-Verilog in Makerchip IDE</summary>
<br>

#### Task-1 : Logic Gates

![image](https://github.com/Pavan2280/RISC-V/assets/131603225/24cfbcd8-3ff2-4cae-b4fa-488e5c77af5c)

#### Task-2 : Makerchip platfrom

To use Makerchip IDE, you need to visit our website at [http://makerchip.com/](http://makerchip.com/) and launch Makerchip IDE

#### Task-3 : Combitional logic
#### Task-4 : Sequential logic 
#### Task-5 : Pipelined logic
#### Task-6 : State
#### Task-7 : Hierarchy
