{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560013045784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560013045794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 17:57:25 2019 " "Processing started: Sat Jun 08 17:57:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560013045794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013045794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef4 -c MaquinaCafef4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef4 -c MaquinaCafef4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013045794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560013046433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560013046433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_example_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_example_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_example_tl-example " "Found design unit 1: lcd_controller_example_tl-example" {  } { { "lcd_controller_example_tl.vhd" "" { Text "F:/ProjetoFinal/Fase4/lcd_controller_example_tl.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057198 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_example_tl " "Found entity 1: lcd_controller_example_tl" {  } { { "lcd_controller_example_tl.vhd" "" { Text "F:/ProjetoFinal/Fase4/lcd_controller_example_tl.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-conservative " "Found design unit 1: lcd_controller-conservative" {  } { { "lcd_controller.vhd" "" { Text "F:/ProjetoFinal/Fase4/lcd_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057198 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "F:/ProjetoFinal/Fase4/lcd_controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporizador-Behavioral " "Found design unit 1: Temporizador-Behavioral" {  } { { "temporizador.vhd" "" { Text "F:/ProjetoFinal/Fase4/temporizador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "temporizador.vhd" "" { Text "F:/ProjetoFinal/Fase4/temporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-Behavioral " "Found design unit 1: Subtractor-Behavioral" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase4/Subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase4/Subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stockmoedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stockmoedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StockMoedas-Behavioral " "Found design unit 1: StockMoedas-Behavioral" {  } { { "StockMoedas.vhd" "" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""} { "Info" "ISGN_ENTITY_NAME" "1 StockMoedas " "Found entity 1: StockMoedas" {  } { { "StockMoedas.vhd" "" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-Behavioral " "Found design unit 1: Somador-Behavioral" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behav " "Found design unit 1: RegisterN-Behav" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase4/RegisterN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase4/RegisterN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase4/Multiplexer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase4/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafef4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinacafef4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaCafef4-structural " "Found design unit 1: MaquinaCafef4-structural" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaCafef4 " "Found entity 1: MaquinaCafef4" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafebdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinacafebdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maquinacafebdf " "Found entity 1: maquinacafebdf" {  } { { "maquinacafebdf.bdf" "" { Schematic "F:/ProjetoFinal/Fase4/maquinacafebdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencydivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-Behavioral " "Found design unit 1: FrequencyDivider-Behavioral" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase4/FrequencyDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase4/FrequencyDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-Behavioral " "Found design unit 1: delay-Behavioral" {  } { { "delay.vhd" "" { Text "F:/ProjetoFinal/Fase4/delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.vhd" "" { Text "F:/ProjetoFinal/Fase4/delay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging-Behavioral " "Found design unit 1: debugging-Behavioral" {  } { { "debugging.vhd" "" { Text "F:/ProjetoFinal/Fase4/debugging.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging " "Found entity 1: debugging" {  } { { "debugging.vhd" "" { Text "F:/ProjetoFinal/Fase4/debugging.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase4/Debouncer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase4/Debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_TB-Stimulus " "Found design unit 1: Comparador_TB-Stimulus" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_TB " "Found entity 1: Comparador_TB" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-Behavioral " "Found design unit 1: Comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blinking-Behavioral " "Found design unit 1: Blinking-Behavioral" {  } { { "Blinking.vhd" "" { Text "F:/ProjetoFinal/Fase4/Blinking.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blinking " "Found entity 1: Blinking" {  } { { "Blinking.vhd" "" { Text "F:/ProjetoFinal/Fase4/Blinking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase4/binary_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase4/binary_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2Dec-Behavioral " "Found design unit 1: Bin2Dec-Behavioral" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2Dec " "Found entity 1: Bin2Dec" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase4/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase4/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor2-Behav " "Found design unit 1: AtribuidorValor2-Behav" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase4/AtribuidorValor2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor2 " "Found entity 1: AtribuidorValor2" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase4/AtribuidorValor2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor-Behav " "Found design unit 1: AtribuidorValor-Behav" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase4/AtribuidorValor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor " "Found entity 1: AtribuidorValor" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase4/AtribuidorValor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-Behav " "Found design unit 1: LCD-Behav" {  } { { "LCD.vhd" "" { Text "F:/ProjetoFinal/Fase4/LCD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "F:/ProjetoFinal/Fase4/LCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD2-Behav " "Found design unit 1: LCD2-Behav" {  } { { "LCD2.vhd" "" { Text "F:/ProjetoFinal/Fase4/LCD2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD2 " "Found entity 1: LCD2" {  } { { "LCD2.vhd" "" { Text "F:/ProjetoFinal/Fase4/LCD2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013057292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057292 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD3.vhd " "Can't analyze file -- file LCD3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560013057292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaCafef4 " "Elaborating entity \"MaquinaCafef4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560013057401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "som_allow MaquinaCafef4.vhd(38) " "Verilog HDL or VHDL warning at MaquinaCafef4.vhd(38): object \"som_allow\" assigned a value but never read" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560013057401 "|MaquinaCafef4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4..1\] MaquinaCafef4.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[4..1\]\" at MaquinaCafef4.vhd(10)" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057401 "|MaquinaCafef4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FrequencyDivider FrequencyDivider:FrequencyDivider A:behavioral " "Elaborating entity \"FrequencyDivider\" using architecture \"A:behavioral\" for hierarchy \"FrequencyDivider:FrequencyDivider\"" {  } { { "MaquinaCafef4.vhd" "FrequencyDivider" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplexer Multiplexer:multiplexer0 A:behavioral " "Elaborating entity \"Multiplexer\" using architecture \"A:behavioral\" for hierarchy \"Multiplexer:multiplexer0\"" {  } { { "MaquinaCafef4.vhd" "multiplexer0" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AtribuidorValor AtribuidorValor:AtribuidorValor A:behav " "Elaborating entity \"AtribuidorValor\" using architecture \"A:behav\" for hierarchy \"AtribuidorValor:AtribuidorValor\"" {  } { { "MaquinaCafef4.vhd" "AtribuidorValor" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AtribuidorValor2 AtribuidorValor2:AtribuidorValor2 A:behav " "Elaborating entity \"AtribuidorValor2\" using architecture \"A:behav\" for hierarchy \"AtribuidorValor2:AtribuidorValor2\"" {  } { { "MaquinaCafef4.vhd" "AtribuidorValor2" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Somador Somador:Somador A:behavioral " "Elaborating entity \"Somador\" using architecture \"A:behavioral\" for hierarchy \"Somador:Somador\"" {  } { { "MaquinaCafef4.vhd" "Somador" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subtractor Subtractor:Subtractor A:behavioral " "Elaborating entity \"Subtractor\" using architecture \"A:behavioral\" for hierarchy \"Subtractor:Subtractor\"" {  } { { "MaquinaCafef4.vhd" "Subtractor" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterN RegisterN:Registo A:behav " "Elaborating entity \"RegisterN\" using architecture \"A:behav\" for hierarchy \"RegisterN:Registo\"" {  } { { "MaquinaCafef4.vhd" "Registo" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Comparador Comparador:Comparador A:behavioral " "Elaborating entity \"Comparador\" using architecture \"A:behavioral\" for hierarchy \"Comparador:Comparador\"" {  } { { "MaquinaCafef4.vhd" "Comparador" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco Comparador.vhd(22) " "VHDL Process Statement warning at Comparador.vhd(22): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Comparador.vhd(36) " "VHDL Process Statement warning at Comparador.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(37) " "VHDL Process Statement warning at Comparador.vhd(37): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(53) " "VHDL Process Statement warning at Comparador.vhd(53): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_reset Comparador.vhd(32) " "VHDL Process Statement warning at Comparador.vhd(32): inferring latch(es) for signal or variable \"saida_reset\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_reset Comparador.vhd(32) " "Inferred latch for \"saida_reset\" at Comparador.vhd(32)" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|Comparador:Comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "StockMoedas StockMoedas:StockMoedas A:behavioral " "Elaborating entity \"StockMoedas\" using architecture \"A:behavioral\" for hierarchy \"StockMoedas:StockMoedas\"" {  } { { "MaquinaCafef4.vhd" "StockMoedas" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "five StockMoedas.vhd(20) " "VHDL Signal Declaration warning at StockMoedas.vhd(20): used explicit default value for signal \"five\" because signal was never assigned a value" {  } { { "StockMoedas.vhd" "" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 "|MaquinaCafef4|StockMoedas:StockMoedas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "binary_counter binary_counter:binary_counter A:rtl " "Elaborating entity \"binary_counter\" using architecture \"A:rtl\" for hierarchy \"binary_counter:binary_counter\"" {  } { { "MaquinaCafef4.vhd" "binary_counter" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "delay delay:delay A:behavioral " "Elaborating entity \"delay\" using architecture \"A:behavioral\" for hierarchy \"delay:delay\"" {  } { { "MaquinaCafef4.vhd" "delay" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2Dec Bin2Dec:Bin2Dec A:behavioral " "Elaborating entity \"Bin2Dec\" using architecture \"A:behavioral\" for hierarchy \"Bin2Dec:Bin2Dec\"" {  } { { "MaquinaCafef4.vhd" "Bin2Dec" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt Bin2Dec.vhd(45) " "VHDL Process Statement warning at Bin2Dec.vhd(45): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Bin2Dec.vhd(46) " "VHDL Process Statement warning at Bin2Dec.vhd(46): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezenas Bin2Dec.vhd(47) " "VHDL Process Statement warning at Bin2Dec.vhd(47): signal \"dezenas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "centenas Bin2Dec.vhd(48) " "VHDL Process Statement warning at Bin2Dec.vhd(48): signal \"centenas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mil Bin2Dec.vhd(49) " "VHDL Process Statement warning at Bin2Dec.vhd(49): signal \"mil\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DecU Bin2Dec.vhd(21) " "VHDL Process Statement warning at Bin2Dec.vhd(21): inferring latch(es) for signal or variable \"DecU\", which holds its previous value in one or more paths through the process" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DecD Bin2Dec.vhd(21) " "VHDL Process Statement warning at Bin2Dec.vhd(21): inferring latch(es) for signal or variable \"DecD\", which holds its previous value in one or more paths through the process" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DecC Bin2Dec.vhd(21) " "VHDL Process Statement warning at Bin2Dec.vhd(21): inferring latch(es) for signal or variable \"DecC\", which holds its previous value in one or more paths through the process" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DecM Bin2Dec.vhd(21) " "VHDL Process Statement warning at Bin2Dec.vhd(21): inferring latch(es) for signal or variable \"DecM\", which holds its previous value in one or more paths through the process" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[0\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[0\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[1\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[1\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[2\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[2\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[3\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[3\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[4\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[4\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[5\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[5\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[6\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[6\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecM\[7\] Bin2Dec.vhd(21) " "Inferred latch for \"DecM\[7\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[0\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[0\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[1\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[1\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[2\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[2\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[3\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[3\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[4\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[4\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[5\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[5\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[6\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[6\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecC\[7\] Bin2Dec.vhd(21) " "Inferred latch for \"DecC\[7\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[0\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[0\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[1\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[1\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[2\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[2\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[3\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[3\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[4\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[4\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[5\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[5\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[6\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[6\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecD\[7\] Bin2Dec.vhd(21) " "Inferred latch for \"DecD\[7\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[0\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[0\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[1\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[1\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[2\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[2\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[3\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[3\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[4\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[4\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[5\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[5\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[6\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[6\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecU\[7\] Bin2Dec.vhd(21) " "Inferred latch for \"DecU\[7\]\" at Bin2Dec.vhd(21)" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 "|MaquinaCafef4|Bin2Dec:Bin2Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Blinking Blinking:Blinking A:behavioral " "Elaborating entity \"Blinking\" using architecture \"A:behavioral\" for hierarchy \"Blinking:Blinking\"" {  } { { "MaquinaCafef4.vhd" "Blinking" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD BCD:BCD0 A:behavioral " "Elaborating entity \"BCD\" using architecture \"A:behavioral\" for hierarchy \"BCD:BCD0\"" {  } { { "MaquinaCafef4.vhd" "BCD0" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 197 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller_example_tl lcd_controller_example_tl:LCD A:example " "Elaborating entity \"lcd_controller_example_tl\" using architecture \"A:example\" for hierarchy \"lcd_controller_example_tl:LCD\"" {  } { { "MaquinaCafef4.vhd" "LCD" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 213 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller lcd_controller_example_tl:LCD\|lcd_controller:DISPLAY A:conservative " "Elaborating entity \"lcd_controller\" using architecture \"A:conservative\" for hierarchy \"lcd_controller_example_tl:LCD\|lcd_controller:DISPLAY\"" {  } { { "lcd_controller_example_tl.vhd" "DISPLAY" { Text "F:/ProjetoFinal/Fase4/lcd_controller_example_tl.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013057464 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MaquinaCafef4\|lcd_controller_example_tl:LCD\|lcd_controller:DISPLAY\|state " "State machine \"\|MaquinaCafef4\|lcd_controller_example_tl:LCD\|lcd_controller:DISPLAY\|state\" will be implemented as a safe state machine." {  } { { "lcd_controller.vhd" "" { Text "F:/ProjetoFinal/Fase4/lcd_controller.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1560013058433 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Mod2\"" {  } { { "Bin2Dec.vhd" "Mod2" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Mod0\"" {  } { { "Bin2Dec.vhd" "Mod0" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div0\"" {  } { { "Bin2Dec.vhd" "Div0" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Mod1\"" {  } { { "Bin2Dec.vhd" "Mod1" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div2\"" {  } { { "Bin2Dec.vhd" "Div2" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div4\"" {  } { { "Bin2Dec.vhd" "Div4" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Subtractor:Subtractor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Subtractor:Subtractor\|Mod0\"" {  } { { "Subtractor.vhd" "Mod0" { Text "F:/ProjetoFinal/Fase4/Subtractor.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div1\"" {  } { { "Bin2Dec.vhd" "Div1" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div3\"" {  } { { "Bin2Dec.vhd" "Div3" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "StockMoedas:StockMoedas\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"StockMoedas:StockMoedas\|Div0\"" {  } { { "StockMoedas.vhd" "Div0" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013058526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560013058526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Mod2\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013058620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Mod2 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058620 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560013058620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Div0\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013058917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013058917 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560013058917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013058980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013058980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Subtractor:Subtractor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Subtractor:Subtractor\|lpm_divide:Mod0\"" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase4/Subtractor.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013059136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Subtractor:Subtractor\|lpm_divide:Mod0 " "Instantiated megafunction \"Subtractor:Subtractor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059136 ""}  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase4/Subtractor.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560013059136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Div3\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013059167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Div3 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059167 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560013059167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StockMoedas:StockMoedas\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"StockMoedas:StockMoedas\|lpm_divide:Div0\"" {  } { { "StockMoedas.vhd" "" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013059323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StockMoedas:StockMoedas\|lpm_divide:Div0 " "Instantiated megafunction \"StockMoedas:StockMoedas\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059323 ""}  } { { "StockMoedas.vhd" "" { Text "F:/ProjetoFinal/Fase4/StockMoedas.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560013059323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "F:/ProjetoFinal/Fase4/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560013059386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013059386 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Bin2Dec:Bin2Dec\|DecC\[6\] Bin2Dec:Bin2Dec\|DecC\[5\] " "Duplicate LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[6\]\" merged with LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[5\]\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Bin2Dec:Bin2Dec\|DecC\[7\] Bin2Dec:Bin2Dec\|DecC\[5\] " "Duplicate LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[7\]\" merged with LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[5\]\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Bin2Dec:Bin2Dec\|DecM\[5\] Bin2Dec:Bin2Dec\|DecC\[5\] " "Duplicate LATCH primitive \"Bin2Dec:Bin2Dec\|DecM\[5\]\" merged with LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[5\]\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Bin2Dec:Bin2Dec\|DecM\[6\] Bin2Dec:Bin2Dec\|DecC\[5\] " "Duplicate LATCH primitive \"Bin2Dec:Bin2Dec\|DecM\[6\]\" merged with LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[5\]\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Bin2Dec:Bin2Dec\|DecM\[7\] Bin2Dec:Bin2Dec\|DecC\[5\] " "Duplicate LATCH primitive \"Bin2Dec:Bin2Dec\|DecM\[7\]\" merged with LATCH primitive \"Bin2Dec:Bin2Dec\|DecC\[5\]\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase4/Bin2Dec.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560013059855 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1560013059855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comparador:Comparador\|saida_reset " "Latch Comparador:Comparador\|saida_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Comparador:Comparador\|s_currentState.statereset " "Ports D and ENA on the latch are fed by the same signal Comparador:Comparador\|s_currentState.statereset" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560013059855 ""}  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase4/Comparador.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560013059855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560013060417 "|MaquinaCafef4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560013060417 "|MaquinaCafef4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560013060417 "|MaquinaCafef4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560013060417 "|MaquinaCafef4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560013060417 "|MaquinaCafef4|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560013060417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560013060573 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "F:/ProjetoFinal/Fase4/db/alt_u_div_i4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062105 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/ProjetoFinal/Fase4/db/alt_u_div_i4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062105 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560013062105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560013062417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560013062417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[18\] " "No output dependent on input pin \"SW\[18\]\"" {  } { { "MaquinaCafef4.vhd" "" { Text "F:/ProjetoFinal/Fase4/MaquinaCafef4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560013062573 "|MaquinaCafef4|SW[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560013062573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1632 " "Implemented 1632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560013062573 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560013062573 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560013062573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Implemented 1552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560013062573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560013062573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560013062620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 17:57:42 2019 " "Processing ended: Sat Jun 08 17:57:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560013062620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560013062620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560013062620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560013062620 ""}
