--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator 2021.1                 /tools/Xilinx/Vivado/2021.1
Matlab 9.10.0.2198249 (R2021a) Update 8 /usr/local/MATLAB/R2021a
Vivado 2021.1                           /tools/Xilinx/Vivado/2021.1
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Illegal input type on port: sel
     Block: 'rfdc_full/ram_dac16/Mux1'
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'rfdc_full/ram_dac16/Mux1'

Details:
The sel port is being driven by a Fix_1_0.
The sel port must be a Bool or UFix_1_0.

Error occurred during "Rate and Type Error Checking".

--------------------------------------------------------------------------------
