# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps mapped_work/.tb_ahb_master 
# Start time: 19:05:40 on Apr 25,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_master(fast)
# Loading work.ahb_master(fast)
# Loading work.controller_ahb(fast)
# Loading work.address_update_w(fast)
# Loading work.address_update_w_DW01_add_0(fast)
# Loading work.address_update_w_DW01_add_1(fast)
# Loading work.address_update_w_DW01_sub_0(fast)
# Loading work.address_update_w_DW_mult_uns_1(fast)
# Loading work.fifo_w(fast)
# Loading work.address_update_r(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_2(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_2_DW01_dec_0(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_2_DW01_inc_0(fast)
# Loading work.address_update_r_DW01_add_0(fast)
# Loading work.address_update_r_DW01_cmp2_0(fast)
# Loading work.address_update_r_DW01_add_1(fast)
# Loading work.address_update_r_DW01_inc_0(fast)
# Loading work.address_update_r_DW01_add_2(fast)
# Loading work.address_update_r_DW01_cmp2_1(fast)
# Loading work.address_update_r_DW01_add_3(fast)
# Loading work.address_update_r_DW_mult_uns_2(fast)
# Loading work.address_update_r_DW_mult_uns_3(fast)
# Loading work.get_address_r(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_1(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_1_DW01_dec_0(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_1_DW01_inc_0(fast)
# Loading work.get_address_r_DW01_add_0(fast)
# Loading work.get_address_r_DW_mult_uns_1(fast)
# Loading work.fifo_r(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_0(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_0_DW01_dec_0(fast)
# Loading work.flex_counter_NUM_CNT_BITS32_0_DW01_inc_0(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr(metastabilitywrapperarch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr_core(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.fax1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xnor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.hax1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.bufx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.bufx4(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.mux2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.latch(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx4(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.tbufx1(behavioral)#1
# ** Warning: (vsim-8822) mapped/ahb_master.v(198): [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#         Region: /tb_ahb_master/DUT_AHB_BLOCK/ADDRESS_UPDATE_WRITE/r330/U1_31
# ** Warning: (vsim-8822) mapped/ahb_master.v(2048): [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#         Region: /tb_ahb_master/DUT_AHB_BLOCK/ADDRESS_UPDATE_READ/add_83/U1_31
# ** Warning: (vsim-8822) mapped/ahb_master.v(2155): [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#         Region: /tb_ahb_master/DUT_AHB_BLOCK/ADDRESS_UPDATE_READ/add_81/U1_31
# ** Warning: (vsim-8822) mapped/ahb_master.v(2361): [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#         Region: /tb_ahb_master/DUT_AHB_BLOCK/ADDRESS_UPDATE_READ/add_69/U1_31
# ** Warning: (vsim-8822) mapped/ahb_master.v(5123): [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#         Region: /tb_ahb_master/DUT_AHB_BLOCK/GET_STARTING_ADDRESS_READ/add_35/U1_31
do /home/ecegrid/a/mg131/ece337/test/wave_ahb_master.do
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mg131  Hostname: ecegrid-thin7.ecn.purdue.edu  ProcessID: 14396
#           Attempting to use alternate WLF file "./wlft7mepZu".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7mepZu
# ** Error: (vish-4014) No objects found matching '/tb_ahb_master/DUT_AHB_BLOCK/transfer_addr_complete_w'.
# Executing ONERROR command at macro /home/ecegrid/a/mg131/ece337/test/wave_ahb_master.do line 39
# ** Error: (vish-4014) No objects found matching '/tb_ahb_master/DUT_AHB_BLOCK/addr_enable_w'.
# Executing ONERROR command at macro /home/ecegrid/a/mg131/ece337/test/wave_ahb_master.do line 46
run 1600 ns
# ** Info: HRDATA[0:3] = {62, 157, 19, 225}
#    Time: 240 ns  Scope: tb_ahb_master File: source/tb_ahb_master.sv Line: 100
# ** Info: pixel_array[100:101] = {255, 255}
#    Time: 1080 ns  Scope: tb_ahb_master File: source/tb_ahb_master.sv Line: 132
# ** Info: pixel_array[101:102] = {18, 32}
#    Time: 1240 ns  Scope: tb_ahb_master File: source/tb_ahb_master.sv Line: 140
# End time: 19:15:24 on Apr 25,2017, Elapsed time: 0:09:44
# Errors: 10, Warnings: 7
