/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:9.1-78.10" *)
module helloworldfpga(a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:10.25-10.26" *)
  output a;
  wire a_LUT2_O_I0;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:11.25-11.26" *)
  output b;
  wire b_mux4x0_Q_A;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:12.25-12.26" *)
  output c;
  wire c_LUT3_O_I0;
  wire c_LUT3_O_I0_LUT3_O_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:23.6-23.9" *)
  wire clk;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:13.21-13.22" *)
  output d;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(0) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(1) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(10) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(11) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(12) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(13) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(14) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(15) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(16) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(17) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(18) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(19) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(2) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(20) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(21) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(22) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(23) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(24) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(25) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(26) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(3) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(4) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(5) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(6) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(7) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(8) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:21.11-21.16" *)
  wire \delay(9) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(25) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_10_I1;
  wire delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_I1;
  wire delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_O;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_11_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_12_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_13_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_14_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_1_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_2_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_3_I1;
  wire delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_4_I1;
  wire delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2;
  wire delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_5_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_6_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:59.11-59.18|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1;
  wire delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_7_I1;
  wire delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O_I3;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_8_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0_O;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_9_I1;
  wire delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT2_O_I1_LUT4_O_I3;
  wire delay_dff_Q_9_D_LUT3_O_1_I2;
  wire delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_I2_O;
  wire delay_dff_Q_9_D_LUT3_O_2_I2;
  wire delay_dff_Q_9_D_LUT3_O_3_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:59.11-59.18|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_5_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_6_I2;
  wire delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:59.11-59.18|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_7_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:14.23-14.24" *)
  output e;
  wire e_mux4x0_Q_A;
  wire e_mux4x0_Q_B;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:65.9-65.14|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire e_mux4x0_Q_B_LUT3_O_I2;
  wire e_mux4x0_Q_C;
  wire e_mux4x0_Q_D;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:15.22-15.23" *)
  output f;
  wire f_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:16.23-16.24" *)
  output g;
  wire g_LUT3_O_I1;
  wire g_LUT3_O_I1_LUT3_O_I0;
  wire g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0;
  wire g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1;
  wire g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O;
  wire g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O;
  wire g_LUT3_O_I2;
  wire g_LUT3_O_I2_LUT2_I1_O;
  wire g_LUT3_O_I2_LUT3_O_I0;
  wire g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(0) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(1) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(2) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(3) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(4) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(5) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(6) ;
  (* init = 1'h0 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:22.10-22.13" *)
  wire \num(7) ;
  wire num_dffe_Q_EN;
  wire num_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1;
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0;
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:62.6-62.22|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:59.11-59.18|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2;
  wire num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I3;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:67.6-67.13|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dffe_Q_EN_LUT3_O_I1;
  wire num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(0) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(1) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(2) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6" *)
  wire \num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(3) ;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:67.6-67.13|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:67.6-67.13|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:67.6-67.13|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire num_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:65.9-65.14|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1;
  logic_0 _07_ (
    .a(\delay_dff_Q_9_D(25) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_00_),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_01_),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(_02_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(_03_),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_04_),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_05_),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(_06_),
    .P(g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) a_LUT2_O (
    .I0(a_LUT2_O_I0),
    .I1(g_LUT3_O_I2_LUT2_I1_O),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) a_LUT2_O_I0_LUT3_O (
    .I0(c_LUT3_O_I0_LUT3_O_I1),
    .I1(\num(1) ),
    .I2(\num(0) ),
    .O(a_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b_mux4x0_Q (
    .A(b_mux4x0_Q_A),
    .B(\delay_dff_Q_9_D(25) ),
    .C(g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(_01_),
    .S0(g_LUT3_O_I1),
    .S1(g_LUT3_O_I2_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) b_mux4x0_Q_A_LUT2_O (
    .I0(c_LUT3_O_I0_LUT3_O_I1),
    .I1(\num(1) ),
    .O(b_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ab)
  ) c_LUT3_O (
    .I0(c_LUT3_O_I0),
    .I1(g_LUT3_O_I2_LUT2_I1_O),
    .I2(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) c_LUT3_O_I0_LUT3_O (
    .I0(\num(1) ),
    .I1(c_LUT3_O_I0_LUT3_O_I1),
    .I2(\num(0) ),
    .O(c_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) d_LUT2_O (
    .I0(g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O),
    .I1(_00_),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_I1),
    .O(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_1 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_1_I1),
    .O(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_10 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_10_I1),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hd555)
  ) delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT2_O_10_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_I1),
    .I2(\delay(11) ),
    .I3(\delay(10) ),
    .O(delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6eee)
  ) delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_I1_LUT4_O (
    .I0(\delay(8) ),
    .I1(\delay(9) ),
    .I2(delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O),
    .I3(\delay(7) ),
    .O(delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(delay_dff_Q_9_D_LUT2_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_11 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_11_I1),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_11_I1_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(delay_dff_Q_9_D_LUT2_O_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_12 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_12_I1),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_12_I1_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT3_O_3_I2),
    .O(delay_dff_Q_9_D_LUT2_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_13 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_13_I1),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_13_I1_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I2),
    .O(delay_dff_Q_9_D_LUT2_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_14 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_14_I1),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_14_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT2_O_14_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_15 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(0) ),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT2_O_1_I1_LUT4_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(\delay(21) ),
    .I3(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_2 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_2_I1),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_2_I1_LUT3_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_3 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_3_I1),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O_I2_LUT2_O (
    .I0(\delay(18) ),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_4 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I1),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3 (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(\delay(18) ),
    .I3(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1),
    .I3(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2202)
  ) delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I1),
    .I1(delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_I2_O),
    .I2(delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0_O),
    .I3(delay_dff_Q_9_D_LUT2_O_6_I1),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_5 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_5_I1),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_5_I1_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_1_I2),
    .O(delay_dff_Q_9_D_LUT2_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_6 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_6_I1),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1_LUT2_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .O(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2_LUT4_O (
    .I0(\delay(13) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_7 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_7_I1),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O_I3_LUT3_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_8 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_8_I1),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_8_I1_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h77f7)
  ) delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT2_O_8_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_7_I1),
    .I2(delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0_O),
    .I3(delay_dff_Q_9_D_LUT2_O_9_I1),
    .O(delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_9 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_9_I1),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O (
    .I0(\delay(13) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(delay_dff_Q_9_D_LUT2_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2_LUT2_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .O(delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT2_O_I1_LUT4_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(\delay(22) ),
    .I3(delay_dff_Q_9_D_LUT2_O_I1_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT2_O_I1_LUT4_O_I3_LUT2_O (
    .I0(\delay(21) ),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(21) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O_I2_LUT4_I3_O),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_1_I2),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07e)
  ) delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_I2 (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_1_I2),
    .O(delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT2_O_6_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I2),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT3_O_3_I2),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_3_I2_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_3_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_4 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(7) ),
    .I2(delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_5 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I2),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_5_I2_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I2),
    .O(delay_dff_Q_9_D_LUT3_O_5_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_6 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(4) ),
    .I2(delay_dff_Q_9_D_LUT3_O_6_I2),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3 (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT3_O_6_I2),
    .O(delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_2_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_6_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_7 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(3) ),
    .I2(delay_dff_Q_9_D_LUT3_O_7_I2),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_7_I2_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_7_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) delay_dff_Q_9_D_LUT3_O_8 (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 e_mux4x0_Q (
    .A(e_mux4x0_Q_A),
    .B(e_mux4x0_Q_B),
    .C(e_mux4x0_Q_C),
    .D(e_mux4x0_Q_D),
    .Q(_04_),
    .S0(g_LUT3_O_I1),
    .S1(g_LUT3_O_I2_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) e_mux4x0_Q_A_LUT3_O (
    .I0(c_LUT3_O_I0_LUT3_O_I1),
    .I1(\num(1) ),
    .I2(\num(0) ),
    .O(e_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) e_mux4x0_Q_B_LUT3_O (
    .I0(c_LUT3_O_I0_LUT3_O_I1),
    .I1(f_LUT3_O_I2),
    .I2(e_mux4x0_Q_B_LUT3_O_I2),
    .O(e_mux4x0_Q_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) e_mux4x0_Q_B_LUT3_O_I2_LUT2_O (
    .I0(\num(1) ),
    .I1(\num(0) ),
    .O(e_mux4x0_Q_B_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f7)
  ) e_mux4x0_Q_C_LUT3_O (
    .I0(\num(1) ),
    .I1(g_LUT3_O_I2_LUT3_O_I0),
    .I2(\num(0) ),
    .O(e_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) e_mux4x0_Q_D_LUT2_O (
    .I0(\num(0) ),
    .I1(g_LUT3_O_I1_LUT3_O_I0),
    .O(e_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) f_LUT3_O (
    .I0(g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O),
    .I1(g_LUT3_O_I2_LUT2_I1_O),
    .I2(f_LUT3_O_I2),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) f_LUT3_O_I2_LUT3_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O),
    .I1(\num(1) ),
    .I2(\num(0) ),
    .O(f_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) g_LUT3_O (
    .I0(g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O),
    .I1(g_LUT3_O_I1),
    .I2(g_LUT3_O_I2),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) g_LUT3_O_I1_LUT3_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0),
    .I1(c_LUT3_O_I0),
    .I2(e_mux4x0_Q_B),
    .O(g_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0),
    .I1(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1),
    .O(g_LUT3_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O (
    .I0(\num(3) ),
    .I1(\num(2) ),
    .I2(\num(1) ),
    .O(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0 (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1),
    .I1(\num(3) ),
    .O(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1 (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1),
    .I1(\num(7) ),
    .O(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0 (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O),
    .I1(\num(2) ),
    .O(c_LUT3_O_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O (
    .I0(\num(6) ),
    .I1(\num(5) ),
    .I2(\num(4) ),
    .O(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) g_LUT3_O_I2_LUT2_I1 (
    .I0(g_LUT3_O_I1_LUT3_O_I0),
    .I1(g_LUT3_O_I2),
    .O(g_LUT3_O_I2_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) g_LUT3_O_I2_LUT3_O (
    .I0(g_LUT3_O_I2_LUT3_O_I0),
    .I1(\num(1) ),
    .I2(\num(0) ),
    .O(g_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) g_LUT3_O_I2_LUT3_O_I0_LUT2_I1 (
    .I0(e_mux4x0_Q_B_LUT3_O_I2),
    .I1(g_LUT3_O_I2_LUT3_O_I0),
    .O(g_LUT3_O_I2_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) g_LUT3_O_I2_LUT3_O_I0_LUT2_O (
    .I0(\num(2) ),
    .I1(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O),
    .O(g_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\num(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_1 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\num(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\num(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\num(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_4 (
    .CLK(clk),
    .D(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(3) ),
    .Q(\num(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_5 (
    .CLK(clk),
    .D(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(2) ),
    .Q(\num(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:57.1-71.6|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_6 (
    .CLK(clk),
    .D(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(1) ),
    .Q(\num(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe num_dffe_Q (
    .CLK(clk),
    .D(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(0) ),
    .EN(num_dffe_Q_EN),
    .Q(\num(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) num_dffe_Q_EN_LUT3_O (
    .I0(num_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dffe_Q_EN_LUT3_O_I1),
    .I2(num_dffe_Q_EN_LUT3_O_I2),
    .O(num_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O),
    .I1(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O (
    .I0(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0),
    .I1(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07e)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(\delay(22) ),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT2_O_2_I1),
    .I1(delay_dff_Q_9_D_LUT2_O_1_I1),
    .I2(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2),
    .I3(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I3),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2 (
    .I0(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0),
    .I1(num_dffe_Q_EN_LUT3_O_I2),
    .I2(num_dffe_Q_EN_LUT3_O_I1),
    .O(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_1 (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O),
    .I1(num_dffe_Q_EN_LUT3_O_I2),
    .I2(num_dffe_Q_EN_LUT3_O_I1),
    .O(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0_LUT2_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O),
    .I1(\num(0) ),
    .O(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O),
    .I1(num_dffe_Q_EN_LUT3_O_I2),
    .I2(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_I2),
    .O(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1 (
    .I0(g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1_O),
    .I1(num_dffe_Q_EN_LUT3_O_I2),
    .I2(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2),
    .O(\num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2_LUT3_O (
    .I0(\num(1) ),
    .I1(\num(0) ),
    .I2(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_I2_LUT3_O (
    .I0(\num(2) ),
    .I1(e_mux4x0_Q_B_LUT3_O_I2),
    .I2(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hee7e)
  ) num_dffe_Q_EN_LUT3_O_I1_LUT4_O (
    .I0(\num(2) ),
    .I1(\num(1) ),
    .I2(\num(0) ),
    .I3(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) num_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(\num(3) ),
    .I1(num_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .I2(num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1),
    .O(num_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O (
    .I0(\num(2) ),
    .I1(e_mux4x0_Q_B_LUT3_O_I2),
    .O(num_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/vedula/qorc-sdk/fpga-examples/decadecounter/decade_counter.v:26.25-28.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
