#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 27 00:01:06 2020
# Process ID: 112
# Current directory: C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14256 C:\Users\Shinelon\Desktop\Vivado_FIR_DDS_20200726\DDS_2\project_1\project_1.xpr
# Log file: C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/vivado.log
# Journal file: C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DDS_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/matlab_coe/sine.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/modeltech64_10.5/win64/vivado2019_lib} {questa=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/new/waveform_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Phase_Width {32} CONFIG.Phase_Increment {Streaming} CONFIG.Noise_Shaping {None} CONFIG.Output_Width {8} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_ips dds_compiler_1]
generate_target all [get_files  C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/dds_compiler_1_1/dds_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
export_ip_user_files -of_objects [get_files C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/dds_compiler_1_1/dds_compiler_1.xci] -no_script -sync -force -quiet
reset_run dds_compiler_1_synth_1
launch_runs -jobs 2 dds_compiler_1_synth_1
wait_on_run dds_compiler_1_synth_1
export_simulation -of_objects [get_files C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/ip/dds_compiler_1_1/dds_compiler_1.xci] -directory C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/modeltech64_10.5/win64/vivado2019_lib} {questa=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/new/DDS_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/new/DDS_1.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Shinelon/Desktop/Vivado_FIR_DDS_20200726/DDS_2/project_1/project_1.srcs/sources_1/new/DDS_2.v
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
launch_simulation -install_path C:/modeltech64_10.5/win64
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
launch_simulation -install_path C:/modeltech64_10.5/win64
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
launch_simulation -install_path C:/modeltech64_10.5/win64
launch_simulation -install_path C:/modeltech64_10.5/win64
launch_simulation -install_path C:/modeltech64_10.5/win64
