$date
	Tue May 30 17:45:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TestModule $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
b0 #
0"
b0 !
$end
#100000
b1100 !
1%
b110 $
b101 #
#200000
