
==== Fetch Stage ====
PC: 0x00000000  |  Fetched IR: 0x100002B7

==== Decode Stage ====
Instruction (IR): 0x100002B7
Opcode: 0x00000037
Type: U-Type
rd: x5
Immediate: 0x10000000
-----------------------------

==== Execute Stage ====
lui: x5 = 0x10000000
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x5 updated to 0x10000000
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000000	x30 = 0x00000000	x31 = 0x00000000
-----------------------------
Clock Cycle: 0x00000001

==== Fetch Stage ====
PC: 0x00000004  |  Fetched IR: 0x0002AF83

==== Decode Stage ====
Instruction (IR): 0x0002AF83
Opcode: 0x00000003
Type: I-Type
rd: x31    rs1: x5
funct3: 0x00000002    Immediate: 0x00000000
-----------------------------

==== Execute Stage ====
Load Effective Address: 0x10000000 + 0x00000000 = 0x10000000
-----------------------------

==== Memory Access Stage ====
lw from address 0x10000000 => 0x00000005
-----------------------------

==== Write Back Stage ====
x31 updated to 0x00000005 (loaded)
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000000	x30 = 0x00000000	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000002

==== Fetch Stage ====
PC: 0x00000008  |  Fetched IR: 0x0042AF03

==== Decode Stage ====
Instruction (IR): 0x0042AF03
Opcode: 0x00000003
Type: I-Type
rd: x30    rs1: x5
funct3: 0x00000002    Immediate: 0x00000004
-----------------------------

==== Execute Stage ====
Load Effective Address: 0x10000000 + 0x00000004 = 0x10000004
-----------------------------

==== Memory Access Stage ====
lw from address 0x10000004 => 0x00000009
-----------------------------

==== Write Back Stage ====
x30 updated to 0x00000009 (loaded)
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000000	x30 = 0x00000009	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000003

==== Fetch Stage ====
PC: 0x0000000C  |  Fetched IR: 0x01E00A63

==== Decode Stage ====
Instruction (IR): 0x01E00A63
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x30
funct3: 0x00000000    Immediate: 0x00000014
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000009
beq: not taken
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000000	x30 = 0x00000009	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000004

==== Fetch Stage ====
PC: 0x00000010  |  Fetched IR: 0x01E00EB3

==== Decode Stage ====
Instruction (IR): 0x01E00EB3
Opcode: 0x00000033
Type: R-Type
rd: x29    rs1: x0    rs2: x30
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x29 = 0x00000000 + 0x00000009
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x29 updated to 0x00000009
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000009	x30 = 0x00000009	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000005

==== Fetch Stage ====
PC: 0x00000014  |  Fetched IR: 0x03EFEF33

==== Decode Stage ====
Instruction (IR): 0x03EFEF33
Opcode: 0x00000033
Type: R-Type
rd: x30    rs1: x31    rs2: x30
funct3: 0x00000006    funct7: 0x00000001
-----------------------------

==== Execute Stage ====
rem: x30 = 0x00000005 % 0x00000009
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x30 updated to 0x00000005
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000009	x30 = 0x00000005	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000006

==== Fetch Stage ====
PC: 0x00000018  |  Fetched IR: 0x01D00FB3

==== Decode Stage ====
Instruction (IR): 0x01D00FB3
Opcode: 0x00000033
Type: R-Type
rd: x31    rs1: x0    rs2: x29
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x31 = 0x00000000 + 0x00000009
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x31 updated to 0x00000009
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000009	x30 = 0x00000005	x31 = 0x00000009
-----------------------------
Clock Cycle: 0x00000007

==== Fetch Stage ====
PC: 0x0000001C  |  Fetched IR: 0xFE0008E3

==== Decode Stage ====
Instruction (IR): 0xFE0008E3
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x0
funct3: 0x00000000    Immediate: 0xFFFFFFF0
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000000
beq: taken
Branch taken. New PC: 0x0000000C
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000009	x30 = 0x00000005	x31 = 0x00000009
-----------------------------
Clock Cycle: 0x00000008

==== Fetch Stage ====
PC: 0x0000000C  |  Fetched IR: 0x01E00A63

==== Decode Stage ====
Instruction (IR): 0x01E00A63
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x30
funct3: 0x00000000    Immediate: 0x00000014
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000005
beq: not taken
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000009	x30 = 0x00000005	x31 = 0x00000009
-----------------------------
Clock Cycle: 0x00000009

==== Fetch Stage ====
PC: 0x00000010  |  Fetched IR: 0x01E00EB3

==== Decode Stage ====
Instruction (IR): 0x01E00EB3
Opcode: 0x00000033
Type: R-Type
rd: x29    rs1: x0    rs2: x30
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x29 = 0x00000000 + 0x00000005
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x29 updated to 0x00000005
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000005	x30 = 0x00000005	x31 = 0x00000009
-----------------------------
Clock Cycle: 0x0000000A

==== Fetch Stage ====
PC: 0x00000014  |  Fetched IR: 0x03EFEF33

==== Decode Stage ====
Instruction (IR): 0x03EFEF33
Opcode: 0x00000033
Type: R-Type
rd: x30    rs1: x31    rs2: x30
funct3: 0x00000006    funct7: 0x00000001
-----------------------------

==== Execute Stage ====
rem: x30 = 0x00000009 % 0x00000005
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x30 updated to 0x00000004
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000005	x30 = 0x00000004	x31 = 0x00000009
-----------------------------
Clock Cycle: 0x0000000B

==== Fetch Stage ====
PC: 0x00000018  |  Fetched IR: 0x01D00FB3

==== Decode Stage ====
Instruction (IR): 0x01D00FB3
Opcode: 0x00000033
Type: R-Type
rd: x31    rs1: x0    rs2: x29
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x31 = 0x00000000 + 0x00000005
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x31 updated to 0x00000005
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000005	x30 = 0x00000004	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x0000000C

==== Fetch Stage ====
PC: 0x0000001C  |  Fetched IR: 0xFE0008E3

==== Decode Stage ====
Instruction (IR): 0xFE0008E3
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x0
funct3: 0x00000000    Immediate: 0xFFFFFFF0
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000000
beq: taken
Branch taken. New PC: 0x0000000C
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000005	x30 = 0x00000004	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x0000000D

==== Fetch Stage ====
PC: 0x0000000C  |  Fetched IR: 0x01E00A63

==== Decode Stage ====
Instruction (IR): 0x01E00A63
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x30
funct3: 0x00000000    Immediate: 0x00000014
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000004
beq: not taken
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000005	x30 = 0x00000004	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x0000000E

==== Fetch Stage ====
PC: 0x00000010  |  Fetched IR: 0x01E00EB3

==== Decode Stage ====
Instruction (IR): 0x01E00EB3
Opcode: 0x00000033
Type: R-Type
rd: x29    rs1: x0    rs2: x30
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x29 = 0x00000000 + 0x00000004
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x29 updated to 0x00000004
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000004	x30 = 0x00000004	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x0000000F

==== Fetch Stage ====
PC: 0x00000014  |  Fetched IR: 0x03EFEF33

==== Decode Stage ====
Instruction (IR): 0x03EFEF33
Opcode: 0x00000033
Type: R-Type
rd: x30    rs1: x31    rs2: x30
funct3: 0x00000006    funct7: 0x00000001
-----------------------------

==== Execute Stage ====
rem: x30 = 0x00000005 % 0x00000004
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x30 updated to 0x00000001
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000004	x30 = 0x00000001	x31 = 0x00000005
-----------------------------
Clock Cycle: 0x00000010

==== Fetch Stage ====
PC: 0x00000018  |  Fetched IR: 0x01D00FB3

==== Decode Stage ====
Instruction (IR): 0x01D00FB3
Opcode: 0x00000033
Type: R-Type
rd: x31    rs1: x0    rs2: x29
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x31 = 0x00000000 + 0x00000004
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x31 updated to 0x00000004
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000004	x30 = 0x00000001	x31 = 0x00000004
-----------------------------
Clock Cycle: 0x00000011

==== Fetch Stage ====
PC: 0x0000001C  |  Fetched IR: 0xFE0008E3

==== Decode Stage ====
Instruction (IR): 0xFE0008E3
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x0
funct3: 0x00000000    Immediate: 0xFFFFFFF0
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000000
beq: taken
Branch taken. New PC: 0x0000000C
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000004	x30 = 0x00000001	x31 = 0x00000004
-----------------------------
Clock Cycle: 0x00000012

==== Fetch Stage ====
PC: 0x0000000C  |  Fetched IR: 0x01E00A63

==== Decode Stage ====
Instruction (IR): 0x01E00A63
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x30
funct3: 0x00000000    Immediate: 0x00000014
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000001
beq: not taken
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000004	x30 = 0x00000001	x31 = 0x00000004
-----------------------------
Clock Cycle: 0x00000013

==== Fetch Stage ====
PC: 0x00000010  |  Fetched IR: 0x01E00EB3

==== Decode Stage ====
Instruction (IR): 0x01E00EB3
Opcode: 0x00000033
Type: R-Type
rd: x29    rs1: x0    rs2: x30
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x29 = 0x00000000 + 0x00000001
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x29 updated to 0x00000001
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000001	x31 = 0x00000004
-----------------------------
Clock Cycle: 0x00000014

==== Fetch Stage ====
PC: 0x00000014  |  Fetched IR: 0x03EFEF33

==== Decode Stage ====
Instruction (IR): 0x03EFEF33
Opcode: 0x00000033
Type: R-Type
rd: x30    rs1: x31    rs2: x30
funct3: 0x00000006    funct7: 0x00000001
-----------------------------

==== Execute Stage ====
rem: x30 = 0x00000004 % 0x00000001
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x30 updated to 0x00000000
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000000	x31 = 0x00000004
-----------------------------
Clock Cycle: 0x00000015

==== Fetch Stage ====
PC: 0x00000018  |  Fetched IR: 0x01D00FB3

==== Decode Stage ====
Instruction (IR): 0x01D00FB3
Opcode: 0x00000033
Type: R-Type
rd: x31    rs1: x0    rs2: x29
funct3: 0x00000000    funct7: 0x00000000
-----------------------------

==== Execute Stage ====
add: x31 = 0x00000000 + 0x00000001
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====
x31 updated to 0x00000001
-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000000	x31 = 0x00000001
-----------------------------
Clock Cycle: 0x00000016

==== Fetch Stage ====
PC: 0x0000001C  |  Fetched IR: 0xFE0008E3

==== Decode Stage ====
Instruction (IR): 0xFE0008E3
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x0
funct3: 0x00000000    Immediate: 0xFFFFFFF0
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000000
beq: taken
Branch taken. New PC: 0x0000000C
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000000	x31 = 0x00000001
-----------------------------
Clock Cycle: 0x00000017

==== Fetch Stage ====
PC: 0x0000000C  |  Fetched IR: 0x01E00A63

==== Decode Stage ====
Instruction (IR): 0x01E00A63
Opcode: 0x00000063
Type: B-Type
rs1: x0    rs2: x30
funct3: 0x00000000    Immediate: 0x00000014
-----------------------------

==== Execute Stage ====
Branch Evaluation: comparing 0x00000000 and 0x00000000
beq: taken
Branch taken. New PC: 0x00000020
-----------------------------

==== Memory Access Stage ====

-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000000	x31 = 0x00000001
-----------------------------
Clock Cycle: 0x00000018

==== Fetch Stage ====
PC: 0x00000020  |  Fetched IR: 0x01F2A423

==== Decode Stage ====
Instruction (IR): 0x01F2A423
Opcode: 0x00000023
Type: S-Type
rs1: x5    rs2: x31
funct3: 0x00000002    Immediate: 0x00000008
-----------------------------

==== Execute Stage ====
Store Effective Address: 0x10000000 + 0x00000008 = 0x10000008
-----------------------------

==== Memory Access Stage ====
sw store 0x00000001 to addresses starting at 0x10000008
-----------------------------

==== Write Back Stage ====

-----------------------------
-----------------------------
Register States:
x0 = 0x00000000	x1 = 0x00000000	x2 = 0x7FFFFFDC	x3 = 0x10000000
x4 = 0x00000000	x5 = 0x10000000	x6 = 0x00000000	x7 = 0x00000000
x8 = 0x00000000	x9 = 0x00000000	x10 = 0x00000001	x11 = 0x7FFFFFDC
x12 = 0x00000000	x13 = 0x00000000	x14 = 0x00000000	x15 = 0x00000000
x16 = 0x00000000	x17 = 0x00000000	x18 = 0x00000000	x19 = 0x00000000
x20 = 0x00000000	x21 = 0x00000000	x22 = 0x00000000	x23 = 0x00000000
x24 = 0x00000000	x25 = 0x00000000	x26 = 0x00000000	x27 = 0x00000000
x28 = 0x00000000	x29 = 0x00000001	x30 = 0x00000000	x31 = 0x00000001
-----------------------------
Clock Cycle: 0x00000019

No instruction found at PC = 0x00000024. Halting.
