

================================================================
== Vitis HLS Report for 'fft_stage_5'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      285|  20.000 ns|  1.425 us|    4|  285|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56  |fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        2|      131|  10.000 ns|  0.655 us|    2|  131|       no|
        |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72                    |fft_stage_5_Pipeline_SKIP_X_SKIP_Y                    |        2|      283|  10.000 ns|  1.415 us|    2|  283|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    24|    3316|    3859|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|     146|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|    3462|    4214|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72                    |fft_stage_5_Pipeline_SKIP_X_SKIP_Y                    |        0|  24|  3043|  3175|    0|
    |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56  |fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        0|   0|   273|   614|    0|
    |mul_7ns_7ns_14_1_1_U233                                         |mul_7ns_7ns_14_1_1                                    |        0|   0|     0|    30|    0|
    |mul_8ns_7ns_70_1_1_U232                                         |mul_8ns_7ns_70_1_1                                    |        0|   0|     0|    40|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                      |        0|  24|  3316|  3859|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_116_p2               |         +|   0|  0|  16|           9|           2|
    |icmp_ln1039_fu_102_p2            |      icmp|   0|  0|  11|           8|           3|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  31|          19|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |I_address0      |  14|          3|   12|         36|
    |I_address1      |  14|          3|   12|         36|
    |I_ce0           |  14|          3|    1|          3|
    |I_ce1           |  14|          3|    1|          3|
    |X_0_0_address0  |  14|          3|   10|         30|
    |X_0_0_ce0       |  14|          3|    1|          3|
    |X_0_0_d0        |  14|          3|   32|         96|
    |X_0_0_we0       |  14|          3|    1|          3|
    |X_0_1_address0  |  14|          3|   10|         30|
    |X_0_1_ce0       |  14|          3|    1|          3|
    |X_0_1_d0        |  14|          3|   32|         96|
    |X_0_1_we0       |  14|          3|    1|          3|
    |X_1_0_address0  |  14|          3|   10|         30|
    |X_1_0_ce0       |  14|          3|    1|          3|
    |X_1_0_d0        |  14|          3|   32|         96|
    |X_1_0_we0       |  14|          3|    1|          3|
    |X_1_1_address0  |  14|          3|   10|         30|
    |X_1_1_ce0       |  14|          3|    1|          3|
    |X_1_1_d0        |  14|          3|   32|         96|
    |X_1_1_we0       |  14|          3|    1|          3|
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |ap_return       |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 324|         69|  236|        677|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_return_preg                                                               |  32|   0|   32|          0|
    |bound_reg_196                                                                |  14|   0|   14|          0|
    |empty_reg_175                                                                |   8|   0|    8|          0|
    |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1039_reg_171                                                          |   1|   0|    1|          0|
    |mul_ln63_reg_186                                                             |  70|   0|   70|          0|
    |tmp_reg_181                                                                  |   7|   0|    7|          0|
    |trunc_ln1_reg_191                                                            |   7|   0|    7|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 146|   0|  146|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|   fft_stage.5|  return value|
|I_address0      |  out|   12|   ap_memory|             I|         array|
|I_ce0           |  out|    1|   ap_memory|             I|         array|
|I_q0            |   in|   32|   ap_memory|             I|         array|
|I_address1      |  out|   12|   ap_memory|             I|         array|
|I_ce1           |  out|    1|   ap_memory|             I|         array|
|I_q1            |   in|   32|   ap_memory|             I|         array|
|X_0_0_address0  |  out|   10|   ap_memory|         X_0_0|         array|
|X_0_0_ce0       |  out|    1|   ap_memory|         X_0_0|         array|
|X_0_0_we0       |  out|    1|   ap_memory|         X_0_0|         array|
|X_0_0_d0        |  out|   32|   ap_memory|         X_0_0|         array|
|X_0_1_address0  |  out|   10|   ap_memory|         X_0_1|         array|
|X_0_1_ce0       |  out|    1|   ap_memory|         X_0_1|         array|
|X_0_1_we0       |  out|    1|   ap_memory|         X_0_1|         array|
|X_0_1_d0        |  out|   32|   ap_memory|         X_0_1|         array|
|X_1_0_address0  |  out|   10|   ap_memory|         X_1_0|         array|
|X_1_0_ce0       |  out|    1|   ap_memory|         X_1_0|         array|
|X_1_0_we0       |  out|    1|   ap_memory|         X_1_0|         array|
|X_1_0_d0        |  out|   32|   ap_memory|         X_1_0|         array|
|X_1_1_address0  |  out|   10|   ap_memory|         X_1_1|         array|
|X_1_1_ce0       |  out|    1|   ap_memory|         X_1_1|         array|
|X_1_1_we0       |  out|    1|   ap_memory|         X_1_1|         array|
|X_1_1_d0        |  out|   32|   ap_memory|         X_1_1|         array|
|p_read          |   in|   32|     ap_none|        p_read|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.50ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_6, i32 8, i32 15"   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln1039 = icmp_ugt  i8 %trunc_ln, i8 5"   --->   Operation 12 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_6"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1039, void %VITIS_LOOP_63_1, void %if.then" [src/fft.cpp:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %empty" [src/fft.cpp:63]   --->   Operation 15 'zext' 'zext_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.90ns)   --->   "%add_ln63 = add i9 %zext_ln63, i9 3" [src/fft.cpp:63]   --->   Operation 16 'add' 'add_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln63, i32 2, i32 8" [src/fft.cpp:63]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln1039)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %empty" [src/fft.cpp:63]   --->   Operation 18 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i7 %tmp" [src/fft.cpp:63]   --->   Operation 19 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.17ns)   --->   "%mul_ln63 = mul i70 %zext_ln63_1, i70 %zext_ln63_2" [src/fft.cpp:63]   --->   Operation 20 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln63 = call void @fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2, i70 %mul_ln63, i8 %empty, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1" [src/fft.cpp:63]   --->   Operation 21 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln63 = call void @fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2, i70 %mul_ln63, i8 %empty, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1" [src/fft.cpp:63]   --->   Operation 22 'call' 'call_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.5_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln1, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1, i16 %w_9, i16 %w_14" [src/fft.cpp:17]   --->   Operation 24 'call' 'call_ln17' <Predicate = (icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %p_read_6" [src/fft.cpp:79]   --->   Operation 26 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 1.82>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read_6, i32 1, i32 7" [src/fft.cpp:17]   --->   Operation 27 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%cast = zext i7 %trunc_ln1" [src/fft.cpp:17]   --->   Operation 28 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.82ns)   --->   "%bound = mul i14 %cast, i14 %cast" [src/fft.cpp:17]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.5_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln1, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1, i16 %w_9, i16 %w_14" [src/fft.cpp:17]   --->   Operation 30 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
p_read_6        (read       ) [ 00111]
trunc_ln        (partselect ) [ 00000]
icmp_ln1039     (icmp       ) [ 01111]
empty           (trunc      ) [ 00111]
br_ln12         (br         ) [ 00000]
zext_ln63       (zext       ) [ 00000]
add_ln63        (add        ) [ 00000]
tmp             (partselect ) [ 00100]
zext_ln63_1     (zext       ) [ 00000]
zext_ln63_2     (zext       ) [ 00000]
mul_ln63        (mul        ) [ 00010]
call_ln63       (call       ) [ 00000]
br_ln0          (br         ) [ 00000]
call_ln17       (call       ) [ 00000]
br_ln0          (br         ) [ 00000]
ret_ln79        (ret        ) [ 00000]
trunc_ln1       (partselect ) [ 00010]
cast            (zext       ) [ 00000]
bound           (mul        ) [ 00010]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.5_Pipeline_SKIP_X_SKIP_Y"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_6_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="15" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="1"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="32" slack="0"/>
<pin id="63" dir="0" index="6" bw="32" slack="0"/>
<pin id="64" dir="0" index="7" bw="32" slack="0"/>
<pin id="65" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="0"/>
<pin id="78" dir="0" index="5" bw="32" slack="0"/>
<pin id="79" dir="0" index="6" bw="32" slack="0"/>
<pin id="80" dir="0" index="7" bw="32" slack="0"/>
<pin id="81" dir="0" index="8" bw="16" slack="0"/>
<pin id="82" dir="0" index="9" bw="16" slack="0"/>
<pin id="83" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="0" index="3" bw="5" slack="0"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln1039_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln63_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln63_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln63_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln63_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="1"/>
<pin id="137" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul_ln63_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="0" index="3" bw="4" slack="0"/>
<pin id="150" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bound_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_read_6_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln1039_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1039 "/>
</bind>
</comp>

<comp id="175" class="1005" name="empty_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="1"/>
<pin id="183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="186" class="1005" name="mul_ln63_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="70" slack="1"/>
<pin id="188" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63 "/>
</bind>
</comp>

<comp id="191" class="1005" name="trunc_ln1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="bound_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="154"><net_src comp="145" pin="4"/><net_sink comp="72" pin=2"/></net>

<net id="158"><net_src comp="145" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="169"><net_src comp="50" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="174"><net_src comp="102" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="108" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="184"><net_src comp="122" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="189"><net_src comp="138" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="194"><net_src comp="145" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="199"><net_src comp="159" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_0_0 | {2 3 4 }
	Port: X_0_1 | {2 3 4 }
	Port: X_1_0 | {2 3 4 }
	Port: X_1_1 | {2 3 4 }
	Port: w_9 | {}
	Port: w_14 | {}
 - Input state : 
	Port: fft_stage.5 : I | {2 3 4 }
	Port: fft_stage.5 : p_read | {1 }
	Port: fft_stage.5 : w_9 | {3 4 }
	Port: fft_stage.5 : w_14 | {3 4 }
  - Chain level:
	State 1
		icmp_ln1039 : 1
		br_ln12 : 2
		zext_ln63 : 1
		add_ln63 : 2
		tmp : 3
	State 2
		mul_ln63 : 1
		call_ln63 : 2
	State 3
	State 4
		cast : 1
		bound : 2
		call_ln17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 |    0    |  3.166  |   446   |   472   |
|          |          grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72          |    24   |  16.94  |   2551  |   2640  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                         mul_ln63_fu_138                        |    0    |    0    |    0    |    40   |
|          |                          bound_fu_159                          |    0    |    0    |    0    |    30   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                         add_ln63_fu_116                        |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln1039_fu_102                       |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       p_read_6_read_fu_50                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln_fu_92                         |    0    |    0    |    0    |    0    |
|partselect|                           tmp_fu_122                           |    0    |    0    |    0    |    0    |
|          |                        trunc_ln1_fu_145                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                          empty_fu_108                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln63_fu_112                        |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln63_1_fu_132                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln63_2_fu_135                       |    0    |    0    |    0    |    0    |
|          |                           cast_fu_155                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    24   |  20.106 |   2997  |   3208  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   bound_reg_196   |   14   |
|   empty_reg_175   |    8   |
|icmp_ln1039_reg_171|    1   |
|  mul_ln63_reg_186 |   70   |
|  p_read_6_reg_166 |   32   |
|    tmp_reg_181    |    7   |
| trunc_ln1_reg_191 |    7   |
+-------------------+--------+
|       Total       |   139  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 |  p1  |   2  |  15  |   30   ||    9    |
|          grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72          |  p1  |   2  |  14  |   28   ||    9    |
|          grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72          |  p2  |   2  |   7  |   14   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   72   ||  1.467  ||    27   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   20   |  2997  |  3208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   139  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   21   |  3136  |  3235  |
+-----------+--------+--------+--------+--------+
