<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5"><title>Yifan Gao</title><meta name="author" content="Yifan Gao"><link rel="shortcut icon" href="/img/favicon.png"><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.13.0/css/all.min.css"><meta name="generator" content="Hexo 6.3.0"></head><body><header id="page_header"><div class="header_wrap"><div id="blog_name"><a class="blog_title" id="site-name" href="/">Yifan Gao</a></div><button class="menus_icon"><div class="navicon"></div></button><ul class="menus_items"><li class="menus_item"><a class="site-page" href="/Research"> Research</a></li><li class="menus_item"><a class="site-page" href="/Education"> Education</a></li><li class="menus_item"><a class="site-page" href="/"> About</a></li><li class="menus_item"><a class="site-page" target="_blank" rel="noopener" href="https://phower.me"> Blog</a></li></ul></div></header><main id="page_main"><div class="side-card sticky"><div class="card-wrap" itemscope itemtype="http://schema.org/Person"><div class="author-avatar"><img class="avatar-img" src="/img/avatar.jpg" onerror="this.onerror=null;this.src='/img/profile.png'" alt="avatar"></div><div class="author-discrip"><h3>Yifan Gao</h3><p class="author-bio">Engage, learn, and change all of it.</p></div><div class="author-links"><button class="btn m-social-links">Links</button><ul class="social-icons"><li><a class="social-icon" href="https://github.com/bigtigeraowu" target="_blank"><i class="fab fa-github" aria-hidden="true"></i></a></li><li><a class="social-icon" href="/" target="_blank"><i class="fas fa-envelope" aria-hidden="true"></i></a></li></ul><ul class="social-links"><li><a class="e-social-link" href="/" target="_blank"><i class="fas fa-graduation-cap" aria-hidden="true"></i><span>Google Scholar</span></a></li><li><a class="e-social-link" href="/" target="_blank"><i class="https://orcid.org/0009-0009-0413-478X" aria-hidden="true"></i><span>ORCID</span></a></li></ul></div><a class="cv-links" href="/attaches/CV.pdf" target="_blank"><i class="fas fa-file-pdf" aria-hidden="true"><span>My Detail CV.</span></i></a></div></div><div class="page" itemscope itemtype="http://schema.org/CreativeWork"><h2 class="page-title">Experimental record for the transient on-off characteristics analysis of the circuit (Conducted on May 10th, 2023)</h2><article><h1
id="experimental-record-for-the-transient-on-off-characteristics-analysis-of-the-circuit-conducted-on-may-10th-2023">Experimental
record for the transient on-off characteristics analysis of the circuit
(Conducted on May 10th, 2023)</h1>
<h2 id="introduction">Introduction</h2>
<h3 id="purpose">purpose</h3>
<p>We would be trying to learn and master the simulation of on-off
characteristics and analyze the on-off characteristics for inverters,
including the analysis of the rise and fall time, impact on the on-off
characteristics by the variances of <span
class="math inline">\(\frac{W}{L}_p\)</span> , <span
class="math inline">\(\frac{W}{L}_n\)</span> and load capacitance,
design of a symmetric inverter based on the simulation results. Our
ultimate goal is to study the relevant CAD knowledge both theoretically
and experimentally.</p>
<h3 id="software">Software</h3>
<p>Tanner tools(Including <strong>S-edit</strong> to graphically arrange
the Metal-Oxide-Semiconductor field effect
transistors(<strong>MOSFETs</strong>), <strong>T-spice</strong> to
extract and edit the netlist and <strong>W-edit</strong> to exhibit the
simulation results), OriginLab is used to perform the graphical
analysis.</p>
<h2 id="experimental">Experimental</h2>
<p>Firstly, using the samples planted in S-edit to construct an inverter
manually.</p>
<p><img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@main/img/202305131136070.png" /></p>
<p>where a n-MOSFET, a p-MOSFET, a capacitor, as well as three
sources(Gnd, Vdd and a voltage pulse source) are employed to construct
the basic structures of an inverter. Afterward the
<strong>netlist</strong> was extracted to T-spice for simulation, the
code is showing below:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">* SPICE netlist written by S-Edit Win32 7.03</span><br><span class="line">* Written on May 10, 2023 at 17:03:22</span><br><span class="line"></span><br><span class="line">* Waveform probing commands</span><br><span class="line">.probe</span><br><span class="line">.options probefilename=&quot;sedit.dat&quot;</span><br><span class="line">+ probesdbfile=&quot;E:\class2023\20230426.sdb&quot;</span><br><span class="line">+ probetopmodule=&quot;Inverter&quot;</span><br><span class="line"></span><br><span class="line">* Main circuit: Inverter</span><br><span class="line">C1 Output Gnd &#x27;cap&#x27;</span><br><span class="line">M2 Output Input Gnd Gnd NMOS L=1u W=40u AD=66p PD=24u AS=66p PS=24u </span><br><span class="line">M3 Output Input Vdd Vdd PMOS L=1u W=&#x27;pwidth&#x27; AD=66p PD=24u AS=66p PS=24u</span><br><span class="line">v4 Vdd Gnd 5.0</span><br><span class="line">v5 Input Gnd pulse(0.0 5.0 0 5n 5n 50n 200n)</span><br><span class="line">* pulse (lowv highv delay rise fall pulsewidth period)</span><br><span class="line">* End of main circuit: Inverter</span><br><span class="line">.include &quot;E:\TannerT\tanner\TSpice70\models\ml2_125.md&quot;</span><br><span class="line"></span><br><span class="line">.param cap=800f</span><br><span class="line">* .step cap 200f 1000f 100f</span><br><span class="line">.param pwidth=40u</span><br><span class="line">* .step pwidth 10u 100u 10u</span><br><span class="line">.measure tran period trig v(Output) val=4.0 fall=3 targ v(Output) val=4.0 fall=4</span><br><span class="line">.measure tran falltime trig v(Output) val=4.5 fall=3 targ v(Output) val=0.5 fall=3</span><br><span class="line">.measure tran risetime trig v(Output) val=0.5 rise=3 targ v(Output) val=4.5 rise=3</span><br><span class="line">.measure tran delay trig v(Input) val=2.5 fall=3 targ v(Output) val=2.5 rise=3</span><br></pre></td></tr></table></figure>
<p>It is worth noticing that the parameters of the capacitor, <span
class="math inline">\(W_p\)</span> and the pulse source are delicately
calibrated for better simulation results.</p>
<h4 id="transient-characteristics">1. Transient characteristics</h4>
<p>The simulation commenced with the transient properties of the
inverter, using the transient analysis method, we have added:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">.tran/op 1n 1000n start=30n method=bdf</span><br><span class="line">.print tran v(Output,Gnd) v(Input,Gnd)</span><br></pre></td></tr></table></figure>
<p>The results are shown as follows, a typical transient behavior of the
inverter is shown as expected, with the output and the input locating on
the opposite DC level.</p>
<p><img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@main/img/202305131136136.png" /></p>
<h4 id="size-variation">2.Size variation</h4>
<p>Next part involves the modification of the sizes of the MOSFETs to
investigate their influences on the on-off characteristics, however,
consider the fact that 'L'(the length of the MOSFET) is constant, the
only factors left for investigation are <span
class="math inline">\(W_p\)</span> and <span
class="math inline">\(W_n\)</span>, or actually their ratio. Thus, we
can further fix the value of <span class="math inline">\(W_n\)</span>
and leave the <span class="math inline">\(W_p\)</span> as the only
variable for our simulation. Let us head back to the code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">.param pwidth=40u</span><br><span class="line">.step pwidth 10u 100u 10u</span><br></pre></td></tr></table></figure>
<p>Since we have already make the <span
class="math inline">\(W_p\)</span> as 'pwidth', the only thing left for
us is to give it a sweep, here we conduct the sweep from 10 microns to
100 microns with a step of 10. The results are shown as follows:</p>
<p><img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@master/202305121527458.png" /></p>
<p>Here three parameters of <span class="math inline">\(W_p\)</span> are
picked for exhibition, from the chart, it is obvious to obtain that
there seems to be some electrical delay as the <span
class="math inline">\(W_p\)</span> increases, but the rise and fall time
would be <strong>hard</strong> to tell. Therefore, we could use the
.measure command to determine the rise and fall time, along with the
period and the delay time for the later use:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">.measure tran period trig v(Output) val=4.0 fall=3 targ v(Output) val=4.0 fall=4</span><br><span class="line">.measure tran falltime trig v(Output) val=4.5 fall=3 targ v(Output) val=0.5 fall=3</span><br><span class="line">.measure tran risetime trig v(Output) val=0.5 rise=3 targ v(Output) val=4.5 rise=3</span><br><span class="line">.measure tran delay trig v(Input) val=2.5 fall=3 targ v(Output) val=2.5 rise=3</span><br></pre></td></tr></table></figure>
<p>Here are four measures towards the period, fall time, rise time and
delay, respectively. Graphical data for the dependences of the rise/fall
time along with the period and delay time on the <span
class="math inline">\(W_p\)</span> are shown as follows:</p>
<p><img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@main/img/202305131136949.png" /></p>
<p>from which we could see that the rise time decreases with <span
class="math inline">\(W_p\)</span> while the fall time
<strong>increases</strong> with <span class="math inline">\(W_p\)</span>
at first but finally <strong>goes down</strong> with a peak value of
about <span class="math inline">\(1.46\times10^{-9}\)</span> s. The
delay time <strong>decreases</strong> with the <span
class="math inline">\(W_p\)</span>, indicating a faster speed of the
inverter, and the period <strong>remains the same</strong> throughout
the whole process.</p>
<h4 id="design-of-a-symmetric-inverter">3.Design of a symmetric
inverter</h4>
<p>Further, we would like to design a symmetric inverter, which
possesses the same rise time and fall time. This can be done either by
searching the intersection of the rise time and the fall time based on
previous section, where we have listed their dependences on <span
class="math inline">\(W_p\)</span>, or by repeating the simulation to do
some dichotomy. Dichotomy is picked and three rounds of simulation are
conducted by keeping shrinking the searching scope:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">.step pwidth 10u 100u 10u</span><br><span class="line">.step pwidth 80u 90u 1u</span><br><span class="line">.step pwidth 84u 85u 0.1u</span><br></pre></td></tr></table></figure>
<p>Finally, we could determine the <span
class="math inline">\(W_p\)</span> to be approximately <span
class="math inline">\(8.45\times10^{-5}\)</span> m with the following
results:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">Measurement result summary - pwidth=8.44e-005 </span><br><span class="line">   period =   2.0000e-007</span><br><span class="line">   falltime =   1.4233e-009</span><br><span class="line">   risetime =   1.4253e-009</span><br><span class="line">   delay =   6.0402e-010</span><br><span class="line"></span><br><span class="line">Measurement result summary - pwidth=8.45e-005 </span><br><span class="line">   period =   2.0000e-007</span><br><span class="line">   falltime =   1.4241e-009</span><br><span class="line">   risetime =   1.4238e-009</span><br><span class="line">   delay =   6.0319e-010</span><br></pre></td></tr></table></figure>
<h4 id="capacitance-investigation">4.Capacitance investigation</h4>
<p>This part we focuses on the relations between the load capacitance
and the key transient parameters(rise time, fall time, delay time and
period). Same as above, we need to first define a sweep of the value of
the 'cap':</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">.step cap 200f 1000f 100f</span><br></pre></td></tr></table></figure>
<p>This is actually the same process like part 2, while the
'<strong>.measure</strong>' function was also employed to determine the
specific value of those parameters. Therefore, img/the results were
obtained with ease::happy:</p>
<p><img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@main/img/202305131136009.png" /></p>
<p>It can be inferred that both the rise time and the fall time, along
with the delay time increases linearly(almostðŸ˜Ž) with the capacitance,
respectively, as is expected, while the period remains the same.</p>
<h2 id="conclusion">Conclusion</h2>
<p>This time we have systematically simulated the transient
characteristics of a typical inverter consists of two complementary
MOSFETs. Two main parameters, the size of the MOSFET and the load
capacitance are investigated to acquire the impact they have on the
transient behavior of the inverter. The results we obtained are
interesting:</p>
<p>Firstly, the rise/fall time, as well as the delay time can be a lot
smaller if the <span class="math inline">\(W_p\)</span> keeps enlarging,
indicating a faster response speed of the device, <em>i.e.</em>:a better
transient performance, which is key to the present semiconductor
industry. Theoretically, the rise/fall time can be deduced from:</p>
<p><span class="math display">\[t_{rise/fall}=\tau_n
ln\frac{V_{dd}}{V_{out}}\]</span></p>
<p><span
class="math display">\[t_{delay}=(\tau_{n}+\tau_{p})\frac{ln2}{2}\]</span></p>
<p><span class="math inline">\(\tau_{n/p}\)</span> is the <span
class="math inline">\(RC\)</span> constant of the MOSFET, which can be
expressed as:</p>
<p><span class="math display">\[\tau_{n/p}=R_{n/p}C_{out}\]</span></p>
<p>From the previous study, <span
class="math inline">\(R=\frac{1}{\beta(V_{dd}-V_{threshold})}\)</span>,
while the <span class="math inline">\(C_{out}\)</span> in the RC model
can be expressed as:</p>
<p><span class="math display">\[C_{out}=C_{FET}+C_{load}\]</span></p>
<p>Combined with the expression of <span
class="math inline">\(R\)</span>, it is obvious that there would be a
conflict between <span class="math inline">\(R\)</span> and <span
class="math inline">\(C\)</span>, since larger junction area will do
lead to a smaller <span class="math inline">\(R\)</span>, if the
capacitance can be regarded as a constant, the rise/fall time will
become smaller. While the <span class="math inline">\(C_l\)</span>
became larger, it will greatly extend the response time of the
device.</p>
<p>However, in the practical circumstances, the <span
class="math inline">\(C_{FET}\)</span> will not be a constant for the
extended area, leading to a slower response speed. Moreover, larger area
will also lead to more cost in the industry production. Besides, there
are a lot more 'conflicts' like the <span
class="math inline">\(R\)</span> and <span
class="math inline">\(C\)</span> we are investigating, which are the
main barriers for the semiconductor industries nowadays. Perhaps we may
be finally able to figure out a general solution to produce fast devices
with a low cost? Or maybe further, better and cheaper? I am not sure.
However, we should never give up on this.</p>
<p>In the end, there is an overview of the codes for the simulations
conducted on May 10th, 2023.</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line">* SPICE netlist written by S-Edit Win32 7.03</span><br><span class="line">* Written on May 10, 2023 at 17:03:22</span><br><span class="line"></span><br><span class="line">* Waveform probing commands</span><br><span class="line">.probe</span><br><span class="line">.options probefilename=&quot;sedit.dat&quot;</span><br><span class="line">+ probesdbfile=&quot;E:\class2023\20230426.sdb&quot;</span><br><span class="line">+ probetopmodule=&quot;Inverter&quot;</span><br><span class="line"></span><br><span class="line">* Main circuit: Inverter</span><br><span class="line">C1 Output Gnd &#x27;cap&#x27;</span><br><span class="line">M2 Output Input Gnd Gnd NMOS L=1u W=40u AD=66p PD=24u AS=66p PS=24u </span><br><span class="line">M3 Output Input Vdd Vdd PMOS L=1u W=&#x27;pwidth&#x27; AD=66p PD=24u AS=66p PS=24u</span><br><span class="line">v4 Vdd Gnd 5.0</span><br><span class="line">v5 Input Gnd pulse(0.0 5.0 0 5n 5n 50n 200n)</span><br><span class="line">* pulse (lowv highv delay rise fall pulsewidth period)</span><br><span class="line">* End of main circuit: Inverter</span><br><span class="line">.include &quot;E:\TannerT\tanner\TSpice70\models\ml2_125.md&quot;</span><br><span class="line">.tran/op 1n 1000n start=30n method=bdf</span><br><span class="line">.print tran v(Output,Gnd) v(Input,Gnd)</span><br><span class="line">.param cap=800f</span><br><span class="line">*.step cap 200f 1000f 100f</span><br><span class="line">.param pwidth=40u</span><br><span class="line">.step pwidth 10u 100u 10u</span><br><span class="line">.measure tran period trig v(Output) val=4.0 fall=3 targ v(Output) val=4.0 fall=4</span><br><span class="line">.measure tran falltime trig v(Output) val=4.5 fall=3 targ v(Output) val=0.5 fall=3</span><br><span class="line">.measure tran risetime trig v(Output) val=0.5 rise=3 targ v(Output) val=4.5 rise=3</span><br><span class="line">.measure tran delay trig v(Input) val=2.5 fall=3 targ v(Output) val=2.5 rise=3</span><br></pre></td></tr></table></figure>
<p><strong>Hope you enjoy and get something you need(or
like)!</strong></p>
<figure>
<img
src="https://cdn.jsdelivr.net/gh/bigtigeraowu/Blog@main/img/202305131144183.jpg"
alt="A cup of coffee by Ewa(one of my friends)" />
<figcaption aria-hidden="true">A cup of coffee by Ewa(one of my
friends)</figcaption>
</figure>
</article></div></main><div class="nav-wrap"><div class="nav"><button class="site-nav"><div class="navicon"></div></button><ul class="nav_items"><li class="nav_item"><a class="nav-page" href="/Research"> Research</a></li><li class="nav_item"><a class="nav-page" href="/Education"> Education</a></li><li class="nav_item"><a class="nav-page" href="/"> About</a></li><li class="nav_item"><a class="nav-page" target="_blank" rel="noopener" href="https://phower.me"> Blog</a></li></ul></div><div class="cd-top"><i class="fa fa-arrow-up" aria-hidden="true"></i></div></div><footer id="page_footer"><div class="footer_wrap"><div class="copyright">&copy;2022 - 2023 by Yifan Gao</div><div class="theme-info">Powered by <a target="_blank" href="https://hexo.io" rel="nofollow noopener">Hexo</a> & <a target="_blank" href="https://github.com/PhosphorW/hexo-theme-academia" rel="nofollow noopener">Academia Theme</a></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/jquery-pjax@latest/jquery.pjax.min.js"></script><script src="/js/main.js"></script></body></html>