// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_in_rows_dout,
        stream_in_rows_num_data_valid,
        stream_in_rows_fifo_cap,
        stream_in_rows_empty_n,
        stream_in_rows_read,
        stream_in_cols_dout,
        stream_in_cols_num_data_valid,
        stream_in_cols_fifo_cap,
        stream_in_cols_empty_n,
        stream_in_cols_read,
        img0_data_dout,
        img0_data_num_data_valid,
        img0_data_fifo_cap,
        img0_data_empty_n,
        img0_data_read,
        img1_data_din,
        img1_data_num_data_valid,
        img1_data_fifo_cap,
        img1_data_full_n,
        img1_data_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [9:0] stream_in_rows_dout;
input  [1:0] stream_in_rows_num_data_valid;
input  [1:0] stream_in_rows_fifo_cap;
input   stream_in_rows_empty_n;
output   stream_in_rows_read;
input  [10:0] stream_in_cols_dout;
input  [1:0] stream_in_cols_num_data_valid;
input  [1:0] stream_in_cols_fifo_cap;
input   stream_in_cols_empty_n;
output   stream_in_cols_read;
input  [23:0] img0_data_dout;
input  [1:0] img0_data_num_data_valid;
input  [1:0] img0_data_fifo_cap;
input   img0_data_empty_n;
output   img0_data_read;
output  [23:0] img1_data_din;
input  [1:0] img1_data_num_data_valid;
input  [1:0] img1_data_fifo_cap;
input   img1_data_full_n;
output   img1_data_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_in_rows_read;
reg stream_in_cols_read;
reg img0_data_read;
reg img1_data_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    stream_in_rows_blk_n;
reg    stream_in_cols_blk_n;
reg   [10:0] width_reg_113;
reg    ap_block_state1;
reg   [9:0] height_reg_121;
wire   [11:0] add_ln177_fu_92_p2;
reg   [11:0] add_ln177_reg_126;
wire    ap_CS_fsm_state4;
wire   [20:0] mul_ln177_fu_106_p2;
reg   [20:0] mul_ln177_reg_131;
reg   [10:0] offset_buffer_address0;
reg    offset_buffer_ce0;
reg    offset_buffer_we0;
reg   [6:0] offset_buffer_d0;
reg    offset_buffer_ce1;
wire   [6:0] offset_buffer_q1;
reg   [10:0] offset_buffer_1_address0;
reg    offset_buffer_1_ce0;
reg    offset_buffer_1_we0;
reg   [6:0] offset_buffer_1_d0;
reg    offset_buffer_1_ce1;
wire   [6:0] offset_buffer_1_q1;
reg   [10:0] offset_buffer_2_address0;
reg    offset_buffer_2_ce0;
reg    offset_buffer_2_we0;
reg   [6:0] offset_buffer_2_d0;
reg    offset_buffer_2_ce1;
wire   [6:0] offset_buffer_2_q1;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_done;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_idle;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_ready;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_address0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_d0;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_address0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_address0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_d0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_idle;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_ready;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img0_data_read;
wire   [23:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_din;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_write;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_d0;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address1;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce1;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_d0;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address1;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce1;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce0;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_we0;
wire   [6:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_d0;
wire   [10:0] grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address1;
wire    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce1;
reg    grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [11:0] zext_ln109_fu_89_p1;
wire   [9:0] mul_ln177_fu_106_p0;
wire   [11:0] mul_ln177_fu_106_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire   [20:0] mul_ln177_fu_106_p00;
wire   [20:0] mul_ln177_fu_106_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg = 1'b0;
#0 grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg = 1'b0;
end

QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s_offset_buffer_RAM_AUTO_bkb #(
    .DataWidth( 7 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
offset_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_address0),
    .ce0(offset_buffer_ce0),
    .we0(offset_buffer_we0),
    .d0(offset_buffer_d0),
    .address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address1),
    .ce1(offset_buffer_ce1),
    .q1(offset_buffer_q1)
);

QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s_offset_buffer_RAM_AUTO_bkb #(
    .DataWidth( 7 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
offset_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_address0),
    .ce0(offset_buffer_1_ce0),
    .we0(offset_buffer_1_we0),
    .d0(offset_buffer_1_d0),
    .address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address1),
    .ce1(offset_buffer_1_ce1),
    .q1(offset_buffer_1_q1)
);

QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s_offset_buffer_RAM_AUTO_bkb #(
    .DataWidth( 7 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
offset_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_address0),
    .ce0(offset_buffer_2_ce0),
    .we0(offset_buffer_2_we0),
    .d0(offset_buffer_2_d0),
    .address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address1),
    .ce1(offset_buffer_2_ce1),
    .q1(offset_buffer_2_q1)
);

QuantizationDithering_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1 grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start),
    .ap_done(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_done),
    .ap_idle(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_idle),
    .ap_ready(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_ready),
    .width(width_reg_113),
    .offset_buffer_2_address0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_address0),
    .offset_buffer_2_ce0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_ce0),
    .offset_buffer_2_we0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_we0),
    .offset_buffer_2_d0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_d0),
    .offset_buffer_1_address0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_address0),
    .offset_buffer_1_ce0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_ce0),
    .offset_buffer_1_we0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_we0),
    .offset_buffer_1_d0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_d0),
    .offset_buffer_address0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_address0),
    .offset_buffer_ce0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_ce0),
    .offset_buffer_we0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_we0),
    .offset_buffer_d0(grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_d0)
);

QuantizationDithering_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start),
    .ap_done(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done),
    .ap_idle(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_idle),
    .ap_ready(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_ready),
    .img0_data_dout(img0_data_dout),
    .img0_data_num_data_valid(2'd0),
    .img0_data_fifo_cap(2'd0),
    .img0_data_empty_n(img0_data_empty_n),
    .img0_data_read(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img0_data_read),
    .img1_data_din(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_din),
    .img1_data_num_data_valid(2'd0),
    .img1_data_fifo_cap(2'd0),
    .img1_data_full_n(img1_data_full_n),
    .img1_data_write(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_write),
    .mul_ln177(mul_ln177_reg_131),
    .offset_buffer_2_address0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address0),
    .offset_buffer_2_ce0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce0),
    .offset_buffer_2_we0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_we0),
    .offset_buffer_2_d0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_d0),
    .offset_buffer_2_address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address1),
    .offset_buffer_2_ce1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce1),
    .offset_buffer_2_q1(offset_buffer_2_q1),
    .offset_buffer_1_address0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address0),
    .offset_buffer_1_ce0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce0),
    .offset_buffer_1_we0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_we0),
    .offset_buffer_1_d0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_d0),
    .offset_buffer_1_address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address1),
    .offset_buffer_1_ce1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce1),
    .offset_buffer_1_q1(offset_buffer_1_q1),
    .width(width_reg_113),
    .offset_buffer_address0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address0),
    .offset_buffer_ce0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce0),
    .offset_buffer_we0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_we0),
    .offset_buffer_d0(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_d0),
    .offset_buffer_address1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address1),
    .offset_buffer_ce1(grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce1),
    .offset_buffer_q1(offset_buffer_q1),
    .add_ln177(add_ln177_reg_126),
    .zext_ln109(width_reg_113)
);

QuantizationDithering_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U65(
    .din0(mul_ln177_fu_106_p0),
    .din1(mul_ln177_fu_106_p1),
    .dout(mul_ln177_fu_106_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_ready == 1'b1)) begin
            grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_ready == 1'b1)) begin
            grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln177_reg_126 <= add_ln177_fu_92_p2;
        mul_ln177_reg_131 <= mul_ln177_fu_106_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_reg_121 <= stream_in_rows_dout;
        width_reg_113 <= stream_in_cols_dout;
    end
end

always @ (*) begin
    if (((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        img0_data_read = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img0_data_read;
    end else begin
        img0_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        img1_data_write = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_write;
    end else begin
        img1_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done == 1'b1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_1_address0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_address0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_address0;
    end else begin
        offset_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_1_ce0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_ce0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_ce0;
    end else begin
        offset_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_1_ce1 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_ce1;
    end else begin
        offset_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_1_d0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_d0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_d0;
    end else begin
        offset_buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_1_we0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_we0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_1_we0;
    end else begin
        offset_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_2_address0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_address0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_address0;
    end else begin
        offset_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_2_ce0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_ce0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_ce0;
    end else begin
        offset_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_2_ce1 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_ce1;
    end else begin
        offset_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_2_d0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_d0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_d0;
    end else begin
        offset_buffer_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_2_we0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_we0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_2_we0;
    end else begin
        offset_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_address0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_address0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_address0;
    end else begin
        offset_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_ce0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_ce0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_ce0;
    end else begin
        offset_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_ce1 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_ce1;
    end else begin
        offset_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_d0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_d0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_d0;
    end else begin
        offset_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_buffer_we0 = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_offset_buffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_we0 = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_offset_buffer_we0;
    end else begin
        offset_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_blk_n = stream_in_cols_empty_n;
    end else begin
        stream_in_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_read = 1'b1;
    end else begin
        stream_in_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_blk_n = stream_in_rows_empty_n;
    end else begin
        stream_in_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_read = 1'b1;
    end else begin
        stream_in_rows_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln177_fu_92_p2 = (zext_ln109_fu_89_p1 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_ap_start_reg;

assign grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start = grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_122_1_fu_66_ap_start_reg;

assign img1_data_din = grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_74_img1_data_din;

assign mul_ln177_fu_106_p0 = mul_ln177_fu_106_p00;

assign mul_ln177_fu_106_p00 = height_reg_121;

assign mul_ln177_fu_106_p1 = mul_ln177_fu_106_p10;

assign mul_ln177_fu_106_p10 = add_ln177_fu_92_p2;

assign start_out = real_start;

assign zext_ln109_fu_89_p1 = width_reg_113;

endmodule //QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s
