================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Apr 26 10:32:54 PDT 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         sort_seperate_bucket
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu280-fsvh2892-2L-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              773
FF:               603
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 2.503       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                        | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                        | 773 | 603 |     |      |      |     |        |      |         |          |        |
|   (inst)                                                    | 47  | 124 |     |      |      |     |        |      |         |          |        |
|   grp_single_heap_sort_Pipeline_VITIS_LOOP_17_11_fu_107     | 326 | 228 |     |      |      |     |        |      |         |          |        |
|     (grp_single_heap_sort_Pipeline_VITIS_LOOP_17_11_fu_107) | 189 | 226 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                | 137 | 2   |     |      |      |     |        |      |         |          |        |
|   grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92       | 359 | 208 |     |      |      |     |        |      |         |          |        |
|     (grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92)   | 142 | 206 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                | 217 | 2   |     |      |      |     |        |      |         |          |        |
|   grp_single_heap_sort_Pipeline_output_data_fu_99           | 41  | 43  |     |      |      |     |        |      |         |          |        |
|     (grp_single_heap_sort_Pipeline_output_data_fu_99)       |     | 41  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                | 41  | 2   |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.06%  | OK     |
| FD                                                        | 50%       | 0.02%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.02%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 24444     | 19     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.497 | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]/CE  |            9 |         63 |          2.399 |          0.665 |        1.734 |
| Path2 | 7.497 | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[10]/CE |            9 |         63 |          2.399 |          0.665 |        1.734 |
| Path3 | 7.497 | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[11]/CE |            9 |         63 |          2.399 |          0.665 |        1.734 |
| Path4 | 7.497 | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[12]/CE |            9 |         63 |          2.399 |          0.665 |        1.734 |
| Path5 | 7.497 | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[13]/CE |            9 |         63 |          2.399 |          0.665 |        1.734 |
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                                                   | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]                                                      | REGISTER.SDR.FDRE |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5                                             | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry                                                 | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4                                           | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3                                            | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1   | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1 | CLB.LUT.LUT4      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0                                                       | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]                                             | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                                                   | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]                                                      | REGISTER.SDR.FDRE |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5                                             | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry                                                 | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4                                           | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3                                            | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1   | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1 | CLB.LUT.LUT4      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0                                                       | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[10]                                            | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                                                   | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]                                                      | REGISTER.SDR.FDRE |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5                                             | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry                                                 | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4                                           | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3                                            | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1   | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1 | CLB.LUT.LUT4      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0                                                       | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[11]                                            | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                                                   | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]                                                      | REGISTER.SDR.FDRE |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5                                             | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry                                                 | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4                                           | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3                                            | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1   | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1 | CLB.LUT.LUT4      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0                                                       | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[12]                                            | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                                                   | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]                                                      | REGISTER.SDR.FDRE |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5                                             | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry                                                 | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4                                           | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3                                            | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1   | CLB.LUT.LUT6      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1 | CLB.LUT.LUT4      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0                                              | CLB.CARRY.CARRY8  |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0                                                       | CLB.LUT.LUT2      |
    | grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[13]                                            | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/single_heap_sort_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/single_heap_sort_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/single_heap_sort_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/single_heap_sort_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/single_heap_sort_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/single_heap_sort_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


