Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr  7 17:13:25 2019
| Host         : home running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      6 |            2 |
|      8 |            4 |
|     10 |           10 |
|     14 |            3 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             850 |          147 |
| No           | No                    | Yes                    |              68 |           20 |
| No           | Yes                   | No                     |             222 |           37 |
| Yes          | No                    | No                     |             422 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             296 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                   Enable Signal                                                   |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/processing_system7_0/inst/FCLK_CLK1            |                                                                                                                   | System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                 |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            |                                                                                                                   | System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            |                                                                                                                   | System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              4 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  System_i/Shift_register_2/inst/resultLine[71]_i_1_n_0   |                                                                                                                   |                                                                                          |                1 |              6 |
|  System_i/Shift_register_0/inst/resultLine[71]_i_1_n_0   |                                                                                                                   |                                                                                          |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                         |                                                                                          |                1 |              8 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0      | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0         | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              8 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                             | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                             | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                               |                                                                                          |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                 | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                1 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                             | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                        | System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                               |                                                                                          |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                 | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                 | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                1 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                  |                                                                                          |                2 |             10 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                3 |             14 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                1 |             14 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                              |                                                                                          |                2 |             16 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]            |                2 |             16 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |             16 |
|  System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0   |                                                                                                                   |                                                                                          |                3 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            |                                                                                                                   | System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                5 |             18 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             20 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                  | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                3 |             22 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                4 |             22 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                     | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                3 |             22 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                  | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                4 |             22 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                9 |             24 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                             |                                                                                          |                4 |             32 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                6 |             42 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11] |                                                                                          |                4 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                          | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                          | System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                             | System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11] |                                                                                          |                6 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                          |                6 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | switch_IBUF[0]                                                                                                    |                                                                                          |                8 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11] |                                                                                          |                4 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                          |                7 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                          |                5 |             48 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             64 |
|  System_i/processing_system7_0/inst/FCLK_CLK1            |                                                                                                                   |                                                                                          |               21 |             76 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                |                                                                                          |                6 |             96 |
|  System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   |                                                                                          |               41 |            292 |
|  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   |                                                                                          |               80 |            452 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


