Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 21 21:51:06 2021
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.278        0.000                      0                  385        0.187        0.000                      0                  385        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.278        0.000                      0                  385        0.187        0.000                      0                  385        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 3.319ns (58.118%)  route 2.392ns (41.882%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.552 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.886 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.886    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_6
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.506    14.878    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[2]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.062    15.163    sis_contatori/div_frequenza/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 3.224ns (57.410%)  route 2.392ns (42.590%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.552 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.791 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.791    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_5
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.506    14.878    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[1]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.062    15.163    sis_contatori/div_frequenza/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 3.208ns (57.288%)  route 2.392ns (42.712%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.552 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.775 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.775    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_7
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.506    14.878    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[3]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.062    15.163    sis_contatori/div_frequenza/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 3.205ns (57.265%)  route 2.392ns (42.735%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.772 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.772    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_6
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.505    14.877    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[6]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.062    15.162    sis_contatori/div_frequenza/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 3.184ns (57.104%)  route 2.392ns (42.896%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.751 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.751    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_4
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.505    14.877    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[4]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.062    15.162    sis_contatori/div_frequenza/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 3.110ns (56.527%)  route 2.392ns (43.473%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.677 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.677    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_5
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.505    14.877    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[5]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.062    15.162    sis_contatori/div_frequenza/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 3.094ns (56.400%)  route 2.392ns (43.600%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.438 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.438    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.661 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.661    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_7
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.505    14.877    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[7]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.062    15.162    sis_contatori/div_frequenza/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.091ns (56.377%)  route 2.392ns (43.623%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.658 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.658    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_6
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    14.875    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[10]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.062    15.160    sis_contatori/div_frequenza/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 3.070ns (56.209%)  route 2.392ns (43.791%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.637    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_4
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    14.875    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[8]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.062    15.160    sis_contatori/div_frequenza/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.996ns (55.607%)  route 2.392ns (44.393%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.623     5.175    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.824     6.455    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.579    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.129 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.129    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.252    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.366    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.549     9.094    sis_contatori/div_frequenza/geqOp
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.329     9.423 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.423    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.973 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.324    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.563 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.563    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_5
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    14.875    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[9]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.062    15.160    sis_contatori/div_frequenza/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 g_set/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.558     1.471    g_set/clock_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  g_set/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  g_set/output_reg[9]/Q
                         net (fo=1, routed)           0.112     1.748    sis_contatori/cont_minuti/tmp_reg[1]_5[2]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  sis_contatori/cont_minuti/tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    sis_contatori/cont_minuti/tmp[3]_i_1__0_n_0
    SLICE_X8Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.826     1.984    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120     1.605    sis_contatori/cont_minuti/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 g_set/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_secondi/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.912%)  route 0.117ns (34.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.558     1.471    g_set/clock_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  g_set/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  g_set/output_reg[4]/Q
                         net (fo=1, routed)           0.117     1.716    sis_contatori/cont_secondi/tmp_reg[1]_7[1]
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.098     1.814 r  sis_contatori/cont_secondi/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    sis_contatori/cont_secondi/tmp[4]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.826     1.984    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[4]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.120     1.625    sis_contatori/cont_secondi/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 g_set/output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_ore/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.499    g_set/clock_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  g_set/output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  g_set/output_reg[13]/Q
                         net (fo=1, routed)           0.158     1.798    sis_contatori/cont_ore/tmp_reg[1]_3[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  sis_contatori/cont_ore/tmp[1]_i_2__1/O
                         net (fo=1, routed)           0.000     1.843    sis_contatori/cont_ore/tmp[1]_i_2__1_n_0
    SLICE_X4Y30          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.856     2.014    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.092     1.606    sis_contatori/cont_ore/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sis_contatori/cont_ore/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_ore/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.475%)  route 0.155ns (45.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.587     1.500    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sis_contatori/cont_ore/tmp_reg[5]/Q
                         net (fo=6, routed)           0.155     1.797    sis_contatori/cont_ore/Q[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.842 r  sis_contatori/cont_ore/tmp[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.842    sis_contatori/cont_ore/tmp[4]_i_1__1_n_0
    SLICE_X4Y30          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.856     2.014    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.091     1.604    sis_contatori/cont_ore/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.498    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sis_contatori/cont_minuti/tmp_reg[5]/Q
                         net (fo=66, routed)          0.145     1.785    sis_contatori/cont_minuti/output_contatori[11]
    SLICE_X7Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  sis_contatori/cont_minuti/tmp[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    sis_contatori/cont_minuti/tmp[5]_i_1__0_n_0
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.012    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[5]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     1.590    sis_contatori/cont_minuti/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.997%)  route 0.146ns (44.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.498    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sis_contatori/cont_minuti/tmp_reg[5]/Q
                         net (fo=66, routed)          0.146     1.786    sis_contatori/cont_minuti/output_contatori[11]
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  sis_contatori/cont_minuti/tmp[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    sis_contatori/cont_minuti/tmp[4]_i_1__0_n_0
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.012    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.091     1.589    sis_contatori/cont_minuti/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 deb_set/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_set/cleared_button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.664%)  route 0.167ns (47.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.587     1.500    deb_set/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  deb_set/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  deb_set/button_state_reg/Q
                         net (fo=5, routed)           0.167     1.809    deb_set/button_state
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  deb_set/cleared_button_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    deb_set/cleared_button_i_1__0_n_0
    SLICE_X1Y28          FDRE                                         r  deb_set/cleared_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.856     2.014    deb_set/clock_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  deb_set/cleared_button_reg/C
                         clock pessimism             -0.500     1.514    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091     1.605    deb_set/cleared_button_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_secondi/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.056%)  route 0.164ns (43.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.558     1.471    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  sis_contatori/cont_secondi/tmp_reg[6]/Q
                         net (fo=7, routed)           0.164     1.799    g_set/output_contatori[2]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  g_set/tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    sis_contatori/cont_secondi/D[0]
    SLICE_X10Y28         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.826     1.984    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.121     1.592    sis_contatori/cont_secondi/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 g_set/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.819%)  route 0.215ns (53.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.498    g_set/clock_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  g_set/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  g_set/output_reg[12]/Q
                         net (fo=1, routed)           0.215     1.854    g_set/output[12]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.048     1.902 r  g_set/tmp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    sis_contatori/cont_minuti/tmp_reg[6]_1[0]
    SLICE_X6Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.012    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[6]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.133     1.645    sis_contatori/cont_minuti/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.769%)  route 0.173ns (45.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.558     1.471    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sis_contatori/cont_minuti/tmp_reg[2]/Q
                         net (fo=92, routed)          0.173     1.808    sis_contatori/cont_minuti/output_contatori[8]
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  sis_contatori/cont_minuti/tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    sis_contatori/cont_minuti/tmp[2]_i_1__0_n_0
    SLICE_X8Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.826     1.984    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.121     1.592    sis_contatori/cont_minuti/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26    deb_reset/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y26    deb_reset/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     deb_set/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     deb_set/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     deb_set/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     deb_set/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     deb_set/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     deb_set/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     deb_set/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     deb_set/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     deb_set/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     deb_set/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     deb_set/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    deb_reset/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    deb_reset/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    deb_reset/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    deb_reset/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28    deb_reset/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     deb_set/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28    deb_reset/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     sis_contatori/div_frequenza/tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     sis_contatori/div_frequenza/tmp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24     sis_contatori/div_frequenza/tmp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24     sis_contatori/div_frequenza/tmp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24     sis_contatori/div_frequenza/tmp_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24     sis_contatori/div_frequenza/tmp_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23     sis_contatori/div_frequenza/tmp_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28    deb_reset/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28    deb_reset/count_reg[19]/C



