\hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1}{}\doxysection{SDRAM Initialization/de-\/initialization functions}
\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1}\index{SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_gac31e934f1ffb131dccc62b6fe6844560}{FMC\+\_\+\+SDRAM\+\_\+\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def}} $\ast$Init)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga7c28889074955caf3b854e8c99dced73}{FMC\+\_\+\+SDRAM\+\_\+\+Timing\+\_\+\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Timing\+Type\+Def}} $\ast$Timing, uint32\+\_\+t Bank)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga893cc61d8d10a5f828937665c32ae6a3}{FMC\+\_\+\+SDRAM\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga893cc61d8d10a5f828937665c32ae6a3}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga893cc61d8d10a5f828937665c32ae6a3}} 
\index{SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}!FMC\_SDRAM\_DeInit@{FMC\_SDRAM\_DeInit}}
\index{FMC\_SDRAM\_DeInit@{FMC\_SDRAM\_DeInit}!SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_DeInit()}{FMC\_SDRAM\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_gac31e934f1ffb131dccc62b6fe6844560}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_gac31e934f1ffb131dccc62b6fe6844560}} 
\index{SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}!FMC\_SDRAM\_Init@{FMC\_SDRAM\_Init}}
\index{FMC\_SDRAM\_Init@{FMC\_SDRAM\_Init}!SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_Init()}{FMC\_SDRAM\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def}} $\ast$}]{Init }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga7c28889074955caf3b854e8c99dced73}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga7c28889074955caf3b854e8c99dced73}} 
\index{SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}!FMC\_SDRAM\_Timing\_Init@{FMC\_SDRAM\_Timing\_Init}}
\index{FMC\_SDRAM\_Timing\_Init@{FMC\_SDRAM\_Timing\_Init}!SDRAM Initialization/de-\/initialization functions@{SDRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_Timing\_Init()}{FMC\_SDRAM\_Timing\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Timing\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Timing\+Type\+Def}} $\ast$}]{Timing,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

