INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
ERROR: [VRFC 10-2987] 'resetbridge' is not compiled in library 'xil_defaultlib' [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.ip_user_files/ipstatic/src/ClockGen.vhd:56]
ERROR: [VRFC 10-2987] 'syncasync' is not compiled in library 'xil_defaultlib' [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.ip_user_files/ipstatic/src/ClockGen.vhd:64]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.ip_user_files/ipstatic/src/ClockGen.vhd:46]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.ip_user_files/ipstatic/src/ClockGen.vhd' is ignored due to errors
