Library IEEE;
Use IEEE.STD_LOGIC_1164.ALL;
Use IEEE.STD_LOGIC_ARITH.ALL;
Use IEEE.STD_LOGIC_UNSIGNED.ALL;

Entity Divisor is
generic(num: integer:=25000000);
port(clk: in std_logic;
	  clkl: buffer std_logic:='0');
end Entity;

Architecture arqDivisor of Divisor is
signal cuenta: integer range 0 to num;
Begin
   process (clk)
   Begin
      if rising_edge (clk) then
			if(cuenta=num) then
				cuenta<=0;
				clkl<= not clkl;
			else
				cuenta<=cuenta+1;
			end if;
      end if;
      end process;
end Architecture;