# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../az_CA_arm.srcs/sources_1/new/adder.v" \
"../../../../az_CA_arm.srcs/sources_1/new/mux.v" \
"../../../../az_CA_arm.srcs/sources_1/new/pc.v" \
"../../../../az_CA_arm.srcs/sources_1/new/IF.v" \
"../../../../az_CA_arm.srcs/sources_1/new/register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Controller_Unit.v" \
"../../../../az_CA_arm.srcs/sources_1/new/status_register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Condition_Check.v" \
"../../../../az_CA_arm.srcs/sources_1/new/RegisterFile.v" \
"../../../../az_CA_arm.srcs/sources_1/new/not.v" \
"../../../../az_CA_arm.srcs/sources_1/new/or_gate.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_2_0/sim/design_1_Register_2_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_mem_wb_2/sim/design_1_mem_wb_2.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Control_Unit_0_0/sim/design_1_Control_Unit_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_status_register_0_0/sim/design_1_status_register_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_0/sim/design_1_Condition_Check_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_0_0/sim/design_1_Mux_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_1_0/sim/design_1_Mux_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_0_0/sim/design_1_OR_Gate_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_2/sim/design_1_xlconstant_2_2.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_3/sim/design_1_xlconstant_2_3.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_4/sim/design_1_xlconstant_2_4.v" \
"../../../../az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../az_CA_arm.srcs/sim_1/new/IF_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
