Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/luca/ISE_ws/Latch_RS/Latch_RS_Latch_RS_sch_tb_isim_beh.exe -prj /home/luca/ISE_ws/Latch_RS/Latch_RS_Latch_RS_sch_tb_beh.prj work.Latch_RS_Latch_RS_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/luca/ISE_ws/Latch_RS/Latch_RS.vhf" into library work
Parsing VHDL file "/home/luca/ISE_ws/Latch_RS/RS_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 113400 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture nor2_v of entity NOR2 [nor2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity Latch_RS [latch_rs_default]
Compiling architecture behavioral of entity latch_rs_latch_rs_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/luca/ISE_ws/Latch_RS/Latch_RS_Latch_RS_sch_tb_isim_beh.exe
Fuse Memory Usage: 424280 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 320 ms
